# AT93C56B and AT93C66B

#### **3-wire Serial EEPROM**

2K (256 x 8 or 128 x 16) and 4K (512 x 8 or 256 x 16)

#### DATASHEET

#### **Features**

- Low-voltage Operation
  - V<sub>CC</sub> = 1.7V to 5.5V
- User-selectable Internal Organization
  - 2K: 256 x 8 or 128 x 16
  - 4K: 512 x 8 or 256 x 16
- 3-wire Serial Interface
- Sequential Read Operation
- 2MHz Clock Rate (5V)
- Self-timed Write Cycle (5ms Max)
- High Reliability
  - Endurance: 1,000,000 Write Cycles
  - Data Retention: 100 Years
- 8-lead JEDEC SOIC, 8-lead TSSOP, 8-pad UDFN, 8-pad XDFN, and 8-ball VFBGA packages

#### Description

The Atmel<sup>®</sup> AT93C56B/66B provides 2,048/4,096 bits of Serial Electrically Erasable Programmable Read-Only Memory (EEPROM) organized as 128/256 words of 16 bits each (when the ORG pin is connected to  $V_{CC}$ ) and 256/512 words of 8 bits each (when the ORG pin is tied to ground). The device is optimized for use in many industrial and commercial applications where low-power and lowvoltage operations are essential. The AT93C56B/66B is available in space-saving 8-lead JEDEC SOIC, 8-lead TSSOP, 8-pad UDFN, 8-pad XDFN, and 8-ball VFBGA packages.

The AT93C56B/66B is enabled through the Chip Select pin (CS) and accessed via a 3-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a Read instruction at DI, the address is decoded, and the data is clocked out serially on the DO pin. The write cycle is completely self-timed, and no separate erase cycle is required before Write. The write cycle is only enabled when the part is in the Erase/Write Enable state. When CS is brought high following the initiation of a write cycle, the DO pin outputs the Ready/Busy status of the part.

The AT93C56B/66B operates from 1.7V to 5.5V.


#### Atmel-8735C-SEEPROM-AT93C56B-66B-Datasheet\_012015

# **Atmel**

## 1. Pin Configurations and Pinouts

#### Table 1-1. Pin Configurations

Pin Name	Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
V <sub>CC</sub>	Power Supply
ORG	Internal Organization
NC	No Connect



Note: Drawings are not to scale.


# 2. Absolute Maximum Ratings\*

Operating Temperature55°C to +125°C
Storage Temperature
Voltage on any pin with respect to ground1.0V to +7.0V
Maximum Operating Voltage 6.25V
DC Output Current

\*Notice: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



## 3. Block Diagram



Note: When the ORG pin is connected to  $V_{CC}$ , the x16 organization is selected. When it is connected to ground, the x8 organization is selected. If the ORG pin is left unconnected, and the application does not load the input beyond the capability of the internal 1M $\Omega$  pull-up resistor, then the x16 organization is selected.

## 4. Memory Organization

## 4.1 Pin Capacitance<sup>(1)</sup>

Applicable over recommended operating range from  $T_A = 25^{\circ}C$ , f = 1.0MHz,  $V_{CC} = 5.0V$  (unless otherwise noted).

Symbol	Test Conditions	Max	Units	Conditions
C <sub>OUT</sub>	Output Capacitance (DO)	5	pF	V <sub>OUT</sub> = 0V
C <sub>IN</sub>	Input Capacitance (CS, SK, DI)	5	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized, and is not 100% tested.

## 4.2 DC Characteristics

Applicable over recommended operating range from  $T_{AI} = -40^{\circ}$ C to  $+85^{\circ}$ C,  $V_{CC} = 1.7$ V to 5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
V <sub>CC1</sub>	Supply Voltage			1.7		5.5	V
V <sub>CC2</sub>	Supply Voltage			2.5		5.5	V
V <sub>CC3</sub>	Supply Voltage			4.5		5.5	V
	Supply Current	$\gamma = 5.0\gamma$	Read at 1.0MHz		0.5	2.0	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = 5.0V	Write at 1.0MHz		0.5	2.0	mA
I <sub>SB1</sub>	Standby Current	V <sub>CC</sub> = 1.7V	CS = 0V		0.4	1.0	μA
I <sub>SB2</sub>	Standby Current	V <sub>CC</sub> = 2.5V	CS = 0V		6.0	10.0	μA
I <sub>SB3</sub>	Standby Current	V <sub>CC</sub> = 5.0V	CS = 0V		10.0	15.0	μA
I <sub>IL</sub>	Input Leakage	$V_{IN}$ = 0V to $V_{CC}$			0.1	3.0	μA
I <sub>OL</sub>	Output Leakage	$V_{IN}$ = 0V to $V_{CC}$			0.1	3.0	μA
V <sub>IL1</sub> <sup>(1)</sup>	Input Low Voltage	$2.5V \leq V_{CC} \leq 5.5V$		-0.6		0.8	V
V <sub>IH1</sub> <sup>(1)</sup>	Input High Voltage	$2.5V \leq V_{CC} \leq 5.5V$		2.0		V <sub>CC</sub> + 1	V
V <sub>IL2</sub> <sup>(1)</sup>	Input Low Voltage	$1.7V \leq V_{CC} \leq 2.5V$		-0.6		V <sub>CC</sub> x 0.3	V
V <sub>IH2</sub> <sup>(1)</sup>	Input High Voltage	$1.7V \leq V_{CC} \leq 2.5V$		V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 1	V
V <sub>OL1</sub>	Output Low Voltage	$2.5V \leq V_{CC} \leq 5.5V$	I <sub>OL</sub> = 2.1mA			0.4	V
V <sub>OH1</sub>	Output High Voltage	$2.5V \le V_{CC} \le 5.5V$ $I_{OH} = -0.4mA$		2.4			V
V <sub>OL2</sub>	Output Low Voltage	$1.7V \leq V_{CC} \leq 2.5V$	I <sub>OL</sub> = 0.15mA			0.2	V
V <sub>OH2</sub>	Output High Voltage	$1.7V \le V_{CC} \le 2.5V$	Ι <sub>ΟΗ</sub> = –100μΑ	$V_{CC} - 0.2$			V

Note: 1.  $V_{IL}$  min and  $V_{IH}$  max are reference only, and are not tested.



## 4.3 AC Characteristics

Applicable over recommended operating range from  $T_{AI} = -40^{\circ}$ C to + 85°C,  $V_{CC}$  = as specified, CL = 1 TTL gate and 100pF (unless otherwise noted).

Symbol	Parameter	Test Condition	1	Min	Max	Units
		$4.5V \le V_{CC} \ \le 5$	.5V	0	2	MHz
f <sub>SK</sub>	SK Clock Frequency	$2.5V \leq V_{CC} \leq 5$	.5V	0	1	MHz
		$1.7V \le V_{CC} \le 5$	$1.7V \leq V_{CC} \leq 5.5V$		250	kHz
		$2.5V \le V_{CC} \le 5$	.5V	250		ns
t <sub>SKH</sub>	SK High Time	$1.7V \le V_{CC} \le 5$	.5V	1000		ns
1		$2.5V \le V_{CC} \le 5$	.5V	250		ns
t <sub>SKL</sub>	SK Low Time	$1.7V \le V_{CC} \le 5$	.5V	1000		ns
+	Minimum CS Low Time	$2.5V \leq V_{CC} \leq 5$	.5V	250		ns
t <sub>CS</sub>	Winning CS Low Time	$1.7V \le V_{CC} \le 5$	.5V	1000		ns
	CC Sotup Time	Relative to SK	$2.5V \leq V_{CC} \ \leq 5.5V$	50		ns
t <sub>CSS</sub>	CS Setup Time	Relative to SK	$1.7V \leq V_{CC} \ \leq 5.5V$	200		ns
+	DI Sotup Timo	Relative to SK	$2.5V \leq V_{CC} \ \leq 5.5V$	100		ns
t <sub>DIS</sub>	DI Setup Time	Relative to SK	$1.7V \leq V_{CC} \ \leq 5.5V$	400		ns
t <sub>CSH</sub>	CS Hold Time	Relative to SK		0		ns
4	DI Hold Time	Deletive to SK	$2.5V \leq V_{CC} \ \leq 5.5V$	100		ns
t <sub>DIH</sub>	DI Hold Time	Relative to SK	$1.7V \leq V_{CC} \ \leq 5.5V$	400		ns
+	Output Dolov to 1	AC Test	$2.5V \leq V_{CC} \ \leq 5.5V$		250	ns
t <sub>PD1</sub>	Output Delay to 1	AC TESI	$1.7V \leq V_{CC} \ \leq 5.5V$		1000	ns
	Output Delay to 0		$2.5V \leq V_{CC} \ \leq 5.5V$		250	ns
t <sub>PD0</sub>	Output Delay to 0	AC Test	$1.7V \leq V_{CC} \ \leq 5.5V$		1000	ns
+	CS to Status Valid	AC Test	$2.5V \leq V_{CC} \ \leq 5.5V$		250	ns
t <sub>SV</sub>	CS to Status Valid	AU TESI	$1.7V \leq V_{CC} \ \leq 5.5V$		1000	ns
+	CS to DO in	AC Test	$2.5V \leq V_{CC} \ \leq 5.5V$		150	ns
t <sub>DF</sub>	High-impedance	CS = V <sub>IL</sub>	$1.7V \leq V_{CC} \ \leq 5.5V$		400	ns
t <sub>WP</sub>	Write Cycle Time		$1.7V \leq V_{CC} \ \leq 5.5V$		5	ms
Endurance <sup>(1)</sup>	5.0V, 25°C			1,000	0,000	Write Cycles

Note: 1. This parameter is characterized, and is not 100% tested.

## 5. Functional Description

The AT93C56B/66B is accessed via a simple and versatile 3-wire serial communication interface. Device operation is controlled by seven instructions issued by the Host processor. A valid instruction starts with a rising edge of CS and consists of a Start bit (Logic 1), followed by the appropriate opcode, and the desired memory address location.

			Addr	ess	Da	ita	
Instruction	SB	Opcode	<b>x8</b> <sup>(1)</sup>	<b>x16</b> <sup>(1)</sup>	x8	x16	Comments
READ	1	10	$A_8 - A_0$	$A_7 - A_0$			Reads data stored in memory at specified address.
EWEN	1	00	11XXXXXXX	11XXXXXX			Write Enable must precede all programming modes.
ERASE	1	11	$A_8 - A_0$	$A_7 - A_0$			Erases memory location $A_N - A_0$ .
WRITE	1	01	$A_8 - A_0$	$A_7 - A_0$	$D_7 - D_0$	D <sub>15</sub> -D <sub>0</sub>	Writes memory location $A_N - A_0$ .
ERAL	1	00	10XXXXXXX	10XXXXXX			Erases all memory locations. Valid only at $V_{CC3}$ (Section 4.2, "DC Characteristics" on page 4).
WRAL	1	00	01XXXXXXX	01XXXXXX	$D_7 - D_0$	D <sub>15</sub> -D <sub>0</sub>	Writes all memory locations. Valid only at $V_{CC3}$ (Section 4.2) and Disable Register cleared.
EWDS	1	00	00XXXXXXX	00XXXXXX			Disables all programming instructions.

#### Table 5-1. AT93C56B/66B Instruction Set

Note: 1. The Xs in the address field represent don't care values, and must be clocked.

**READ:** The READ instruction contains the address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the Serial Output pin, DO. Output data changes are synchronized with the rising edges of the Serial Clock pin, SK. It should be noted that a dummy bit (Logic 0) precedes the 8-bit or 16-bit data output string. The AT93C56B/66B supports sequential Read operations. The device will automatically increment the internal address pointer and clock out the next memory location as long as Chip Select (CS) is held high. In this case, the dummy bit (Logic 0) will not be clocked out between memory locations, thus allowing for a continuous stream of data to be read.

**Erase/Write Enable (EWEN):** To ensure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out.

Note: Once in the EWEN state, programming remains enabled until an EWDS instruction is executed, or V<sub>CC</sub> power is removed from the part.



**ERASE:** The ERASE instruction programs all bits in the specified memory location to the Logic 1 state. The self-timed erase cycle starts once the ERASE instruction and address are decoded. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of  $t_{CS}$ . A Logic 1 at the DO pin indicates that the selected memory location has been erased, and the part is ready for another instruction.

**WRITE:** The WRITE instruction contains the 8-bits or 16-bits of data to be written into the specified memory location. The self-timed programming cycle,  $t_{WP}$ , starts after the last bit of data is received at Serial Data Input pin DI. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of  $t_{CS}$ . A

Logic 0 at DO indicates that programming is still in progress. A Logic 1 indicates that the memory location at the specified address has been written with the data pattern contained in the instruction, and the part is ready for further instructions. A Ready/Busy status cannot be obtained if CS is brought high after the end of the self-timed programming cycle,  $t_{WP}$ .


**Erase AII (ERAL):** The Erase AII (ERAL) instruction programs every bit in the Memory Array to the Logic 1 state and is primarily used for testing purposes. The DO pin outputs the ready/busy status of the part if CS is brought high after being kept low for a minimum of  $t_{CS}$ . The ERAL instruction is valid only at  $V_{CC3}$  (Section 4.2, "DC Characteristics" on page 4).

**Write All (WRAL):** The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of  $t_{CS}$ . The WRAL instruction is valid only at  $V_{CC3}$  (Section 4.2).

**Erase/Write Disable (EWDS):** To protect against accidental data disturbance, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the Read instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

# 6. Timing Diagrams






#### Table 6-1. Organization Key for Timing Diagrams


	AT93C5	6B (2K)	AT93C6	6B (4K)
I/O	x8	x16	x8	x16
A <sub>N</sub>	A <sub>8</sub> <sup>(1)</sup>	A <sub>7</sub> <sup>(2)</sup>	A <sub>8</sub>	A <sub>7</sub>
D <sub>N</sub>	D <sub>7</sub>	D <sub>15</sub>	D <sub>7</sub>	D <sub>15</sub>

Notes: 1. A<sub>8</sub> is a don't-care value, but the extra clock is required.
2. A<sub>7</sub> is a don't-care value, but the extra clock is required.


























Note: 1. Valid only at V<sub>CC3</sub> (Section 4.2).






Note: 1. Valid only at V<sub>CC3</sub> (Section 4.2).





Atmel

## 7. Ordering Code Detail



# 8. Ordering Information

			Delivery I	nformation	Operation	
Atmel Ordering Code	Lead Finish	Package	Form	Quantity	Range	
AT93C56B-SSHM-B		8S1	Bulk (Tubes)	100 per Tube		
AT93C56B-SSHM-T	-	051	Tape and Reel	4,000 per Reel		
AT93C56B-XHM-B	-	8X	Bulk (Tubes)	100 per Tube		
AT93C56B-XHM-T	NiPdAu (Lead-free/Halogen-free)	07	Tape and Reel	5,000 per Reel		
AT93C56B-MAHM-T	-	8MA2	Tape and Reel	5,000 per Reel	Industrial Temperature	
AT93C56B-MAHM-E	-	OWAZ	Tape and Reel	15,000 per Reel	(-40°C to 85°C)	
AT93C56B-MEHM-T	-	8ME1	Tape and Reel	5,000 per Reel		
AT93C56B-CUM-T	SnAgCu (Lead-free/Halogen-free)	8U3-1	Tape and Reel	5,000 per Reel		
AT93C56B-WWU11M <sup>(1)</sup>	N/A	Wafer Sale	Note 1			
AT93C66B-SSHM-B			Bulk (Tubes)	100 per Tube		
AT93C66B-SSHM-T	-	8S1	Tape and Reel	4,000 per Reel		
	-		· ·	•		
AT93C66B-XHM-B		8X	Bulk (Tubes)	100 per Tube		
AT93C66B-XHM-T	NiPdAu (Lead-free/Halogen-free)		Tape and Reel	5,000 per Reel		
AT93C66B-MAHM-T		8MA2	Tape and Reel	5,000 per Reel	Industrial Temperature	
AT93C66B-MAHM-E	-	OWAZ	Tape and Reel	15,000 per Reel	(-40°C to 85°C)	
AT93C66B-MEHM-T		8ME1	Tape and Reel	5,000 per Reel		
AT93C66B-CUM-T	SnAgCu (Lead-free/Halogen-free)	8U3-1	Tape and Reel	5,000 per Reel		
AT93C66B-WWU11M <sup>(1)</sup>	N/A	Wafer Sale	Nc	ote 1		

Note: 1. For wafer sales, please contact Atmel sales.

	Package Type
8S1	8-lead, 0.150" wide, Plastic Gull Wing, Small Outline (JEDEC SOIC)
8X	8-lead, 0.170" wide, Thin Shrink Small Outline (TSSOP)
8MA2	8-pad, 2.00mm x 3.00mm body, 0.50mm pitch, Ultra Thin Dual No Lead (UDFN)
8ME1	8-pad, 1.80mm x 2.20mm body, Extra Thin Dual No Lead (XDFN)
8U3-1	8-ball, 1.50mm x 2.00mm body, 0.50mm pitch, Small Die Ball Grid Array (VFBGA)




# 9. Part Markings

	8-lead SO	IC	8-lead TSSOP	8-pad	UDFN		
	ATMLHYWW ###% AAAAAAAA •		ATHYWW ###% @ AAAAAAA	2.0 x 3.0	mm Body ### H%@ YXX ●		
	8-pad XDF	-N	8-ball VFBGA				
	1.8 x 2.2 mm Bo	ody	1.5 x 2.0 mm Body				
		### YXX •	H##U YMXX PIN 1				
	Hold E. 7 dokago dram	ings are not to scale					
AT93C56B AT93C66B	ber Truncation	ngs are not to scale	Truncation Code ## Truncation Code ##		Voltagos		
AT93C56B AT93C66B Date Codes	ber Truncation		Truncation Code ##	#: 66B	Voltages % = Mini	mum Voltage	
AT93C56B AT93C66B Date Codes Y = Year 3: 2013 4: 2014 5: 2015	ber Truncation           M           7: 2017	= Month January February 		#: 66B	_	mum Voltage / min	
AT93C56B AT93C66B <b>Date Codes</b> Y = Year 3: 2013 4: 2014 5: 2015 6: 2016	ber Truncation           M           7: 2017         A:           8: 2018         B:           9: 2019         0:           0: 2020         L:	= Month January February  December	Truncation Code ##	#: 66B	% = Mini M: 1.7V		
AT93C56B AT93C66B <b>Date Codes</b> Y = Year 3: 2013 4: 2014 5: 2015 6: 2016 <b>Country of As</b>	M           7: 2017         A:           8: 2018         B:           9: 2019         L:           ssembly         L:	= Month January February  December	WW = Work Week c           02: Week 2           04: Week 4              52: Week 52	#: 66B	% = Mini M: 1.7V Grade/Lead F U: Indu	/ min	
AT93C56B AT93C66B Date Codes Y = Year 3: 2013 4: 2014 5: 2015	M           7: 2017         A:           8: 2018         B:           9: 2019         L:           ssembly         L:	= Month January February  December	Truncation Code ## WW = Work Week of 02: Week 2 04: Week 4  52: Week 52 ot Number	#: 66B	% = Mini M: 1.7V Grade/Lead F U: Indu	<sup>7</sup> min Finish Material strial/Matte Tin/SnA strial/NiPdAu	ıgCı
AT93C56B AT93C66B <b>Date Codes</b> Y = Year 3: 2013 4: 2014 5: 2015 6: 2016 <b>Country of As</b> @ = Country of <b>Trace Code</b> XX = Trace Code	M           7: 2017         A:           8: 2018         B:           9: 2019         L:           ssembly         L:	= Month January February  December A/	Truncation Code ##	#: 66B	% = Mini M: 1.7V Grade/Lead F U: Indu H: Indu	<sup>r</sup> min Finish Material Istrial/Matte Tin/SnA Istrial/NiPdAu ation el	
AT93C56B AT93C66B <b>Date Codes</b> Y = Year 3: 2013 4: 2014 5: 2015 6: 2016 <b>Country of As</b> @ = Country of <b>Trace Code</b> XX = Trace Code	ber Truncation           M           7: 2017         A:           8: 2018         B:           9: 2019         L:           ssembly         Dif Assembly	= Month January February  December A/	Truncation Code ##	#: 66B	% = Mini M: 1.7V Grade/Lead F U: Indu H: Indu H: Indu Atmel Trunca AT: Atmo	<sup>7</sup> min Finish Material strial/Matte Tin/SnA strial/NiPdAu ation el el el	
AT93C56B AT93C66B <b>Date Codes</b> Y = Year 3: 2013 4: 2014 5: 2015 6: 2016 <b>Country of As</b> @ = Country of <b>Trace Code</b> XX = Trace Code	ber Truncation           M           7: 2017         A:           8: 2018         B:           9: 2019         L:           ssembly         Dif Assembly	= Month January February  December A/	Truncation Code ##	#: 66B	% = Mini M: 1.7V Grade/Lead F U: Indu H: Indu H: Indu Atmel Trunca AT: Atmo	<sup>7</sup> min Finish Material Istrial/Matte Tin/SnA Istrial/NiPdAu ation el el el	3/22


# 10. Packaging Information

### 10.1 8S1 — 8-lead JEDEC SOIC







#### 10.2 8X — 8-lead TSSOP



Atmel


#### 10.3 8MA2 — 8-pad UDFN





**Atmel** 

#### 10.5 8U3-1 - 8-ball VFBGA



Atmel

# 11. Revision History

Rev. No.	Date	Comments
8735C	01/2015	Add the UDFN extended quantity option and update package outline drawings. Update the 8MA2 package drawing.
8735B	04/2013	Correct Synchronous Data Timing figure and remove note. Update TSSOP package option from 8A2 to 8X. Update UDFN package option from 8Y6 to 8MA2. Update template and Atmel logos.
8735A	01/2011	Initial document release.



# Atmel Enabling Unlimited Possibilities®

f 🗾 in 8 🖸 W

Т

Atmel Corporation 1600 Technology Drive, San Jose, CA 95110 USA

T: (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

© 2015 Atmel Corporation. / Rev.: Atmel-8735C-SEEPROM-AT93C56B-66B-Datasheet\_012015.

Atmel<sup>®</sup>, Atmel logo and combinations thereof, Enabling Unlimited Possibilities<sup>®</sup>, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

AT93C56B-MAHM-T AT93C56B-SSHM-B AT93C56B-SSHM-T AT93C56B-XHM-B AT93C56B-XHM-T AT93C66B-MAHM-T AT93C66B-XHM-B AT93C66B-SSHM-B AT93C66B-XHM-T AT93C66B-SSHM-T AT93C56B-MAHM-E AT93C66B-MAHM-E