## FEATURES

-3 dB bandwidth of 2.2 GHz for $\mathrm{A}_{\mathrm{v}}=12 \mathrm{~dB}$
Single-resistor programmable gain: $0 \mathrm{~dB} \leq A v \leq 26 \mathrm{~dB}$
Differential interface
Low noise input stage: $\mathbf{2 . 7 0} \mathbf{n V} / \sqrt{ } \mathbf{H z}$ at $\mathbf{7 0} \mathbf{~ M H z}, A_{v}=\mathbf{1 0 ~ d B}$
Low harmonic distortion
-79 dBc second at 70 MHz
$\mathbf{- 8 1 ~ d B c}$ third at 70 MHz
Output third-order intercept (OIP3) of 31 dBm at 70 MHz
Single-supply operation: 3 V to 5.5 V
Low power dissipation: $\mathbf{2 8} \mathrm{mA}$ at 5 V
Adjustable output common-mode voltage
Fast settling and overdrive recovery
Slew rate of $13,000 \mathrm{~V} / \mu \mathrm{s}$
Power-down capability

## ENHANCED PRODUCT FEATURES

Supports defense and aerospace applications (AQEC standard)
Extended industrial temperature range: $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
Controlled manufacturing baseline
1 assembly/test site
1 fabrication site
Product change notification
Qualification data available upon request

## APPLICATIONS

Differential ADC drivers
Single-ended-to-differential conversion
IF sampling receivers
RF/IF gain blocks
Surface acoustic wave (SAW) filter interfacing

## GENERAL DESCRIPTION

The AD8351-EP is a low cost differential amplifier useful in RF and IF applications up to 2.2 GHz . The voltage gain can be set from unity to 26 dB using a single external gain resistor. The AD8351-EP provides a nominal $150 \Omega$ differential output impedance. The excellent distortion performance and low noise characteristics of this device allow a wide range of applications.
The AD8351-EP is designed to satisfy the demanding performance requirements of communications transceiver applications. The device can be used as a general-purpose gain block, an ADC driver, and a high speed data interface driver, among other functions. The AD8351-EP can also be used as a single-ended-to-differential amplifier with similar distortion

FUNCTIONAL BLOCK DIAGRAM


Figure 1.
products as in the differential configuration. The exceptionally good distortion performance makes the AD8351-EP an ideal solution for 12-bit and 14-bit IF sampling receiver designs.
Fabricated in the Analog Devices, Inc., high speed XFCB process, the AD8351-EP has a high bandwidth that provides high frequency performance and low distortion. The quiescent current of the AD8351-EP is 28 mA typically. The AD8351-EP amplifier comes in a 16 -lead LFCSP package, and operates over the temperature range of $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.
Additional application and technical information can be found in the AD8351 datasheet.

[^0]
## AD8351-EP

## TABLE OF CONTENTS

Features1
Enhanced Product Features ..... 1
Applications ..... 1
Functional Block Diagram ..... 1
General Description ..... 1
Revision History ..... 2
Specifications .....  3
REVISION HISTORY
9/2016-Rev. 0 to Rev. A
Change to Quiescent Current Parameter, Table 1 ..... 3
Changes to Ordering Guide ..... 12
Absolute Maximum Ratings .....  5
Maximum Power Dissipation .....  5
ESD Caution .....  5
Pin Configuration and Function Descriptions .....  6
Typical Performance Characteristics .....  7
Outline Dimensions ..... 12
Ordering Guide ..... 12

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{R}_{\mathrm{G}}=110 \Omega\left(\mathrm{~A}_{\mathrm{V}}=10 \mathrm{~dB}\right), \mathrm{f}=70 \mathrm{MHz}, \mathrm{T}=25^{\circ} \mathrm{C}$, parameters specified differentially, unless otherwise noted. The gain ( $\mathrm{A}_{\mathrm{v}}$ ) can be set to any value between 0 dB and 26 dB .

Table 1.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE |  |  |  |  |  |
| -3 dB Bandwidth | $\mathrm{A}_{\mathrm{v}}=6 \mathrm{~dB}, \mathrm{~V}_{\text {out }} \leq 1.0 \mathrm{~V}$ p-p | 3000 |  |  | MHz |
|  | $\mathrm{A}_{\mathrm{v}}=12 \mathrm{~dB}, \mathrm{~V}_{\text {out }} \leq 1.0 \mathrm{Vp-p}$ | 2200 |  |  | MHz |
|  | $\mathrm{A}_{\mathrm{v}}=18 \mathrm{~dB}, \mathrm{~V}_{\text {out }} \leq 1.0 \mathrm{Vp-p}$ | 600 |  |  | MHz |
| Bandwidth for 0.1 dB Flatness | $0 \mathrm{~dB} \leq \mathrm{A}_{\mathrm{v}} \leq 20 \mathrm{~dB}, \mathrm{~V}_{\text {out }} \leq 1.0 \mathrm{~V}$ p-p | 200 |  |  | MHz |
| Bandwidth for 0.2 dB Flatness | $0 \mathrm{~dB} \leq \mathrm{A}_{\mathrm{v}} \leq 20 \mathrm{~dB}, \mathrm{~V}_{\text {out }} \leq 1.0 \mathrm{~V}$ p-p | 400 |  |  | MHz |
| Gain Accuracy | Using 1\% resistor for $\mathrm{RG}_{\mathrm{G}} 0 \mathrm{~dB} \leq \mathrm{A} \mathrm{\leq} \leq 20 \mathrm{~dB}$ | $\pm 1$ |  |  | dB |
| Gain Supply Sensitivity | $\mathrm{V}_{\mathrm{s}} \pm 5 \%$ | 0.08 |  |  | dB/V |
| Gain Temperature Sensitivity | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 3.9 |  |  | $\mathrm{mdB} /{ }^{\circ} \mathrm{C}$ |
| Slew Rate | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{V}_{\text {Out }}=2 \mathrm{~V}$ step | 13,000 |  |  | $\mathrm{V} / \mu \mathrm{s}$ |
|  | $\mathrm{RL}=150 \Omega, \mathrm{~V}_{5}=2 \mathrm{~V}$ step | 7500 |  |  | V/us |
| Settling Time | 1 V step to $1 \%$ | <3 |  |  | ns |
| Overdrive Recovery Time | $\mathrm{V}_{\text {IN }}=4 \mathrm{~V}$ to 0 V step, $\mathrm{V}_{\text {out }} \leq \pm 10 \mathrm{mV}$ | <2 |  |  | ns |
| Reverse Isolation (S12) |  | -67 |  |  | dB |
| INPUT/OUTPUT CHARACTERISTICS |  |  |  |  |  |
| Input Common-Mode Voltage Adjustment Range | 1 dB compressed | 1.2 to 3.8 |  |  | V |
| Maximum Output Voltage Swing |  | 4.75 |  |  | $\checkmark \mathrm{p}$-p |
| Output Common-Mode Offset |  | 40 |  |  | mV |
| Output Common-Mode Drift | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 0.24 |  |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Output Differential Offset Voltage |  | 20 |  |  | mV |
| Output Differential Offset Drift | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 0.13 |  |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current |  | $\pm 15$ |  |  | $\mu \mathrm{A}$ |
| Input Resistance ${ }^{1}$ |  | 5 |  |  | k $\Omega$ |
| Input Capacitance ${ }^{1}$ |  | 0.8 |  |  | pF |
| Common-Mode Rejection Ratio (CMRR) |  | 43 |  |  | dB |
| Output Resistance ${ }^{1}$ |  | 150 |  |  | $\Omega$ |
| Output Capacitance ${ }^{1}$ |  | 0.8 |  |  | pF |
| POWER INTERFACE |  |  |  |  |  |
| Supply Voltage |  | 3 |  | 5.5 | V |
| PWUP Threshold |  |  | 1.3 |  | V |
| PWUP Input Bias Current | PWUP at 5 V |  | 100 |  | $\mu \mathrm{A}$ |
|  | PWUP at 0 V |  | 25 |  | $\mu \mathrm{A}$ |
| Quiescent Current | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |  | 28 | 35 | mA |
| NOISE/DISTORTION |  |  |  |  |  |
| 10 MHz |  |  |  |  |  |
| Second/Third Harmonic Distortion ${ }^{2}$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{V}_{\text {Out }}=2 \mathrm{~V}$ p-p |  | -95/-93 |  | dBc |
|  | $\mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{~V}_{\text {Out }}=2 \mathrm{~V}$ p-p |  | -80/-69 |  | dBc |
| Third-Order Intermodulation Distortion (IMD) | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{f} 1=9.5 \mathrm{MHz}, \mathrm{f} 2=10.5 \mathrm{MHz}, \\ & \mathrm{~V}_{\text {out }}=2 \mathrm{~V} \text { p-p composite } \\ & \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{f} 1=9.5 \mathrm{MHz}, \mathrm{f} 2=10.5 \mathrm{MHz}, \\ & \mathrm{Vout}=2 \mathrm{Vp-p} \text { composite } \\ & \mathrm{f} 1=9.5 \mathrm{MHz}, \mathrm{f} 2=10.5 \mathrm{MHz} \end{aligned}$ |  | -90 |  | dBC |
|  |  |  | -70 |  | dBc |
| Output Third-Order Intercept |  |  | 33 |  | dBm |
| Noise Spectral Density (Referred to Input (RTI)) |  |  | 2.65 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| 1 dB Compression Point |  |  | 13.5 |  |  |


${ }^{1}$ Values are specified differentially.
${ }^{2}$ See the AD8351 data sheet for information about single-ended to differential operation.

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage, VPOS | 6 V |
| PWUP Voltage | VPOS |
| Internal Power Dissipation | 320 mW |
| $\theta_{\mathrm{JA}}$ | $79.1^{\circ} \mathrm{C} / \mathrm{W}$ |
| Maximum Junction Temperature | $125^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature Range (Soldering, 60 sec ) | $300^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by this device is limited by the associated rise in junction temperature. Exceeding a junction temperature of $125^{\circ} \mathrm{C}$ for an extended period can result in device failure.
To ensure proper operation of the AD8351-EP, it is necessary to observe the maximum power derating curve (see Figure 2) to guarantee that the maximum junction temperature $\left(125^{\circ} \mathrm{C}\right)$ is not exceeded under all conditions.


Figure 2. Maximum Power Dissipation vs. Temperature

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge patented may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration
Table 3. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | RGP1 | Gain Resistor Input 1. |
| 2 | INHI | Balanced Differential Input, High. Biased to midsupply, typically ac-coupled. |
| 3 | INLO | Balanced Differential Input, Low. Biased to midsupply, typically ac-coupled. |
| 4 | RGP2 | Gain Resistor Input 2. |
| $5,6,7,8,14,15$ | NC | No Connect. Do not connect to this pin. |
| 9 | COMM | Device Common. Connect this pin to a low impedance ground. |
| 10 | OPLO | Balanced Differential Output, Low. Biased to VOCM, typically ac-coupled. |
| 11 | OPHI | Balanced Differential Output, High. Biased to VOCM, typically ac-coupled. |
| 12 | VPOS | Positive Supply Voltage. 3 V to 5.5 V . |
| 13 | VOCM | Input/Output Common-Mode Voltage. The voltage applied to this pin sets the common-mode voltage at <br> both the input and output. This pin is typically decoupled to ground with a 0.1 FF capacitor. |
| 16 | PWUP | Apply a positive voltage (1.3 V $\leq$ V ${ }_{\text {Pwup }} \leq$ VPOS) to activate the device. <br> Exposed Pad. The exposed pad is internally connected to GND and must be soldered to a low impedance <br> ground plane. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 4. Gain vs. Frequency for a $150 \Omega$ Differential Load $\left(A_{v}=6 \mathrm{~dB}, 12 \mathrm{~dB}\right.$, and 18 dB$)$


Figure 5. Gain vs. Gain Resistor, $R_{G}(f=100 \mathrm{MHz}$, $R_{L}=150 \Omega, 1 \mathrm{k} \Omega$, and Open)


Figure 6. Gain vs. Temperature at $100 \mathrm{MHz}\left(A_{v}=10 \mathrm{~dB}\right)$


Figure 7. Gain vs. Frequency for a $1 \mathrm{k} \Omega$ Differential Load $\left(A_{v}=10 \mathrm{~dB}, 18 \mathrm{~dB}\right.$, and 26 dB )


Figure 8. Gain Flatness vs. Frequency
( $R_{L}=150 \Omega$ and $1 \mathrm{k} \Omega, A_{v}=10 \mathrm{~dB}$ )


Figure 9. Isolation vs. Frequency $\left(A_{v}=10 \mathrm{~dB}\right)$


Figure 10. Harmonic Distortion vs. Frequency for 2 Vp -p into $R_{L}=1 \mathrm{k} \Omega$ ( $A_{V}=10 \mathrm{~dB}$, at 3 V and 5 V Supplies)


Figure 11. Harmonic Distortion vs. Frequency for 2 V p-p into $R_{L}=150 \Omega$ $\left(A_{v}=10 \mathrm{~dB}\right)$


Figure 12. Noise Spectral Density (RTI) vs. Frequency ( $R_{L}=150 \Omega, 5 \mathrm{~V}$ Supply, $A_{V}=10 \mathrm{~dB}$ )


Figure 13. Harmonic Distortion vs. Frequency for $2 \mathrm{~V} p-\mathrm{p}$ into $R_{L}=1 \mathrm{k} \Omega$ Using Single-Ended Input $\left(A_{v}=10 \mathrm{~dB}\right)$


Figure 14. Harmonic Distortion vs. Frequency for 2 Vp-p into $R_{L}=150 \Omega$ Using Single-Ended Input ( $A_{v}=10 \mathrm{~dB}$ )


Figure 15. Noise Spectral Density (RTI) vs. Frequency ( $R_{L}=150 \Omega, 3$ V Supply, $A_{v}=10 \mathrm{~dB}$ )


Figure 16. Output $1 d B$ Compression ( $P 1 d B$ ) vs. Frequency ( $R_{L}=150 \Omega$ and $1 \mathrm{k} \Omega, A_{V}=10 \mathrm{~dB}$, at 3 V and 5 V Supplies)


Figure 17. Output 1 dB Compression ( P 1 dB ) vs. Gain Resistor ( $R_{G}$ ) ( $f=100, R_{L}=150 \Omega, A_{v}=10 \mathrm{~dB}$, at 3 V and 5 V Supplies)


Figure 18. Output Compression Point Distribution $\left(f=70 \mathrm{MHz}, R_{L}=150 \Omega, A_{v}=10 \mathrm{~dB}\right)$


Figure 19. Third-Order Intermodulation Distortion (IMD) vs. Frequency for a 2 $V$ p-p Composite Signal into $R_{L}=1 \mathrm{k} \Omega\left(A_{V}=10 \mathrm{~dB}\right.$, at 5 V Supplies)


Figure 20. Third-Order Intermodulation Distortion vs. Frequency for a $2 \mathrm{Vp-p}$ Composite Signal into $R_{L}=150 \Omega\left(A_{V}=10 \mathrm{~dB}\right.$, at 5 V Supplies)


Figure 21. Third-Order Intermodulation Distortion Distribution ( $f=70 \mathrm{MHz}, R_{L}=150 \Omega, A_{V}=10 \mathrm{~dB}$ )


Figure 22. Input Impedance vs. Frequency


Figure 23. Output Impedance Magnitude and Phase vs. Frequency


Figure 24. Phase and Group Delay ( $A_{v}=10 \mathrm{~dB}$, at 5 V Supplies)


Figure 25. Input Reflection Coefficient vs. Frequency ( $R_{s}=R_{L}=100 \Omega$ With and Without $50 \Omega$ Terminations)



Figure 26. Output Reflection Coefficient vs. Frequency $\left(R_{S}=R_{L}=100 \Omega\right)$


Figure 27. Common-Mode Rejection Ratio, $C M R R\left(R_{s}=100 \Omega\right)$


Figure 28. Transient Response Under Capacitive Loading ( $\left.R_{L}=150 \Omega, C_{L}=0 p F, 2 p F, 5 p F, 10 p F\right)$


Figure 29. $2 \times$ Output Overdrive Recovery $\left(R_{L}=150 \Omega, A_{v}=10 \mathrm{~dB}\right)$


Figure 30. Overdrive Recovery Using Sinusoidal Input Waveform $R_{L}=150 \Omega$ ( $A_{v}=10 \mathrm{~dB}$, at 5 V Supplies)


Figure 31. Large Signal Transient Response for a 1 Vp-p Output Step $\left(A_{v}=10 \mathrm{~dB}, R_{I P}=25 \Omega\right)$


Figure 32.1\% Settling Time for a $2 \mathrm{~V} p-p$ Step $\left(A_{V}=10 \mathrm{~dB}, R_{L}=150 \Omega\right)$

## AD8351-EP

## OUTLINE DIMENSIONS


*COMPLIANT TO JEDEC STANDARDS MO-220-WEED-4 WITH EXCEPTION TO LEAD LENGHT.

Figure 33. 16-Lead Lead Frame Chip Scale Package [LFCSP]
$3 \mathrm{~mm} \times 3 \mathrm{~mm}$ Body and 0.75 mm Package Height (CP-16-33)
Dimensions shown in millimeters
ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option | Branding |
| :--- | :--- | :--- | :--- | :--- |
| AD8351SCPZ-EP-R7 | $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16 -Lead Lead Frame Chip Scale Package [LFCSP] | CP-16-33 | Q26 |

[^1]
[^0]:    One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 O2016 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

[^1]:    ${ }^{1} Z=$ RoHS Compliant Part.

