

2-Kbit Microwire Compatible Serial EEPROM

Device Selection Table

Part Number	Vcc Range	ORG Pin	Word Size	Temperature Ranges	Packages
93AA56A	1.8V-5.5V	No	8-bit	I	MC, MS, P, SN, OT, MN, ST
93AA56B	1.8V-5-5V	No	16-bit	I	MC, MS, P, SN, OT, MN, ST
93LC56A	2.5V-5.5V	No	8-bit	I, E	MC, MS, P, SN, OT, MN, ST
93LC56B	2.5V-5.5V	No	16-bit	I, E	MC, MS, P, SN, OT, MN, ST
93C56A	4.5V-5.5V	No	8-bit	I, E	MC, MS, P, SN, OT, MN, ST
93C56B	4.5V-5.5V	No	16-bit	I, E	MC, MS, P, SN, OT, MN, ST
93AA56C	1.8V-5.5V	Yes	8-bit or 16-bit	I	MC, MS, P, SN, MN, ST
93LC56C	2.5V-5.5V	Yes	8-bit or 16-bit	I, E	MC, MS, P, SN, MN, ST
93C56C	4.5V-5.5V	Yes	8-bit or 16-bit	I, E	MC, MS, P, SN, MN, ST

Features

- Low-Power CMOS Technology
- ORG Pin to Select Word Size for '56C' Version
- 256 x 8-bit Organization 'A' Version (no ORG)
- 128 x 16-bit Organization 'B' Version (no ORG)
- Self-Timed Erase/Write Cycles (including Auto-Erase)
- Automatic Erase All (ERAL) before Write All (WRAL)
- Power-On/Off Data Protection Circuitry
- Industry Standard Three-Wire Serial I/O
- Device Status Signal (Ready/Busy)
- Sequential Read Function
- High Reliability:
 - Endurance: 1,000,000 erase/write cycles
 - Data retention: > 200 years
 - ESD protection: > 4000V
- RoHS Compliant:
- Automotive AEC-Q100 Qualified
- Temperature Ranges Supported:
 - Industrial (I) -40°C to +85°C
 - Extended (E) -40°C to +125°C

Packages

 8-Lead DFN, 8-Lead MSOP, 8-Lead PDIP, 8-Lead SOIC, 6-Lead SOT-23, 8-Lead TDFN and 8-Lead TSSOP


Pin Function Table

Name	Function								
CS	Chip Select								
CLK	Serial Data Clock								
DI	Serial Data Input								
DO	Serial Data Output								
Vss	Ground								
NC	No internal connection								
ORG	Memory Configuration								
Vcc	Power Supply								

Description

The Microchip Technology Inc. 93XX56A/B/C devices are 2-Kbit low-voltage serial Electrically Erasable PROMs (EEPROM). Word-selectable devices such as the 93AA56C, 93LC56C or 93C56C are dependent upon external logic levels driving the ORG pin to set word size. For dedicated 8-bit communication, the 93XX56A devices are available, while the 93XX56B devices provide dedicated 16-bit communication. Advanced CMOS technology makes these devices ideal for low-power, nonvolatile memory applications.

Package Types (not to scale)



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

Vcc	7.0V
All inputs and outputs w.r.t. Vss	
Storage temperature	65°C to +150°C
Ambient temperature with power applied	40°C to +125°C
ESD protection on all pins	$\sim 24 \text{ kV}$

†NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

		oply over the specified herwise noted.	Industrial Extended			Vcc = +1.8V to +5.5V Vcc = +2.5V to +5.5V		
Param. No.	Symbol	Parameter	Minimum Typical Maximum L		Units	Conditions		
D1	ViH1	High lovel Input Veltage	2.0	_	Vcc +1	V	Vcc ≥ 2.7V	
וט	VIH2	High-level Input Voltage	0.7 Vcc	_	Vcc +1	V	Vcc < 2.7V	
D2	VIL1	Low lovel Input Veltage	-0.3	—	0.8	V	$VCC \ge 2.7V$	
DZ	VIL2	Low-level Input Voltage	-0.3	_	0.2 Vcc	V	Vcc < 2.7V	
D 2	Vol1		_	_	0.4	V	IOL = 2.1 mA, VCC = 4.5V	
D3	Vol2	Low-level Output Voltage			0.2	V	IoL = 100 μA, Vcc = 2.5V	
D4	Von1		2.4	_	_	V	Іон = -400 µA, Vcc = 4.5V	
D4	Vон2	High-level Output Voltage	Vcc - 0.2	_	_	V	Іон = -100 µА, Vcc = 2.5V	
D5	ILI	Input Leakage Current			±1	μA	VIN = VSS or VCC	
D6	Ilo	Output Leakage Current		_	±1	μA	VOUT = VSS or VCC	
D7	Cin, Cout	Pin Capacitance (all inputs/outputs)	_	_	7	pF	VIN/VOUT = 0V (Note 1) TA = +25°C, FCLK = 1 MHz	
D8	Icc write	Write Current	_		2	mA	Fclk = 3 MHz, Vcc = 5.5V Fclk = 2 MHz, Vcc = 2.5V	
				500	_	μA		
				_	1	mA	Fclk = 3 MHz, Vcc = 5.5V	
D9	Icc read	Read Current	_	_	500	μA	FCLK = 2 MHz, VCC = 3.0V	
			_	100	_	μA	FCLK = 2 MHz, VCC = 2.5V	
	Iccs	Standby Current	_		1	μΑ	I–Temp. CLK = CS = 0V ORG = DI = Vss or Vcc (Note 2 and Note 3)	
D10		Standby Current	_		5	μΑ	E–Temp. CLK = CS = 0V ORG = DI = Vss or Vcc (Note 2 and Note 3)	

TABLE 1-1: DC CHARACTERISTICS

Note 1: This parameter is periodically sampled and not 100% tested.

2: ORG pin not available on 'A' or 'B' versions.

3: Ready/Busy status must be cleared from DO; see Section 3.4 "Data Out (DO)".

TABLE 1-1:	DC CHARACTERISTICS (CONTINUED)
-------------------	--------------------------------

All parameters apply over the specified ranges unless otherwise noted.				ndustrial (I): $Ta = -40^{\circ}C$ to +85°C, Vcc = +1.8V to +5.5 Extended (E): $Ta = -40^{\circ}C$ to +125°C, Vcc = +2.5V to +5.5					
Param. No.	Symbol	Parameter	Minimum	nimum Typical		Units	Conditions		
D11	VPOR	Vcc Voltage Detect	_	1.5	_	V	93AA56A/B/C,93LC56A/B/C (Note 1)		
				3.8	_	V	93C56A/B/C (Note 1)		

Note 1: This parameter is periodically sampled and not 100% tested.

2: ORG pin not available on 'A' or 'B' versions.

3: Ready/Busy status must be cleared from DO; see Section 3.4 "Data Out (DO)".

TABLE 1-2: AC CHARACTERISTICS

All parameters apply over the specified ranges unless otherwise noted.		Industrial Extended			о +85°C, Vcc = +1.8V то +5.5V о +125°C, Vcc = +2.5V то +5.5V	
Param. No.	Symbol	Parameter	Minimum	Maximum	Units	Conditions
			-	3	MHz	4.5V ≤ Vcc < 5.5V, 93XX56C only
A1	FCLK	Clock Frequency	_	2	MHz	$2.5V \le VCC < 5.5V$
			_	1	MHz	$1.8V \le Vcc < 2.5V$
			200	_	ns	$4.5V \le VCC < 5.5V$, 93XX56C only
A2	Тскн	Clock High Time	250	—	ns	$2.5V \le VCC < 5.5V$
			450	_	ns	1.8V ≤ Vcc < 2.5V
			100	_	ns	$4.5V \le VCC < 5.5V$, 93XX56C only
A3	TCKL	Clock Low Time	200	_	ns	$2.5V \le VCC < 5.5V$
			450	_	ns	1.8V ≤ Vcc < 2.5V
			50	—	ns	$4.5V \leq VCC < 5.5V$
A4	Tcss	Chip Select Setup Time	100	_	ns	2.5V ≤ Vcc < 4.5V
			250	_	ns	1.8V ≤ Vcc < 2.5V
A5	Тсѕн	Chip Select Hold Time	0	_	ns	1.8V ≤ Vcc < 5.5V
A6	TCSL	Chip Select Low Time	250	_	ns	1.8V ≤ Vcc < 5.5V
			50	—	ns	4.5V ≤ Vcc < 5.5V, 93XX56C only
A7	TDIS	Data Input Setup Time	100	—	ns	$2.5V \le VCC < 5.5V$
			250	—	ns	$1.8V \le VCC < 2.5V$
			50	—	ns	4.5V ≤ Vcc < 5.5V, 93XX56C only
A8	ТОН	Data Input Hold Time	100	_	ns	2.5V ≤ Vcc < 5.5V
			250	—	ns	$1.8V \le VCC < 2.5V$
			_	200	ns	4.5V ≤ Vcc < 5.5V, CL = 100 pF
A9	TPD	Data Output Delay Time	_	250	ns	$2.5V \le Vcc < 4.5V, CL = 100 \text{ pF}$
			_	400	ns	$1.8V \le Vcc < 2.5V, CL = 100 \text{ pF}$
A10	Toz	Data Output Disable	_	100	ns	4.5V ≤ VCC < 5.5V, (Note 1)
AIU	Tcz	Time	_	200	ns	1.8V ≤ Vcc < 4.5V, (Note 1)
			_	200	ns	4.5V ≤ Vcc < 5.5V, CL = 100 pF
A11	Tsv	Status Valid Time	_	300	ns	2.5V ≤ Vcc < 4.5V, CL = 100 pF
				500	ns	1.8V ≤ Vcc < 2.5V, CL = 100 pF

Note 1: This parameter is periodically sampled and not 100% tested.


2: This parameter is not tested but ensured by characterization.

TABLE 1-2: AC CHARACTERISTICS (CONTINUED)

All parameters apply over the specified ranges unless otherwise noted.			Industrial Extended	· /	Ta = -40°C to +85°C, Vcc = +1.8V to +5.5V Ta = -40°C to +125°C, Vcc = +2.5V to +5.5V			
Param. No.	Symbol	Parameter	Minimum Maximum l		Units	Conditions		
A12	Twc		—	6	ms	Erase/Write mode (AA and LC versions)		
A13	Twc	Dragram Cuela Tima	—	2	ms	Erase/Write mode (93C versions)		
A14	TEC	Program Cycle Time	_	6	ms	ERAL mode, $4.5V \le VCC \le 5.5V$		
A15	TWL		_	15	ms	WRAL mode, $4.5V \le VCC \le 5.5V$		
A16		Endurance	1M	_	cycles	+25°C, Vcc = 5.0V (Note 2)		

Note 1: This parameter is periodically sampled and not 100% tested.

2: This parameter is not tested but ensured by characterization.



Instruction	SB	Opcode				Add	ress				Data In	Data Out	Req. CLK Cycles
ERASE	1	11	Х	A6	A5	A4	A3	A2	A1	A0		(RDY/BSY)	11
ERAL	1	00	1	0	Х	Х	Х	Х	Х	Х	_	(RDY/BSY)	11
EWDS	1	00	0	0	Х	Х	Х	Х	Х	Х	_	High-Z	11
EWEN	1	00	1	1	Х	Х	Х	Х	Х	Х	_	High-Z	11
READ	1	10	Х	A6	A5	A4	A3	A2	A1	A0		D15-D0	27
WRITE	1	01	Х	A6	A5	A4	A3	A2	A1	A0	D15-D0	(RDY/BSY)	27
WRAL	1	00	0	1	Х	Х	Х	Х	Х	Х	D15-D0	(RDY/BSY)	27

Instruction	SB	Opcode				A	ddre	SS				Data In	Data Out	Req. CLK Cycles
ERASE	1	11	Х	A7	A6	A5	A4	A3	A2	A1	A0		(RDY/BSY)	12
ERAL	1	00	1	0	Х	Х	Х	Х	Х	Х	Х	_	(RDY/BSY)	12
EWDS	1	00	0	0	Х	Х	Х	Х	Х	Х	Х	_	High-Z	12
EWEN	1	00	1	1	Х	Х	Х	Х	Х	Х	Х	—	High-Z	12
READ	1	10	Х	A7	A6	A5	A4	A3	A2	A1	A0	_	D7-D0	20
WRITE	1	01	Х	A7	A6	A5	A4	A3	A2	A1	A0	D7-D0	(RDY/BSY)	20
WRAL	1	00	0	1	Х	Х	Х	Х	Х	Х	Х	D7-D0	(RDY/BSY)	20

TABLE 1-4: INSTRUCTION SET FOR X8 ORGANIZATION (93XX56A OR 93XX56C WITH ORG =0)

2.0 FUNCTIONAL DESCRIPTION

When the ORG pin (93XX56C) pin is connected to Vcc, the (x16) organization is selected. When it is connected to ground, the (x8) organization is selected. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normally held in a High-Z state except when reading data from the device or when checking the Ready/Busy status during a programming operation. The Ready/Busy status can be verified during an Erase/Write operation by polling the DO pin; DO low indicates that programming is still in progress, while DO high indicates the device is ready. DO will enter the High-Z state on the falling edge of CS.

2.1 Start Condition

The Start bit is detected by the device if CS and DI are both high with respect to the positive edge of CLK for the first time.

Before a Start condition is detected, CS, CLK and DI may change in any combination (except to that of a Start condition), without resulting in any device operation (Read, Write, Erase, EWEN, EWDS, ERAL or WRAL). As soon as CS is high, the device is no longer in Standby mode.

An instruction following a Start condition will only be executed if the required opcode, address and data bits for any particular instruction are clocked in.

Note: When preparing to transmit an instruction, either the CLK or DI signal levels must be at a logic low as CS is toggled active-high.

2.2 Data In/Data Out (DI/DO)

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the read operation if A0 is a logic high level. Under such a condition, the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin. To limit this current, a resistor should be connected between DI and DO.

2.3 Data Protection


All modes of operation are inhibited when Vcc is below a typical voltage of 1.5V for '93AA' and '93LC' devices or 3.8V for '93C' devices.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

Note:	For added protection, an EWDS command should be performed after every write operation and an external 10 k Ω pull-down protection resistor should be added to the
	CS pin.

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before the initial ERASE or WRITE instruction can be executed.

Block Diagram



2.4 Erase

The ERASE instruction forces all data bits of the specified address to the logical '1' state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle, except on '93C' devices where the rising edge of CLK before the last address bit initiates the write cycle.

The DO pin indicates the Ready/Busy status of the device if CS is brought high after a minimum of 250 ns low (TCSL). DO at logical '0' indicates that programming is still in progress. DO at logical '1' indicates that the register at the specified address has been erased and the device is ready for another instruction.

Note: After the Erase cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

FIGURE 2-1: ERASE TIMING FOR 93AA AND 93LC DEVICES





FIGURE 2-2: ERASE TIMING FOR 93C DEVICES




2.5 Erase All (ERAL)

The Erase All (ERAL) instruction will erase the entire memory array to the logical '1' state. The ERAL cycle is identical to the erase cycle, except for the different opcode. The ERAL cycle is completely self-timed and commences at the falling edge of the CS, except on '93C' devices where the rising edge of CLK before the last data bit initiates the write cycle. Clocking of the CLK pin is not necessary after the device has entered the ERAL cycle. The DO pin indicates the Ready/Busy status of the device, if CS is brought high after a minimum of 250 ns low (TCSL).


Note: After the ERAL command is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

Vcc must be \geq 4.5V for proper operation of ERAL.

FIGURE 2-3: ERAL TIMING FOR 93AA AND 93LC DEVICES







^{© 2003-2023} Microchip Technology Inc. and its subsidiaries

2.6 Erase/Write Disable and Enable (EWDS/EWEN)

The 93XX56A/B/C powers up in the Erase/Write Disable (EWDS) state. All programming modes must be preceded by an Erase/Write Enable (EWEN) instruction.

Once the EWEN instruction is executed, programming remains enabled until an EWDS instruction is executed or Vcc is removed from the device.

To protect against accidental data disturbance, the EWDS instruction can be used to disable all erase/write functions and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.






FIGURE 2-6: EWEN TIMING



2.7 Read

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy zero bit precedes the 8-bit (if ORG pin is low or A-version devices) or 16-bit (if ORG pin is high or B-version devices) output string. The output data bits will toggle on the rising edge of the CLK and are stable after the specified time delay (TPD). Sequential read is possible when CS is held high. The memory data will automatically cycle to the next register and output sequentially.



2.8 Write

The WRITE instruction is followed by 8 bits (if ORG is low or A-version devices) or 16 bits (if ORG pin is high or B-version devices) of data which are written into the specified address. For 93AA56A/B/C and 93LC56A/B/C devices, after the last data bit is clocked into DI, the falling edge of CS initiates the self-timed auto-erase and programming cycle. For 93C56A/B/C devices, the self-timed auto-erase and programming cycle is initiated by the rising edge of CLK on the last data bit. The DO pin indicates the Ready/Busy status of the device if CS is brought high after a minimum of 250 ns low (TCSL). DO at logical '0' indicates that programming is still in progress. DO at logical '1' indicates that the register at the specified address has been written with the data specified and the device is ready for another instruction.

Note: After the Write cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.





FIGURE 2-8: WRITE TIMING FOR 93AA AND 93LC DEVICES



2.9 Write All (WRAL)

The Write All (WRAL) instruction will write the entire memory array with the data specified in the command. For 93AA56A/B/C and 93LC56A/B/C devices, after the last data bit is clocked into DI, the falling edge of CS initiates the self-timed auto-erase and programming cycle. For 93C56A/B/C devices, the self-timed auto-erase and programming cycle is initiated by the rising edge of CLK on the last data bit. Clocking of the CLK pin is not necessary after the device has entered the WRAL cycle. The WRAL command does include an automatic ERAL cycle for the device. Therefore, the WRAL instruction does not require an ERAL instruction, but the chip must be in the EWEN status.

The DO pin indicates the Ready/Busy status of the device if CS is brought high after a minimum of 250 ns low (TCSL).

Note: After the Write All cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

VCC must be \geq 4.5V for proper operation of WRAL.

FIGURE 2-10: WRAL TIMING FOR 93AA AND 93LC DEVICES





FIGURE 2-11: WRAL TIMING FOR 93C DEVICES



© 2003-2023 Microchip Technology Inc. and its subsidiaries

3.0 PIN DESCRIPTIONS

TABLE 3-1: PIN DESCRIPTIONS

Name	DFN ⁽¹⁾	MSOP	PDIP	SOIC	Rotated SOIC	SOT-23	TDFN ⁽¹⁾	TSSOP	Function
CS	1	1	1	1	3	5	1	1	Chip Select
CLK	2	2	2	2	4	4	2	2	Serial Clock
DI	3	3	3	3	5	3	3	3	Data In
DO	4	4	4	4	6	1	4	4	Data Out
Vss	5	5	5	5	7	2	5	5	Ground
ORG/NC	6	6	6	6	8	_	6	6	Organization/93XX56C No Internal Connection/93XX56A/B
NC	7	7	7	7	1	_	7	7	No Internal Connection
Vcc	8	8	8	8	2	6	8	8	Power Supply

Note 1: The exposed pad on the DFN/TDFN packages may be connected to Vss or left floating.

3.1 Chip Select (CS)

A high level selects the device; a low level deselects the device and forces it into Standby mode. However, a programming cycle that is already in progress will be completed regardless of the Chip Select (CS) input signal. If CS is brought low during a program cycle, the device will go into Standby mode as soon as the programming cycle is completed.

CS must be low for 250 ns minimum (TCSL) between consecutive instructions. If CS is low, the internal control logic is held in a Reset status.

3.2 Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a host device and the 93XX series device. Opcodes, address and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at high or low level) and can be continued anytime with respect to Clock High Time (TCKH) and Clock Low Time (TCKL). This gives the controlling host freedom in preparing opcode, address and data.

CLK is a "don't care" if CS is low (device deselected). If CS is high, but the Start condition has not been detected (DI = 0), any number of clock cycles can be received by the device without changing its status (i.e., waiting for a Start condition).

CLK cycles are not required during the self-timed write (i.e., auto erase/write) cycle.

After detection of a Start condition the specified number of clock cycles (respectively low-to-high transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address and data bits before an instruction is executed. CLK and DI then become "don't care" inputs waiting for a new Start condition to be detected.

3.3 Data In (DI)

Data In (DI) is used to clock in a Start bit, opcode, address and data synchronously with the CLK input.

3.4 Data Out (DO)

Data Out (DO) is used in the Read mode to output data synchronously with the CLK input (TPD after the positive edge of CLK).

This pin also provides Ready/Busy status information during erase and write cycles. Ready/Busy status information is available on the DO pin if CS is brought high after being low for minimum Chip Select low time (TCSL) and an erase or write operation has been initiated.

The Status signal is not available on DO if CS is held low during the entire erase or write cycle. In this case, DO is in the High-Z mode. If status is checked after the erase/write cycle, the data line will be high to indicate the device is ready.

Note: After a programming cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

3.5 Organization (ORG)

When the ORG pin is connected to VCC or Logic HI, the (x16) memory organization is selected. When the ORG pin is tied to Vss or Logic LO, the (x8) memory organization is selected. For proper operation, ORG must be tied to a valid logic level.

93XX56A devices are always (x8) organization and 93XX56B devices are always (x16) organization.

4.0 PACKAGING INFORMATION

4.1 Package Marking Information


8-Lead 2x3 DFN




8-Lead MSOP (150 mil)



8-Lead PDIP



8-Lead SOIC



6-Lead SOT-23



8-Lead 2x3 TDFN



8-Lead TSSOP









Example

93LC56B I/P (e3) 13F 2316





Example



Example




Example



- (1 st Line Marking Codes										
Part Number	TSSOP	MSOP	SOIC	Rotated	SO	SOT-23		DFN		TDFN	
Number	1330P	WISOP	3010	SOIC	I Temp.	E Temp.	I Temp.	E Temp.	I Temp.	E Temp.	
93AA56A	A56A	3A56AT	93AA56AT	93A56AXT	2BNN	—	331	—	E31	—	
93AA56B	A56B	3A56BT	93AA56BT	93A56BXT	2LNN	—	341	—	E41	—	
93AA56C	A56C	3A56CT	93AA56CT	93A56CXT	—	—	351	—	E51	_	
93LC56A	L56A	3L56AT	93LC56AT	93L56AXT	2ENN	2FNN	334	_	E34	E35	
93LC56B	L56B	3L56BT	93LC56BT	93L56BXT	2PNN	2RNN	344	_	E44	E45	
93LC56C	L56C	3L56CT	93LC56CT	93L56CXT			354	355	E54	E55	
93C56A	C56A	3C56AT	93C56AT	_	2HNN	2JNN	337	_	E37	E38	
93C56B	C56B	3C56BT	93C56BT		2TNN	2UNN	347	_	E47	E48	
93C56C	C56C	3C56CT	93C56CT	_	_	—	357	—	E57	E58	

Legend	: XXX	Part number or part number code					
	Т	Temperature (I, E)					
	Y	Year code (last digit of calendar year)					
	YY	Year code (last 2 digits of calendar year)					
	WW	Week code (week of January 1 is week '01')					
	NNN	Alphanumeric traceability_code (2 characters for small packages)					
	e 3	RoHS Compliant JEDEC [®] designator for Matte Tin (Sn)					
Note:	For very small packages with no room for the RoHS Compliant JEDEC [®] designator $\textcircled{e3}$, the marking will only appear on the outer carton or reel label.						
Note:	carried ov	ent the full Microchip part number cannot be marked on one line, it will be ver to the next line, thus limiting the number of available characters for -specific information.					


8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x1 mm Body [DFN]



Microchip Technology Drawing C04-123 Rev E Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x1 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	ILLIMETER:	S	
Dimensior	n Limits	MIN	NOM	MAX	
Number of Terminals	Ν		8		
Pitch	е		0.50 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3		0.20 REF		
Overall Length	D		2.00 BSC		
Exposed Pad Length	D2	1.30	-	1.55	
Overall Width	E		3.00 BSC		
Exposed Pad Width	E2	1.50	-	1.75	
Terminal Width	b	0.20	0.25	0.30	
Terminal Length	L	0.30	0.40	0.50	
Terminal-to-Exposed-Pad	К	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Package is saw singulated

4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-123 Rev E Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x1 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			S
Dimensior	n Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	X2			1.55
Optional Center Pad Length	Y2			1.75
Contact Pad Spacing	С		3.00	
Contact Pad Width (X8)	X1			0.30
Contact Pad Length (X8)	Y1			0.85
Contact Pad to Center Pad (X8)	G1	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2123 Rev E

8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111-MS Rev F Sheet 1 of 2

8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			
Dimensior	n Limits	MIN	NOM	MAX
Number of Terminals	Ν		8	
Pitch	е		0.65 BSC	
Overall Height	Α	-	-	1.10
Standoff	A1	0.00	-	0.15
Molded Package Thickness	A2	0.75	0.85	0.95
Overall Length	D		3.00 BSC	
Overall Width	E	4.90 BSC		
Molded Package Width	E1	3.00 BSC		
Terminal Width	b	0.22	-	0.40
Terminal Thickness	С	0.08	-	0.23
Terminal Length	L	0.40	0.60	0.80
Footprint	L1		0.95 REF	
Lead Bend Radius	R	0.07	-	-
Lead Bend Radius	R1	0.07	_	-
Foot Angle	θ	0°	-	8°
Mold Draft Angle	θ1	5°	_	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or


protrusions shall not exceed 0.15mm per side.

 Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111-MS Rev F Sheet 2 of 2

8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	N	IILLIMETER	S
Dimension	Dimension Limits			MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		4.40	
Contact Pad Width (X8)	Х			0.45
Contact Pad Length (X8)	Y			1.45
Contact Pad to Contact Pad (X4)	G1	2.95		
Contact Pad to Contact Pad (X6)	GX	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-2111-MS Rev F


8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging













END VIEW

Microchip Technology Drawing No. C04-018-P Rev F Sheet 1 of 2

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units		INCHES	
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		.100 BSC	
Top to Seating Plane	A	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

5. Lead design above seating plane may vary, based on assembly vendor.

Microchip Technology Drawing No. C04-018-P Rev F Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]






Microchip Technology Drawing No. C04-057-SN Rev K Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	-	-	1.75	
Molded Package Thickness	A2	1.25	I	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	E		6.00 BSC		
Molded Package Width	E1		3.90 BSC		
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Lead Bend Radius	R	0.07	-	-	
Lead Bend Radius	R1	0.07	-	-	
Foot Angle	θ	0°	-	8°	
Mold Draft Angle	θ1	5°	-	15°	
Lead Angle	θ2	0°	_	_	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev K Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Contact Pitch	Е		1.27 BSC		
Contact Pad Spacing	С		5.40		
Contact Pad Width (X8)	X1			0.60	
Contact Pad Length (X8)	Y1			1.55	


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev K


6-Lead Plastic Small Outline Transistor (OT, OTY) [SOT-23]



Microchip Technology Drawing C04-028-OT Rev E Sheet 1 of 2

6-Lead Plastic Small Outline Transistor (OT, OTY) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units				
Dimension I	Limits	MIN	NOM	MAX	
Number of Leads	Ν		6		
Pitch	е		0.95 BSC		
Outside lead pitch	e1		1.90 BSC		
Overall Height	Α	0.90	-	1.45	
Molded Package Thickness	A2	0.89	1.15	1.30	
Standoff	A1	0.00	-	0.15	
Overall Width	Е		2.80 BSC		
Molded Package Width	E1		1.60 BSC		
Overall Length	D		2.90 BSC		
Foot Length	L	0.30	0.45	0.60	
Footprint	L1		0.60 REF		
Foot Angle	θ	0°	-	10°	
Lead Thickness	С	0.08	-	0.26	
Lead Width	b	0.20	-	0.51	

Notes:

1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or


protrusions shall not exceed 0.25mm per side.

 Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-028-OT Rev E Sheet 2 of 2

6-Lead Plastic Small Outline Transistor (OT, OTY) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E		0.95 BSC		
Contact Pad Spacing	С		2.80		
Contact Pad Width (X3)	Х			0.60	
Contact Pad Length (X3)	Y			1.10	
Distance Between Pads	G	1.70			
Distance Between Pads	GX	0.35			
Overall Width	Z			3.90	

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2028-OT Rev E

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-129-MN Rev E Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	Dimension Limits					
Number of Pins	N	8				
Pitch	е		0.50 BSC			
Overall Height	A	0.70	0.75	0.80		
Standoff	A1	0.00	0.02	0.05		
Contact Thickness	A3	0.20 REF				
Overall Length	D	2.00 BSC				
Overall Width	E	3.00 BSC				
Exposed Pad Length	D2	1.35	1.40	1.45		
Exposed Pad Width	E2	1.25	1.30	1.35		
Contact Width	b	0.20	0.25	0.30		
Contact Length	L	0.25	0.30	0.45		
Contact-to-Exposed Pad	К	0.20	-	-		

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129-MN Rev E Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch E		0.50 BSC			
Optional Center Pad Width	X2			1.60	
Optional Center Pad Length	Y2			1.50	
Contact Pad Spacing	С		2.90		
Contact Pad Width (X8)	X1			0.25	
Contact Pad Length (X8)	Y1			0.85	
Thermal Via Diameter	V		0.30		
Thermal Via Pitch	EV		1.00		


Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing No. C04-129-MN Rev. B

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-086 Rev C Sheet 1 of 2

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Number of Pins	N	8				
Pitch	е		0.65 BSC			
Overall Height	Α	-	1.20			
Molded Package Thickness	A2	0.80	1.00	1.05		
Standoff	A1	0.05	-	-		
Overall Width	E		6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50		
Overall Length	D	2.90	3.00	3.10		
Foot Length	L	0.45	0.60	0.75		
Footprint	L1	1.00 REF				
Lead Thickness	С	0.09	-	0.25		
Foot Angle	φ	0°	4°	8°		
Lead Width	b	0.19	-	0.30		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20mm per side.


3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086 Rev C Sheet 2 of 2

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units						
Dimension	Dimension Limits			MAX			
Contact Pitch	Contact Pitch E		0.65 BSC				
Contact Pad Spacing	С		5.80				
Contact Pad Width (X8)	X1			0.45			
Contact Pad Length (X8)	Y1			1.50			
Contact Pad to Center Pad (X6)	G1	0.20					

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2086 Rev B

APPENDIX A: REVISION HISTORY

Revision J (05/2023)

Corrected "1st Line Marking Codes" table.

Revision H (06/2022)

Added Automotive Product ID; Changed Automotive (E) to Extended (E); Updated "master" terminology with "host"; Updated DFN, MSOP, PDIP, SOIC, SOT-23, TDFN and TSSOP package drawings.

Revision G (12/2011)

Added TDFN package.

Revision F (05/2008)

Revised Figures 2-1 through 2-4 and Figures 2-8 through 2-11; Revised Package Marking Information; Replaced Package Drawings; Revised Product ID section.

Revision E (03/2007)

Replaced Package Drawings; Revised Product ID System (SOIC-SN package).

Revision D (11/2006)

Updated Package Drawings and Product ID System

Revision C (04/2005)

Added DFN package.

Revision B (12/2003)

Corrections to Section 1.0, Electrical Characteristics. Section 4.1, 6-Lead SOT-23 package to OT.

Revision A (05/2003)

Initial Release.

THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM (NON-AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	¥		<u>х</u> (1)	<u>-¥</u>	<u>/xx</u>	Ex	amples:
Device F	Pinout	Таре	and Reel	Temperature Range	Package	a)	93AA56C-I/P: 2-Kbit, 256x8 or 128x16, 1.8V Serial EEPROM, Industrial Temperature, PDIP package
Device:	9: 9: 9: 9: 9: 9: 9: 9:	3AA56B = 2 3AA56C = 2 3LC56A = 2 3LC56B = 2 3LC56C = 2 3C56A = 3 3C56B = 3	2-Kbit 1.8V M 2-Kbit 1.8V M 2-Kbit 2.5V M 2-Kbit 2.5V M 2-Kbit 2.5V M 2-Kbit 5.0V M 2-Kbit 5.0V M	icrowire Serial EEP licrowire Serial EEP licrowire Serial EEP icrowire Serial EEP icrowire Serial EEP licrowire Serial EEF flicrowire Serial EEF flicrowire Serial EEF	ROM ROM w/ORG ROM ROM w/ORG PROM PROM	b) c) d) a)	 93AA56B-I/MS: 2-Kbit, 128x16, 1.8V Serial EEPROM, Industrial Temperature, MSOP package 93AA56AT-I/OT: 2-Kbit, 256x8, 1.8V Serial EEPROM, Industrial Temperature, Tape and Reel, SOT-23 package 93AA56CT-I/SN: 2-Kbit, 256x8 or 128x16, 1.8V Serial EEPROM, Industrial Temperature, Tape and Reel, SOIC package 93LC56A-I/MS: 2-Kbit, 256x8, 2.5V Serial EEPROM, Industrial Temperature, MSOP
Pinout:	B X	ilank = : =	Standard pi Rotated pin			b)	package 93LC56BT-I/OT: 2-Kbit, 128x16, 2.5V Serial EEPROM, Industrial Temperature, Tape and Reel, SOT-23 Package
Tape and Reel ⁽¹⁾): В Т	ilank = =	Standard pa Tape and R			c)	93LC56B-I/ST: 2-Kbit, 128x16, 2.5V Serial EEPROM, Industrial Temperature, TSSOP package
Temperature Ra	inge: I E	=		5°C (Industrial) 25°C (Extended)		d)	93LC56CT-E/MNY: 2-Kbit, 256x8 or 128x16, 2.5V Serial EEPROM, Extended Temperature, Tape and Reel, TDFN package
Package:	M P S O M	1C = 1S =	Body, 8-lea Plastic Mice Plastic Dua (PDIP) Plastic Sma 8-lead (SOI Plastic Sma (SOT-23) (1 Plastic Dua Body, 8-lea	o Small Outline - 8- I In-Line – 300 mil E all Outline - Narrow, C) all Outline Transisto appending the Transisto appending the Transisto appending the Transisto Comparison of the Transisto appending the Transisto appendin	lead (MSOP) 3ody, 8-lead 3.90 mm, r - 6-lead 3x0.8 mm I Reel only)	a) b) c) d)	EEPROM, Industrial Temperature, X-rotated, SOIC package
						No	 Tape and Reel identifier only appears i the catalog part number description. Thi identifier is used for ordering purposes an is not printed on the device package Check with your Microchip Sales Office fc package availability with the Tape an Reel option. "Y" indicates a Nickel Palladium Gold (NiPdAu) finish.

PRODUCT IDENTIFICATION SYSTEM (AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. X	<u>X</u> ⁽¹⁾	<u>-x</u>	<u>/xx</u>	<u>XXX</u> ^(2, 3)	Exa	amples:
Device Pinout	 Tape and Reel	l Temperature Range	Package	Variant	a) b)	93LC56B-I/SN15KVAO: 2-Kbit, 128x16, 2.5V Serial EEPROM, Automotive Grade 3, SOIC package 93LC56CT-I/SN15KVAO: 2-Kbit, 256x8 or
Device:	93AA56B = 2-Kbi 93AA56C = 2-Kbi 93LC56A = 2-Kbi 93LC56B = 2-Kbi 93LC56C = 2-Kbi 93LC56C = 2-Kbi 93C56A = 2-Kb	t 1.8V Microwire Set t 1.8V Microwire Set t 1.8V Microwire Set 2.5V Microwire Set 2.5V Microwire Set t 2.5V Microwire Set t 5.0V Microwire S tt 5.0V Microwire Set t 5.0V Microwire S	erial EEPROI erial EEPROI erial EEPROI erial EEPROI erial EEPROI erial EEPRO erial EEPRO	M M w/ORG M M w/ORG M M	b) c) d) e)	128x16, 2.5V Serial EEPROM, Automotive Grade 3, Tape and Reel, SOIC package 93LC56AT-I/SN15KVAO: 2-Kbit, 256x8, 2.5V Serial EEPROM, Automotive Grade 3, Tape and Reel, SOIC package 93LC56BT-I/SN15KVAO: 2-Kbit, 128x16, 2.5V Serial EEPROM, Automotive Grade 3, Tape and Reel, SOIC package 93LC56CT-E/SN15KVAO: 2-Kbit, 256x8 or 128x16, 2.5V Serial EEPROM, Automotive
Pinout: Tape and Reel ⁽¹⁾ :	Blank = Sta	ndard pinout ndard packaging e and Reel ⁽¹⁾			a)	Grade 1, Tape and Reel, SOIC package 93C56AT-E/SN15KVAO: 2-Kbit, 256x8, 5.0V Serial EEPROM, Automotive Grade 1, Tape and Reel, SOIC package
Temperature Range:		°C to +85°C (AEC °C to +125°C (AEC			Note	e 1: Tape and Reel identifier only appears the catalog part number description. Th identifier is used for ordering purposes ar is not printed on the device packag Check with your Microchip Sales Office f package availability with the Tape ar
Package:	SN = Pla $8-le$ $OT = Pla$ $(SC$ $ST = Pla$	stic Micro Small Ou stic Small Outline - ad (SOIC) stic Small Outline ⁻ JT-23) (Tape and R stic Thin Shrink Sn ad (TSSOP)	· Narrow, 3.90 Transistor - 6· teel only)) mm, ´ -lead		 Reel option. 2: The VAO/VXX automotive variants have been designed, manufactured, tested ar qualified in accordance with AEC-Q10 requirements for automotive applications 3: For customers requesting a PPAP, customer- specific part number will b generated and provided. A PPAP is n
Variant ^(2, 3) :		ard Automotive, 15 mer-Specific Autom		rocess		provided for VAO part numbers.

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSE-QUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2003-2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-2353-3

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/support Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

DS20001794J-page 42

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733 China - Beijing

Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

Italy - Padova

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820