## MAX14001/MAX14002

## Configurable, Isolated 10-bit ADCs for Multi-Range Binary Inputs

## Benefits and Features

- Enables Robust Detection of Binary Inputs
- Programmable Input Bias Current Rejects Line Noise
- $3.75 \mathrm{kV} \mathrm{V}_{\mathrm{RMS}}$ of Isolation for 60 Seconds
- 5.5 mm of Creepage and Clearance
- Group II CTI Package Material
- Reduces BOM and Board Space Through High Integration
- 10-bit, 10ksps ADC
- Binary Threshold Comparators
- Control Circuit for Driving a Depletion Mode FET
- Isolation for Both Data and DC-DC Supply
- 20-SSOP Package
- Increases Equipment "Up Time" and Simplifies System Maintenance
- Enables Field-Side Diagnostics
- Automatic Self-Diagnostics
- Provides Unparalleled Flexibility
- Programmable Upper and Lower Input Thresholds
- Programmable Inrush Current Activation Threshold, Magnitude, and Duration
- Daisy-Chainable SPI Interface


## Applications

- High-Voltage Binary Input (12V-300V)
- Distribution Automation
- Substation Automation
- Industrial Control, Multi-Range, Digital Input Modules with Individually Isolated Inputs


## Safety Regulatory Approvals

- UL According to UL1577


## Ordering Information appears at end of data sheet.

## Absolute Maximum Ratings

| $V_{\text {DDL }}$ to GNDL |  |
| :---: | :---: |
| $V_{D D}$ to GNDL .......................................................-0.3V to +6 V Logic-Side Inputs ( $\overline{C S}, ~ S C L K, ~ S D I, ~ F A U L T) ~ t o ~ G N D L ~$ |  |
|  |  |
|  | V |
| Logic-Side Outputs (SDO, COUT) |  |
| $\mathrm{V}_{\text {REFIN }}, \mathrm{V}_{\text {AIN }}$ to AGND | -0.3 V to +2 V |
| AGND to GNDF | -0.3V to +0.3 V |
| GATE to GNDF | -0.3V to +4V |
| IFET to GNDF | -0.3 V to +12 V |
| SET to GNDF | -0.3V to +2V |


| DF |  |
| :---: | :---: |
|  |  |
|  |  |
| Continuous Power Dissipation ( $\left.\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$ |  |
| 20-pin SSOP |  |
| Operating Temperature Range ....................... $40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Junction Temperature............................................... $150^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range ......................... $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Lead Temperature (soldering, 10s) .............................. $+300^{\circ} \mathrm{C}$ |  |
| Soldering Temperature (reflow).................................. 260 |  |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Thermal Characteristics (Note 1)

20-pin SSOP
Junction-to-Ambient Thermal Resistance ( $\theta_{\mathrm{JA}}$ ) .......... $84^{\circ} \mathrm{C} / \mathrm{W}$
Junction-to-Case Thermal Resistance ( $\theta_{\mathrm{JC}}$ )............... $32^{\circ} \mathrm{C} / \mathrm{W}$
Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{DDL}}-\mathrm{V}_{\mathrm{GNDL}}=1.71 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{GNDL}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{ISET}}=120 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GNDF}}=\mathrm{V}_{\mathrm{GNDL}}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ with $\left.\mathrm{V}_{\mathrm{DDL}}=\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{R}_{\text {ISET }}=120 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{GNDF}}=\mathrm{V}_{\mathrm{GNDL}}.\right)($ Notes 2, 3)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |  |  |  |
| Logic Power Supply | $V_{\text {DDL }}$ |  | 1.71 |  | 5.5 | V |
| Logic Supply Current | IDDL | $\mathrm{V}_{\mathrm{DDL}}=3.3 \mathrm{~V}$, no load, $\overline{\mathrm{CS}}=$ high |  | 0.7 | 1.5 | mA |
| Isolated DC-DC Power Supply Input Voltage | $V_{D D}$ |  | 3.0 | 3.3 | 3.6 | V |
| Isolated DC-DC Supply Input Current | IDD | $V_{D D}=3.3 \mathrm{~V}$ |  | 4.8 | 8 | mA |
| Logic Power-Up Delay |  |  |  |  | 0.2 | ms |
| Field Power-Up Delay |  | $\mathrm{C}_{\text {VDDF }}=0.1 \mu \mathrm{~F}$ |  |  | 1 | ms |
| Field Power Supply | $\mathrm{V}_{\text {DDF }}$ | $\mathrm{C}_{\text {VDDF }}=0.1 \mu \mathrm{~F}$, unregulated output voltage | 2.5 | 3.0 | 3.5 | V |
| Gate Charge Pump Voltage | $V_{\text {GATE }}$ | $1 \mu \mathrm{~A}$ pull-down | 3 | 3.6 | 4 | V |
| Logic-Side Undervoltage Lockout Threshold | V UVLOL | $\mathrm{V}_{\mathrm{DD}} \geq 3 \mathrm{~V}$ | 1.5 | 1.6 | 1.66 | V |
|  | V UVLOD | $\mathrm{V}_{\mathrm{DDL}} \geq 1.71 \mathrm{~V}$ | 2.69 | 2.82 | 2.95 | V |
| Logic-Side Undervoltage Lockout Threshold Hysteresis | VUVLHYST |  |  | 50 |  | mV |
|  | VUVDHYST |  |  | 100 |  | mV |
| Field-Side Undervoltage Lockout Threshold | VuVLof | (Note 4) | 1.95 | 2.1 | 2.25 | V |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DDL}}-\mathrm{V}_{\mathrm{GNDL}}=1.71 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{GNDL}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{ISET}}=120 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GNDF}}=\mathrm{V}_{\mathrm{GNDL}}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ with $\left.\mathrm{V}_{\mathrm{DDL}}=\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{R}_{\text {ISET }}=120 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{GNDF}}=\mathrm{V}_{\mathrm{GNDL}}.\right)($ Notes 2, 3)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field-Side Undervoltage Lockout Threshold Hysteresis | VUVFHYST |  |  | 100 |  | mV |
| PROTECTION |  |  |  |  |  |  |
| ESD |  | Any pin to GNDL or GNDF inclusive |  | $\pm 2$ |  | kV |
| EFT (Burst) |  | System-level requirement IEC 61000-4-4 common mode (Note 5) |  | 3 |  | kV |
| DYNAMIC |  |  |  |  |  |  |
| Common-Mode Transient Immunity | CMTI | (Note 6) |  | 50 |  | kV/ $\mu \mathrm{s}$ |
| ADC AND COMPARATOR |  |  |  |  |  |  |
| Input Voltage Range | $\mathrm{V}_{\text {AIN }}$ | Nominal measurement range | 0 |  | $\mathrm{V}_{\text {REFIN }}$ <br> (1.25) | V |
| Reference Input Range | $\mathrm{V}_{\text {REFIN }}$ |  | 1.15 | 1.25 | 1.35 | V |
| ADC Resolution |  |  | 10 |  |  | Bits |
| Gain Error | GE | $\mathrm{V}_{\mathrm{IN}}=98 \% \mathrm{~V}_{\text {REF }}$, excluding offset error and reference errors | -0.55 |  | +0.55 | \% |
| Offset Error | OE | $\mathrm{V}_{\text {IN }}=2 \% \mathrm{~V}_{\text {REF }}$, offset calculated | -0.2 |  | +0.2 | \%FS |
| Differential Nonlinearity | DNL |  |  |  | $\pm 1$ | LSB |
| Integral Nonlinearity | INL | Included in the gain + offset window |  |  | $\pm 1$ | LSB |
| Input Leakage Current | IILR | $\mathrm{V}_{\text {AIN }}=1.25 \mathrm{~V}$ | -200 |  | +200 | nA |
| Throughput |  |  | 8 | 10 | 12 | ksps |
| Latency (No Filtering) |  | AIN step input to COUT transition (Notes 4, 7) | 12 |  | 150 | $\mu \mathrm{s}$ |
| Latency (2 Readings) |  | AIN step input to COUT transition (Notes 4, 7) | 92 |  | 270 | $\mu \mathrm{s}$ |
| Latency (4 Readings) |  | AIN step input to COUT transition (Notes 4, 7) | 180 |  | 510 | $\mu \mathrm{s}$ |
| Latency (8 Readings) |  | AIN step input to COUT transition (Notes 4, 7) | 340 |  | 990 | $\mu \mathrm{s}$ |
| INTERNAL VOLTAGE REFERENCE |  |  |  |  |  |  |
| Nominal Output Voltage |  |  |  | 1.25 |  | V |
| Output Voltage Accuracy |  | Over the entire temperature range | -5 |  | +5 | \% |
| Output Voltage <br> Temperature Drift | Tcrout |  |  | 50 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| EXTERNAL VOLTAGE REFERENCE |  |  |  |  |  |  |
| Reference Voltage |  |  | 1.15 | 1.25 | 1.35 | V |
| Available Bias Current |  | When powered from $\mathrm{V}_{\text {DDF }}$ (series) or REFIN (shunt) | 70 |  |  | $\mu \mathrm{A}$ |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DDL}}-\mathrm{V}_{\mathrm{GNDL}}=1.71 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{GNDL}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{ISET}}=120 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GNDF}}=\mathrm{V}_{\mathrm{GNDL}}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ with $\left.\mathrm{V}_{\mathrm{DDL}}=\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{R}_{\text {ISET }}=120 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{GNDF}}=\mathrm{V}_{\mathrm{GNDL}}.\right)($ Notes 2, 3)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIAS CURRENT DAC |  |  |  |  |  |  |
| Full-Scale Current |  | Excludes $\mathrm{R}_{\text {ISET }}$ errors | 3.375 | 3.75 | 4.125 | mA |
| Resolution |  |  |  | 0.25 |  | mA |
| Offset Error |  | IBIAS[3:0] = 0 (see CFG register) |  | 50 | 100 | $\mu \mathrm{A}$ |
| Integral Nonlinearity | INL |  |  | 0.25 |  | LSB |
| INRUSH CURRENT DAC |  |  |  |  |  |  |
| Full-Scale Current |  | Excludes $\mathrm{R}_{\text {ISET }}$ errors | 94.5 | 105 | 115.5 | mA |
| Resolution |  |  |  | 7 |  | mA |
| Offset |  | IINR[3:0] = 0 (see INRP register) |  | 50 | 100 | $\mu \mathrm{A}$ |
| Integral Nonlinearity | INL |  |  | 0.25 |  | LSB |
| Inrush Current |  | MAX14002 only. Excludes RISET errors | 44.1 | 49 | 53.9 | mA |
| INRUSH TIMER |  |  |  |  |  |  |
| Range |  | Nominal | 0 |  | 120 | ms |
| Resolution |  | Programmed by TINR[3:0] (see INRP register) |  | 8 |  | ms |
| Error |  |  | -20 |  | +20 | \% |
| Maximum Duty Cycle |  | DU1 = 0, DU0 = 1 (see INRP register) |  | 1.6 |  | \% |
|  |  | DU1 = 1, DU0 = 0 (see INRP register) |  | 3.1 |  |  |
|  |  | DU1 = 1, DU0 = 1 (see INRP register) |  | 6.3 |  |  |
| Inrush Duration |  | MAX14002 only | 38.4 | 48 | 57.6 | ms |
| INRUSH COMPARATOR |  |  |  |  |  |  |
| Range |  |  | 0 |  | ADC FS | V |
| Resolution |  |  | 10 |  |  | Bits |
| Latency (No Filtering) |  | From input voltage $=$ INRT until IINR $=50 \%$ of set value (Notes 4, 7) | 22 |  | 160 | $\mu \mathrm{s}$ |
| Latency (2 Readings) |  | From input voltage $=$ INRT until IINR $=50 \%$ of set value (Notes 4, 7) | 102 |  | 280 | $\mu \mathrm{s}$ |
| Latency (4 Readings) |  | From input voltage $=$ INRT until IINR $=50 \%$ of set value (Notes 4, 7) | 192 |  | 520 | $\mu \mathrm{s}$ |
| Latency (8 Readings) |  | From input voltage $=$ INRT until IINR $=50 \%$ of set value (Notes 4, 7) | 356 |  | 1000 | $\mu \mathrm{s}$ |
| LOGIC I/O LEVELS |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | SCLK, SDI, $\overline{\mathrm{CS}}$ | $0.7 \times \mathrm{V}_{\text {D }}$ |  |  | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | SCLK, SDI, $\overline{C S}$ | $0.3 \times \mathrm{V}_{\text {DDL }}$ |  |  | V |
| Input Hysteresis | $\mathrm{V}_{\text {HYST }}$ | SCLK, SDI, $\overline{C S}$ | $\begin{aligned} & 0.05 \mathrm{x} \\ & \mathrm{~V}_{\mathrm{DDL}} \end{aligned}$ |  |  | V |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DDL}}-\mathrm{V}_{\mathrm{GNDL}}=1.71 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{GNDL}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{ISET}}=120 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GNDF}}=\mathrm{V}_{\mathrm{GNDL}}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ with $\left.\mathrm{V}_{\mathrm{DDL}}=\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{R}_{\text {ISET }}=120 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{GNDF}}=\mathrm{V}_{\mathrm{GNDL}}.\right)($ Notes 2, 3)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | SDO, COUT, sourcing 4mA | $\mathrm{V}_{\text {DDL }} 0.4$ |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | SDO, COUT, FAULT, sinking 4mA |  |  | 0.4 | V |
| Output High-Impedance Leakage Current | ${ }^{\text {l }} \mathrm{OL}$ | SDO, FAULT | -1 |  | +1 | $\mu \mathrm{A}$ |
| Input Leakage Current | IIL | SCLK, SDI, $\overline{C S}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{ClN}_{\text {N }}$ | SCLK, SDI, $\overline{\mathrm{CS}}, \mathrm{f}=1 \mathrm{MHz}$ |  | 2 |  | pF |
| SPI TIMING CHARACTERISTICS |  |  |  |  |  |  |
| SCLK Clock Frequency | fSCLK | Single device |  |  | 5 | MHz |
| SCLK Clock Period | tsCLK | Single device | 200 |  |  | ns |
| SCLK Pulse-Width High | tsCLKH | Single device | 80 |  |  | ns |
| SCLK Pulse-Width Low | tsCLKL | Single device | 80 |  |  | ns |
| $\overline{\mathrm{CS}}$ Fall-to-SCLK Rise Time | ${ }^{\text {t CS }}$ (lead) |  | 80 |  |  | ns |
| SCLK Fall-to- $\overline{C S}$ Rise Time | ${ }^{\text {t CS }}$ (lag) |  | 80 |  |  | ns |
| SDI Hold Time | $t_{\text {DINH }}$ |  | 40 |  |  | ns |
| SDI Setup Time | t ${ }^{\text {dinsu }}$ |  | 40 |  |  | ns |
| SDO Enable Time ( $\overline{\mathrm{CS}}$ Falling to SDO Valid) | tDOUT(en) | $C_{L}=50 \mathrm{pF}$ | 40 |  |  | ns |
| SDO Disable Time ( $\overline{\mathrm{CS}}$ Rising to SDO ThreeState) | ${ }^{\text {t }}$ DOUT(dis) | $C_{L}=50 \mathrm{pF}$ | 40 |  |  | ns |
| Output Data Propagation Delay | too | $C_{L}=50 \mathrm{pF}$. SCLK falling-edge to SDO valid |  |  | 50 | ns |
| Write-Command to Field Implementation Delay | $t_{\text {FID }}$ | From $\overline{\mathrm{CS}}$ de-assertion until field-side registers are loaded |  |  | 165 | ns |
| Inter-Access Gap | ${ }_{\text {IIAG }}$ | Minimum time $\overline{\mathrm{CS}}$ must be de-asserted between commands | 920 |  |  | ns |

Note 2: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Specifications for all temperature limits are guaranteed by design.
Note 3: All currents into the device are positive; all currents out of the device are negative. All voltages are referenced to their respective ground (GNDL or GNDF), unless otherwise noted.
Note 4: Guaranteed by characterization; not production tested.
Note 5: EFT voltage according to IEC 61004-4 is tested through direct coupling to the generator.
Note 6: CMTI is the maximum sustainable common-mode voltage slew rate while maintaining the correct output states. CMTI applies to both rising and falling common-mode voltage edges. Tested with the transient generator connected between GNDF and GNDL ( $\mathrm{V}_{\mathrm{CM}}=1000 \mathrm{~V}$ ).
Note 7: Latency numbers are based on the following condition: a full-scale step is applied at the ADC input and THU is set to mid-scale value ( $0 \times 1 \mathrm{ff}$ ). Latency is the delay from the step at the ADC input to the digital comparator output.

## Insulation Characteristics

| PARAMETER | SYMBOL | CONDITIONS | VALUE | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Partial Discharge Test Voltage | $V_{\text {PR }}$ | Method B1 $=\mathrm{V}_{\text {IORM }} \times 1.875$ ( $\mathrm{t}=1 \mathrm{~s}$, partial discharge < 5pC) | 1050 | $V_{P}$ |
| Maximum Repetitive Peak Isolation Voltage | V IORM | (Note 8) | 560 | $V_{P}$ |
| Maximum Working Isolation Voltage | VIOWM | Continuous RMS voltage (Note 8) | 400 | $\mathrm{V}_{\text {RMS }}$ |
| Maximum Transient Isolation Voltage | V ${ }_{\text {IOtM }}$ | $\mathrm{t}=1 \mathrm{~s}$ | 6300 | $V_{P}$ |
| Maximum Withstand Isolation Voltage | VISO | $\mathrm{t}=60 \mathrm{~s}, \mathrm{f}=60 \mathrm{~Hz}$ (Notes 8, 9) | 3.75 | $\mathrm{kV}_{\text {RMS }}$ |
| Maximum Surge Isolation Voltage | VIOSM | Basic Insulation, 1.2/50 $\mu$ s surge pulse per IEC 61000-4-5 | 7.5 | kV |
| Insulation Resistance Logic-to-Field | $\mathrm{R}_{\mathrm{S}}$ | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IO}}=500 \mathrm{~V}$ | >109 | $\Omega$ |
| Barrier Capacitance Logic-to-Field | ClO | $\mathrm{f}=1 \mathrm{MHz}$ (Note 10) | 10 | pF |
| Minimum Creepage Distance | CPG | SSOP | 5.5 | mm |
| Minimum Clearance Distance | CLR | SSOP | 5.5 | mm |
| Internal Clearance |  | Distance through insulation | 0.015 | mm |
| Comparative Tracking Resistance Index | CTI | Material Group II (IEC 60112) | >400 |  |
| Climatic Category |  |  | 40/125/21 |  |
| Pollution Degree (DIN VDE 0110, Table 1) |  |  | 2 |  |

Note 8: $\mathrm{V}_{\text {ISO }}$, $\mathrm{V}_{\text {IOWM }}$ and $\mathrm{V}_{\text {IORM }}$ are defined by the IEC 60747-5-5 standard.
Note 9: Product is qualified $\mathrm{V}_{\text {ISO }}$ for 60 seconds. $100 \%$ production tested at $120 \%$ of $\mathrm{V}_{\text {ISO }}$ for 1 s .
Note 10: Capacitance is measured with all pins on field-side and logic-side tied together.

## Safety Regulatory Approvals

| UL |
| :--- | :--- |
| The MAX14001/MAX14002 are certified under UL1577. For more details, refer to File E351759. |
| Rated up to $3750 \mathrm{~V}_{\text {RMS }}$ isolation voltage for basic insulation. |

## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{DDL}}=\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{R}_{\text {ISET }}=120 \mathrm{k} \Omega\right.$, isolated GNDF and GNDL, high-voltage FET is IXTY08N100D2, with $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.)


## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DDL}}=\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{R}_{\text {ISET }}=120 \mathrm{k} \Omega\right.$, isolated GNDF and GNDL, high-voltage FET is IXTY08N100D2, with $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.)



$1 \mathrm{~ms} / \mathrm{div}$

$1 \mathrm{~ms} / \mathrm{div}$

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DDL}}=\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{R}_{\text {ISET }}=120 \mathrm{k} \Omega\right.$, isolated GNDF and GNDL, high-voltage FET is IXTY08N100D2, with $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.)

$400 \mu \mathrm{~s} / \mathrm{div}$

COUT CHANGE ON RISING EDGE

$100 \mu \mathrm{~s} / \mathrm{div}$




## Pin Configuration



## Pin Description

| PIN | NAME | REFERENCE | FUNCTION |
| :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |
| 20 | $V_{\text {DDL }}$ | GNDL | Power Input for the Logic-Side of the MAX14001/MAX14002. Bypass with $10 \mu \mathrm{~F} \\| \mid 1000 \mathrm{pF}$ capacitors to GNDL. |
| 12 | $V_{\text {DD }}$ | GNDL | Power Input for the Isolated DC-DC Converter. The DC-DC converter powers the field-side of the MAX14001/MAX14002. Bypass with $10 \mu \mathrm{~F}\|\mid 1000 \mathrm{pF}$ capacitors to GNDL. |
| 11, 19 | GNDL | - | Power and Signal Ground for All Logic-Side Pins. |
| 9 | $V_{\text {DDF }}$ | GNDF | Unregulated Output of the DC-DC Converter. Bypass to GNDF with $0.1 \mu$ F\\|1000pF capacitors. The 1000 pF capacitor should be placed as close to the pin as possible. |
| 8 | GATE | GNDF | Bias Voltage for the Gate of the External Depletion Mode FET. Connect a $0.01 \mu \mathrm{~F}$ capacitor from GATE to GNDF. |
| 2, 10 | GNDF | - | Field-side ground for everything except the ADC front-end and voltage reference. |
| ANALOG |  |  |  |
| 1 | ISET | GNDF | Connect a $120 \mathrm{k} \Omega$ Resistor From ISET to GNDF. This generates a reference current used to establish the correct bias and inrush currents. Parasitic capacitance on this pin should not exceed 10 pF . |
| 7 | IFET | GNDF | Current Sink Input for Inrush and Bias Current. This pin is buffered from high voltage by connecting it to the source of the external high-voltage FET. Connect a 1000 pF capacitor from IFET to GNDF. |
| 3 | AIN | AGND | Analog Input. The ADC measures the voltage on this pin with respect to AGND. |
| 4 | AGND | - | Analog Ground Reference for AIN and REFIN |
| 5 | REFIN | AGND | Optional External Voltage Reference Input (Nominally 1.25V). When an external reference is used, connect a $0.1 \mu \mathrm{~F}$ bypass capacitor from REFIN to AGND. When an internal reference is used, connect REFIN directly to AGND. |
| 6 | IC | GNDF | Internally Connected. Connect to GNDF. |

## Pin Description (continued)

| PIN | NAME | REFERENCE | FUNCTION |
| :---: | :---: | :---: | :--- |
| DIGITAL | $\overline{\text { FAULT }}$ | GNDL | Open-Drain Output That Asserts Low During a Number of Different Error <br> Conditions. The cause of the error is latched in the FLAGS register. See Diagnostic <br> and Fault Reporting Features for details on clearing FAULT. |
| 18 | COUT | GNDL | Digital Comparator Output. COUT is high when AIN is above the upper threshold <br> (THU) and low when AIN is below the lower threshold (THL). |
| 17 | $\overline{\text { CS }}$ | GNDL | Chip Select for SPI Interface. Assert low to enable SPI functions and SDO. SDO is <br> high impedance when CS is high. |
| 16 | SCLK | GNDL | Serial Clock for SPI Interface |
| 15 | SDI | GNDL | Serial Data Input for SPI Interface (MOSI) |
| 14 | SDO | GNDL | Serial Data Out for SPI Interface (MISO) |
| 13 |  |  |  |

## Functional Diagram



## Configurable, Isolated 10-bit ADCs for Multi-Range Binary Inputs

## Detailed Description

The MAX14001/MAX14002 are 10-bit ADCs with a 3.75 kV RMS isolated SPI interface. Additional features include a programmable magnitude comparator, programmable inrush current for cleaning relay contacts, and programmable input bias current to optimize power dissipation while reducing capacitively coupled input noise. The ADC and all field-side circuits are powered by an integrated, isolated, DC-DC converter that allows field-side functionality to be verified even when there is no input signal or other field-side supply. This makes the MAX14001/MAX14002 ideally suited for high density, multi-range, individually isolated, binary input modules.

## ADC

The devices' ADC employs a 10-bit SAR architecture with a nominal sampling rate of 10 ksps , and has an input voltage range of 0 V to +1.25 V with respect to AGND. After power-up, the ADC runs continually at the nominal sampling rate. The 10-bit unfiltered ADC reading and filtered ADC reading are both available via the SPI interface. Filtering averages the most recent 2,4 , or 8 readings depending on the value of the FT[1:0] bits in the CFG register. A binary comparator responds within $150 \mu$ s to changes in input
voltage by continually comparing the latest ADC reading to the programmed thresholds (refer to the EC table for response times when using the ADC filter). When the latest ADC reading is higher than the upper threshold (THU), the comparator's output pin (COUT) is high and when it is lower than the lower threshold (THL), the comparator's output pin (COUT) is low.

## Internal/External Voltage Reference Configuration

The MAX14001/MAX14002 feature both internal and external voltage reference capability. The 1.25 V internal reference has a maximum error of $\pm 5 \%$ over the entire operating temperature range. If higher accuracy is required, an external reference may be used. The external reference may be either series or shunt, but must not draw more than $70 \mu \mathrm{~A}$ of supply current. Series references must be powered from $V_{\text {DDF }}$ while shunt references are powered from an internal $70 \mu \mathrm{~A}$ current source that is connected to the REFIN pin. Internal/external voltage reference mode is selected using the SPI interface to program the CFG register. Refer to Table 1 for the CFG register configuration, Figure 1 for shunt reference hardware connection, and Figure 2 for series reference hardware connection.


Figure 2. Series Voltage Reference Connection

## Table 1. Voltage Reference Register Configuration

| REFERENCE <br> CONFIGURATION | CFG:EXRF | CFG:EXTI | CONNECTION |
| :--- | :---: | :---: | :--- |
| Internal Reference | 0 | 0 | Connect REFIN directly to AGND. |
| External Series Reference | 1 | 0 | Series reference is supplied by VDDF. Output is connected to the REFIN <br> pin. Bypass REFIN to AGND with a 0.1 $\mu \mathrm{F}$ capacitor. |
| External Shunt Reference | 1 | 1 | Internal current source is turned on. Shunt reference is connected <br> between REFIN and AGND. Bypass REFIN to AGND with a 0.1 $\mu \mathrm{F}$ <br> capacitor. |

## ADC Error

The uncalibrated error of the ADC lies within the window shown in the Figure 3 ADC Error Window. The boundaries of the box are defined by the offset and gain error from the EC table and include INL errors as well as drift over temperature. The upper-boundary is set by the most positive offset combined with the most positive gain error. Conversely, the lower-boundary is set by the most negative offset combined with the most negative gain error.

$$
\mathrm{ERROR}_{\mathrm{MAX}}=\mathrm{OE} \times \mathrm{FS}+\mathrm{V}_{\mathrm{IN}} \times \mathrm{GE}
$$

Where OE is the offset error in \%FS, FS is the full scale voltage, $\mathrm{V}_{I N}$ is the input voltage being measured, and GE is the gain error in \%.
If a resistor-divider is used in front of the ADC, FS and $\mathrm{V}_{\mathrm{IN}}$ can be the voltages at the input of the divider. For total system error, the resistive-divider error and the error of the voltage reference in percent are added to the gain error of the ADC.

$$
\begin{aligned}
& \text { SYSTEM ERROR } M A X=O E \times F S+V_{I N} \times \\
& \left(G E+\text { ERROR }_{R}+\text { ERROR }_{\text {VREF }}\right)
\end{aligned}
$$

Where OE is the offset error in \%FS, FS is the full scale voltage, $\mathrm{V}_{\mathrm{IN}}$ is the input voltage being measured, $G E$ is the gain error in \%, ERROR $R$ is the resistive-divider error in \%, and ERRORVREF is the voltage reference error in \%.
For example, assume:

- All errors specs are symmetrical.
- |Maximum Positive Error| = |Maximum Negative Error|
- The input resistive-divider is made of $1 \%$ resistors and divides the binary voltage by a nominal factor of 240.
- Maximum resistive-divider error $E_{R R O R}^{R}=2 \%$


Figure 3. ADC Error Window (Excludes VREF Error)

- A nominal 1.25 V reference with an error of $5 \%$
- Full-scale input voltage $\mathrm{F}_{S}=1.25 \mathrm{~V} \times 240=300$
- ERRORVREF $=5 \%$
- ADC offset error OE = 0.3\%
- ADC gain error $\mathrm{GE}=0.3 \%$
- Input voltage $\mathrm{V}_{I N}=200 \mathrm{~V}$

$$
\begin{gathered}
\text { SYSTEM ERROR }{ }_{\text {MAX }}=0.3 \% \times 300 \mathrm{~V}+ \\
\text { VIN }^{\text {P }(0.3 \%+2 \%+5 \%)}
\end{gathered}
$$

When $\mathrm{V}_{\text {IN }}=200 \mathrm{~V}$, the maximum error is 15.5 V .
If the comparator threshold is set at 200 V (ADC reading of decimal 682), the comparator could trip with a voltage as low as 184.5 V or as high as 215.5 V . Conversely, if the ADC is to read 682, the nominal input voltage would be 200 V , but the actual voltage could be as high a 215.5 V or as low as 184.5 V .

## Configurable, Isolated 10-bit ADCs for Multi-Range Binary Inputs

## High-Voltage FET Current Control

The devices control a high-voltage depletion mode FET that can be used to sink inrush current for cleaning relay contacts while contacts are closing, or a smaller bias current for input noise suppression while contacts are open. When the inrush pulse is finished, the FET current is reduced to the bias level, lowering power dissipation in the FET while still providing an input load. Inrush current is fixed in the MAX14002 (49mA for 48ms) but is configurable in the MAX14001. The MAX14001's inrush current magnitude and duration are both programmable: the magnitude ranges from $50 \mu \mathrm{~A}$ to 105 mA in 7 mA increments, and the duration ranges from 0 ms to 120 ms in 8 ms increments. Bias current is adjustable in both the MAX14001 and MAX14002, and ranges from 50uA to 3.75 mA in 0.25 mA increments.

The MAX14001's inrush pulse can be initiated in one of two ways: voltage triggered inrush mode based on the ADC reading or FAST inrush mode based on the highvoltage FET current level. In voltage triggered inrush mode (FAST bit in the CFG register $=0$ ), the pulse is initiated when the ADC reading equals or exceeds the programmed trigger threshold in the INRT register. Once an inrush pulse has been triggered, the ADC reading must drop below the re-arm threshold in the INRR register before another inrush pulse can be triggered. In FAST mode (FAST bit in the CFG register = 1), the inrush pulse starts as soon as the input signal is able to supply the inrush current. Re-arming occurs when the input no longer supplies enough current to the high-voltage FET (either inrush or bias current depending on the present mode). The MAX14002 operates in FAST mode only.


Figure 4. Voltage Triggered Inrush Mode

Figure 4 and Figure 5 illustrate the two methods for triggering a pulse of inrush current.

## Voltage Mode

A) The high-voltage FET is trying to sink bias current, but cannot because the input signal is not supplying enough current.
B) When the input voltage increases to the inrush trigger threshold (INRT), the FET current is increased to the inrush level and the inrush timer is started.
C) Contact bounce causes the input voltage to drop below the inrush reset threshold (INRR). The FET current is reduced to the bias level and the inrush timer is reset.
D) The input voltage again rises to the inrush trigger threshold. The FET current is increased to the inrush level and the inrush timer is started.
E) The inrush timer expires and the FET current is reduced to the bias level.
F) The input voltage drops below the inrush re-arm threshold (INRR). The inrush timer is reset and prepared to deliver the next inrush pulse. The FET current remains at the bias level.
G) The noise pulse is fully clamped at the turn-on voltage of the FET circuit.
H) Higher energy noise pulse that is partially clamped by the bias current. Noise current exceeds the bias current so the voltage rises above the turn-on voltage of the FET circuit.


Figure 5. FAST Inrush Mode

## Configurable, Isolated 10-bit ADCs for Multi-Range Binary Inputs

## FAST Mode

1) The high-voltage FET is trying to sink the inrush current, but cannot because the input signal is not supplying enough current. Since the current level cannot be met, the FET current is set to the inrush level, and the inrush timer is reset.
2) The input voltage increases and supplies enough current for the inrush pulse. The inrush timer is started.
3) The inrush timer expires and the FET current is reduced to the bias level.
4) The input voltage drops and can no longer supply the bias current. The inrush timer is reset and the FET current is set to the inrush level.
5) Contact bounce raises the input voltage and supplies enough current for an inrush pulse. The inrush timer is started.
6) The input voltage drops and can no longer supply the inrush current. The inrush timer is reset and the FET current remains the inrush level.
7) The noise pulse is fully clamped at the turn-on voltage of the FET circuit.
8) Higher energy noise pulse is fully clamped by the inrush current. Noise current exceeds the bias current, but since the FET is trying to sink the larger input current, the input current rises and the voltage remains clamped at the turn-on voltage of the FET circuit.

## Repetitive Inrush Pulse Limiting (MAX14001 Only)

The MAX14001 can limit repetitive inrush pulses to prevent overheating from abnormal input signals that would otherwise trigger a continuous stream of inrush pulses. When the pulse limiting function is enabled, the MAX14001 monitors the percentage of time that the inrush current is flowing. When it exceeds the duty cycle threshold over the last 10 seconds, additional inrush pulses are disabled for the next 10 seconds. When the pulse limiting is triggered, the INRD bit in the FLAGS register is set and FAULT is asserted if the EINRD bit in the FLTEN register is set. The pulse limiting function can be turned off or the pulse duty cycle can be set to $1.6 \%$, $3.1 \%$, or $6.3 \%$ using the DU[1:0] bits in the INRP register. The MAX14002 does not provide a repetitive inrush pulse limiting feature.

## Diagnostic and Fault Reporting Features

The MAX14001/MAX14002 continuously monitor seven possible fault conditions, and a hardware alert is provided via the open drain FAULT pin, which asserts low when an enabled fault is detected. The possible faults are: ADC
functionality error, repetitive inrush pulses being triggered, SPI framing error, loss of internal isolated data stream, CRC errors from internal communication, high-voltage FET failure, and corrupted memory error.
The bits in the FLTEN register determine how the FAULT output responds to the seven error conditions, and the FAULT output is asserted if the corresponding bit is enabled in the FLTEN register. If the FLTEN register bit DYEN $=0$, FAULT operates as a latched output and remains asserted until the FLAGS register is cleared but if the bit DYEN $=1$, FAULT operates as a dynamic output and de-asserts when the faults are no longer detected even though bits in the FLAGS register remain set.
If the corresponding bit in the FLTEN register is not set, when an error is flagged, FAULT will not be asserted, but the bit in the FLAGS register will still be latched and remain set until the register is read, which automatically clears all bits in the FLAGS register. Note that if a fault condition still exists when the register is read, the cleared fault bit will immediately be set again.
In a typical application, FAULT triggers an interrupt routine in the microcontroller or FPGA, which will read the FLAGS register to determine the cause of the interrupt.

## Diagnostic Conditions

The diagnostic features implemented on the MAX14001/ MAX14002 can be summarized as follows:

1) ADC Functionality Error: ADC functionality is checked by looking for changes in the ADC output. To ensure that a change should have occurred, a special test measurement is made while injecting a small current at the input of the ADC. This special measurement used for ADC functionality verification is interleaved between normal measurements and does not affect the ADC sampling time. If the ADC reading does not change, an ADC functional failure is declared and bit ADC (bit 1) in the FLAGS register is set.
2) Repetitive Inrush Pulses: If the repetitive inrush pulse limiting feature of the MAX14001 is turned on, and pulse limiting is triggered, bit INRD (bit 2) in the FLAGS register is set. See Repetitive Inrush Pulse Limiting (MAX14001 Only) for details on inrush pulse limiting.
3) SPI Framing Error: After $\overline{\mathrm{CS}}$ transitions from low to high, if the number of bits clocked in while $\overline{\mathrm{CS}}$ was low is not an integer multiple of 16 , an SPI framing error is declared and bit SPI (bit 3) in the FLAGS register is set. The instruction in the SPI shift register is not decoded and no register value is changed.
4) Loss of Data Stream: The field-side sends ADC
data across the isolation barrier to the logic-side every $100 \mu \mathrm{~s}$, except for the startup period. If the periodic field-side data is not received, a loss of data stream fault is declared and bit COM (bit 4) in the FLAGS register is set. It is possible to recover from a loss of data stream fault by asserting a hard reset through the ACT register, which will return all of the registers to their default state, thus requiring the MAX14001/MAX14002 to go through the startup configuration process.
5) CRC Errors From Internal Communication: Internal communication across the isolation barrier includes a CRC code to ensure that corrupt data does not cause system problems. If the CRC indicates an error, the received data is discarded. If six consecutive CRCs fail, a CRC fault is declared and bit CRCL (bit 5) or CRCF (bit 6) in the FLAGS register is set.
6) High-Voltage FET Failure: If the ADC reading is greater than the inrush re-arm threshold (INRR), and IFET is not able to sink the programmed current, a FET fault is declared and bit FET (bit 7) in the FLAGS register is set. INRR is permanently set to 0x0C0 in MAX14002.
7) Memory Error: The devices continually compare the bits of each verification register to the bits of their corresponding configuration register. If any of the bits do not match, a memory fault is declared and bit MV (bit 8) in the FLAGS register is set. No information on which register failed is provided. Note that the default value for each verification register is the 1's complement of its corresponding configuration register (each verification register value is bitwise inverting of the corresponding configuration register value.), which guarantees an MV fault any time power is lost and restored.

## $\overline{\text { FAULT }}$ at Power-On

The devices' internal memory is volatile and must be reprogrammed after power cycling. To protect against undetected power glitches and the remote possibility that a memory bit would be lost during years of static operation, the devices monitor their configuration registers and assert bit MV (bit 8) in the FLAGS register any time the memory is corrupted. Verification registers have the 1's complement of the POR values compared to the configuration registers and, therefore, the MAX14001/MAX14002 start with a memory fault condition and assert the $\overline{\text { FAULT }}$ pin at startup.

## Isolated Power and Data Transfer

A simplified view of the isolated power and data transfer sections is shown in the Functional Diagram. The logic-side supply $V_{D D}$ powers an integrated, inductively coupled, DC-DC converter that generates a nominal 3 V with just enough output current to power the field-side of the MAX14001/MAX14002 and an external circuit that consumes less than $70 \mu \mathrm{~A}$, such as an external series reference (Figure 2).
Serial data is transferred by capacitively-isolated differential transceivers. To verify reliable communication through the isolation barrier, a cyclic redundancy check (8-bit CRC) is embedded in the transmitted serial data streams. If a CRC fails, the data is discarded and no action is taken. If six consecutive CRCs fail, the CRC bit in the FLAGS register is set and $\overline{\text { FAULT }}$ is asserted if the CRC fault enable bit is set in the FLTEN register.

## Configuration and Monitoring

An SPI interface is used for transferring configuration, control and diagnostic data as well as ADC readings between a master (FPGA or microcontroller) and single/ multiple MAX14001/MAX14002(s). The interface can support daisy-chain configuration and consists of four ports: SCLK, $\overline{\mathrm{CS}}, \mathrm{SDI}$ and SDO.

## SPI Interface

SPI communication includes the following features:

- Support for daisy-chain operation
- Able to verify the previous command was correctly received by reading SDO on the next instruction cycle
- Able to read/verify all written registers (except ACT register)
- Identify when commands are not a multiple of 16-bits and set the SPI fault flag
- Commands of all 0 s or all 1 s do not change any writable registers
- A single command cannot program both the configuration and verification register
- Serial clock up to 5 MHz

The command is 16 -bits in length and the structure of the 16-bit data is shown in the Table 2.

Table 2. SPI Command

| ADDRESS | CONTROL | DATA |
| :---: | :---: | :---: |
| 5-bits A[4:0], MSB to LSB | W/ $/ \bar{R}$ bit, Read $=0$, Write $=1$ | 10 -bits D[9:0], MSB to LSB |

## Configurable, Isolated 10-bit ADCs for Multi-Range Binary Inputs

The first bit clocked into the SDI port is $D[0]$, the data LSB (note: many SPI products clock MSB first so the microcontroller or FPGA needs to reverse data prior to outputting it to the MAX14001/MAX14002 SDI pin). As long as $\overline{C S}$ is in a logic-low state, the SPI interface is working as a simple shift register, and SDI data is shifted on the rising edge of SCLK without decoding the commands. When $\overline{\mathrm{CS}}$ goes back to logic-high state, the bits in the shift register are decoded. If the command is a write, the data portion of the SPI shift register is copied to the specified register and the shift register is unchanged. If the command is a read, the content of the specified register is copied to the data portion of the SPI shift register, while the address bits $A[4: 0]$ and control bit $W / \bar{R}$ are unchanged. The read action is completed during the next instruction cycle when $\overline{\mathrm{CS}}$ again goes to logic-low state and the contents of the shift register are clocked out of SDO on the falling edge of SCLK.
The functionality of each SPI pin can be summarized as follows.
Serial Clock (SCLK): Input for the master serial clock signal. The clock signal determines the speed of the data transfer ( 5 MHz maximum) and all data transfers are synchronous to this clock. SCLK must remain low when $\overline{\mathrm{CS}}$ transitions are from high to low and from low to high. The number of SCLK rising edges that are received
during $\overline{\mathrm{CS}}$ logic-low state must be a multiple of 16 . Otherwise, the received command will be ignored.
Chip Select $(\overline{\mathrm{CS}})$ : The $\overline{\mathrm{CS}}$ input enables the SPI interface. During a logic-low state, data is transferred on the edges of SCLK. A logic-high state on $\overline{\mathrm{CS}}$ forces SDO to high impedance mode and any SCLK transitions are ignored.
During a write cycle, the content of the shift register is transferred to the addressed internal register on the rising edge of $\overline{\mathrm{CS}}$. During a read cycle, the content of the internal register that was addressed is transferred to the shift register on the rising edge of $\overline{\mathrm{CS}}$ and the data will be clocked out of the SDO pin during the next SPI cycle.
Serial Input (SDI): SDI or MOSI is the serial input port of the SPI shift register and data is clocked LSB first into the shift register on the rising edge of SCLK. On the rising edge of $\overline{\mathrm{CS}}$, the input data is latched into the internal registers.
Serial Output (SDO): SDO or MISO is the serial output port of the SPI shift register, and is in a high impedance state until the $\overline{\mathrm{CS}}$ pin goes to logic-low state. Data is clocked LSB first out of the shift register on the falling edge of SCLK.
The SPI interface Read and Write Timing Diagrams are shown in Figure 6, Figure 7, and Figure 8.


Figure 6. SPI Write


Figure 7. SPI Read


Figure 8. SPI Timing Diagram

## Configurable, Isolated 10-bit ADCs for

 Multi-Range Binary Inputs
## Daisy-Chain SPI Operation

The device supports daisy-chain operation, allowing control/monitoring of multiple MAX14001/MAX14002 devices from a single serial interface host with common
$\overline{\mathrm{CS}}$ and SCLK signals as illustrated in Figure 9. The data that is clocked into SDI is clocked out of SDO with a 16-SCLK-cycle delay for each device in the daisy-chain, which is illustrated in Figure 10 and Figure 11.


Figure 9. Daisy-Chain Connection


Figure 10. SPI Daisy-Chain Write


Figure 11. SPI Daisy-Chain Read
Register Map
The MAX14001/MAX14002 registers and their default Power-On-Reset (POR) values are shown in Table 3:

| ADDR | NAME | TYPE | PURPOSE | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DEFAULT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00 | ADC | R | Unfiltered ADC reading | ADC[9:0] |  |  |  |  |  |  |  |  |  |  |
| $0 \times 01$ | FADC | R | Filtered ADC reading | FADC[9:0] |  |  |  |  |  |  |  |  |  |  |
| $0 \times 02$ | FLAGS | COR | Error Flags | $\mathrm{x}^{(6)}$ | MV | FET | CRCF | CRCL | COM | SPI | INRD | ADC | x | 0x100 |
| $0 \times 03$ | FLTEN | RW | FAULT Enable | X | EMV | EFET | ECRCF | ECRCL | ECOM | ESPI | EINRD | EADC | DYEN | 0x1FF |
| 0x04 | THL | RW | Lower Comparator Threshold | THL[9:0] |  |  |  |  |  |  |  |  |  | 0x100 |
| 0x05 | THU | RW | Upper Comparator Threshold | THU[9:0] |  |  |  |  |  |  |  |  |  | 0x200 |
| 0x06 | INRR | RW* | Inrush Re-arm Threshold(1) | INRR[9:0] |  |  |  |  |  |  |  |  |  | 0x0C0 |
| 0x07 | INRT | RW* | Inrush Trigger Threshold(2) | INRT[9:0] |  |  |  |  |  |  |  |  |  | 0x180 |
| $0 \times 08$ | INRP | RW* | Inrush Pulse ${ }^{(3)}$ | IINR[3:0](4) |  |  |  | TINR[3:0] |  |  |  | DU[1:0] |  | 0x1D8 |
| $0 \times 09$ | CFG | RW | Configuration | IBIAS[3:0] ${ }^{(5)}$ |  |  |  | EXRF | EXTI | FT[1:0] |  | FAST | IRAW | 0x183 |
| $0 \times 0 \mathrm{~A}$ | ENBL | RW | Enable | X | X | x | x | X | ENA | X | $x$ | X | $x$ | 0x000 |
| 0x0B | ACT | WC | Action | INPLS | X | RSET | SRES | X | x | X | X | X | X | 0x000 |
| 0x0C | WEN | RW | Write Enable | WEN[9:0] |  |  |  |  |  |  |  |  |  | 0x000 |
| 0x0D-0x12 |  |  | Reserved | Reserved. Do not use |  |  |  |  |  |  |  |  |  |  |
| $0 \times 13$ | FLTV | RW | FLTEN Verification | FLTV[9:0] |  |  |  |  |  |  |  |  |  | 0x000 |
| $0 \times 14$ | THLV | RW | THL Verification | THLV[9:0] |  |  |  |  |  |  |  |  |  | 0x2FF |
| $0 \times 15$ | THUV | RW | THU Verification | THUV[9:0] |  |  |  |  |  |  |  |  |  | 0x1FF |
| $0 \times 16$ | INRRV | RW* | INRR Verification(1) | INRRV[9:0] |  |  |  |  |  |  |  |  |  | 0x33F |
| $0 \times 17$ | INRTV | RW* | INRT Verification(2) | INRTV[9:0] |  |  |  |  |  |  |  |  |  | 0x27F |
| $0 \times 18$ | INRPV | RW* | INRP Verification ${ }^{(3)}$ | INRPV[9:0] |  |  |  |  |  |  |  |  |  | 0x227 |
| $0 \times 19$ | CFGV | RW | CFG Verification | CFGV[9:0] |  |  |  |  |  |  |  |  |  | 0x27C |
| 0x1A | ENBLV | RW | Enable Verification | ENBLV[9:0] |  |  |  |  |  |  |  |  |  | 0x3FF |
| 0x1B-0x1F |  |  | Reserved | Reserved. Do not use |  |  |  |  |  |  |  |  |  |  |

* Register is read only for the MAX14002
Notes:
1: INRR = INRRV $=0 \times 0 C 0$ for MAX14002 2: INRT $=I N R T V=0 \times 180$ for MAX14002 3: INRP $=I N R P V=0 \times 1 D 8$ for MAX14002 4: Setting IINR $=0$ forces IFET $=50 \mu A$ 5: Setting IBIAS $=0$ forces IFET $=50 \mu A$ 6. " $x$ " is unused.


## Register Type Legend:

R - Read only
RW - Read and write
COR - Latched read only, clear on read
WC - Write and clear (Write only, executes and clears immediately)

## Register Detailed Description

ADC (Read)
Address $=0 \times 00$

| BIT | FIELD NAME |  |
| :---: | :---: | :--- |
| $9: 0$ | ADC[9:0] | Contains the latest ADC reading (straight binary) |

FADC (Read)
Address $=0 \times 01$

| BIT | FIELD NAME | DESCRIPTION |
| :---: | :---: | :--- |
| $9: 0$ | FADC[9:0] | Contains the latest filtered ADC reading as set by bits FT[1:0] in the CFG register (straight binary) |

## FLAGS (Latched, Clear On Read)

Address $=0 \times 02$
Default $=0 \times 100$
Latched flags indicate errors and why the $\overline{\text { FAULT }}$ pin was asserted if the fault is enabled in the FLTEN register. Reading the register clears all flags.
Note: Faults conditions are latched and the relevant bits are set; reading the value of this register will reset the fault flags that are not active anymore. However, if the fault is still valid, reading the FLAGS register will not be able to clear the specific bit.

| BIT | FIELD NAME |  |
| :---: | :---: | :--- |
| 0 | FLAG0 | Unused |
| 1 | ADC | ADC reading stuck at one value |
| 2 | INRD | Exceeding specified duty-cycle for the inrush current |
| 3 | SPI | Number of bits clocked in while $\overline{\text { CS }}$ was asserted is not an integer multiple of 16 |
| 4 | COM | Field-side communication failure |
| 5 | CRCL | Field-to-logic-side transmission had 6 consecutive CRC errors reported |
| 6 | CRCF | Logic-to-field-side transmission had 6 consecutive CRC errors reported |
| 7 | FET | Input voltage detected without input current |
| 8 | MV | Failed memory validation |
| 9 | FLAG9 | Unused |

## FLTEN (Read/Write)

Address $=0 \times 03$
Default $=0 \times 1 \mathrm{FF}$
Enables fault conditions to assert the FAULT signal.
Note: Fault enable bits only effect fault reporting through the $\overline{F A U L T}$ pin. Bits in the FLAGS register will be set regardless whether fault is enabled or disabled by the FLTEN register.

| BIT | FIELD NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 0 | DYEN | 0: $\overline{\text { FAULT }}$ is latched; it is cleared after the FLAGS register is read. <br> 1: $\overline{\text { FAULT }}$ is dynamic; it is cleared as soon as the fault condition disappears. (Default) |
| 1 | EADC | 0: Prevents ADC error from asserting FAULT <br> 1: Allows ADC error to assert FAULT (Default) |
| 2 | EINRD | 0: Prevents INRD error from asserting FAULT <br> 1: Allows INRD error to assert FAULT (Default) |
| 3 | ESPI | 0: Prevents SPI error from asserting FAULT <br> 1: Allows SPI error to assert FAULT (Default) |
| 4 | ECOM | 0: Prevents COM error from asserting FAULT <br> 1: Allows COM error to assert FAULT (Default) |
| 5 | ECRCL | 0: Prevents CRCL error from asserting FAULT <br> 1: Allows CRCL error to assert FAULT (Default) |
| 6 | ECRCF | 0: Prevents CRCF error from asserting FAULT <br> 1: Allows CRCF error to assert FAULT (Default) |
| 7 | EFET | 0: Prevents FET error from asserting FAULT <br> 1: Allows FET error to assert FAULT (Default) |
| 8 | EMV | 0: Prevents MV error from asserting FAULT <br> 1: Allows MV error to assert FAULT (Default) |
| 9 | FLTEN9 | Unused |

## THL (Read/Write)

Address $=0 \times 04$
Default $=0 \times 100$
User-programmed lower comparator threshold. When the output of the comparator is high, this value is compared to ADC (or FADC as set by IRAW, FT0 and FT1). If ADC $\leq$ THL, the comparator output COUT is set low. To prevent oscillation, the value of THL should be smaller than THU.

| BIT | FIELD NAME |  |
| :---: | :---: | :--- |
| $9: 0$ | THL[9:0] | Lower comparator threshold (straight binary) |

## THU (Read/Write)

Address $=0 \times 05$
Default $=0 \times 200$
User-programmed upper comparator threshold. When the output of the comparator is low, this value is compared to ADC (or FADC as set by IRAW, FT0, and FT1). If ADC $\geq$ THU, the comparator output COUT is set high. To prevent oscillation, the value of THU should be larger than THL.

| BIT | FIELD NAME |  |
| :---: | :---: | :--- |
| $9: 0$ | THU[9:0] | Upper comparator threshold (straight binary) |

## INRR (Read/Write) (Read only for MAX14002)

## Address $=0 \times 06$

Default $=0 \times 0 C 0$
User-programmed inrush timer re-arm threshold. ADC reading must drop below this value before another inrush pulse will occur when the input voltage exceeds INRT. This register is not used in the MAX14002, which always uses FAST mode (see bit 1 of the CFG register).

| BIT | FIELD NAME |  |
| :---: | :---: | :--- |
| $9: 0$ | INRR[9:0] | Inrush re-arm threshold (straight binary) |

## INRT (Read/Write) (Ready only for MAX14002)

Address $=0 \times 07$
Default $=0 \times 180$
User-programmed inrush current trigger threshold. When the inrush timer is armed, an inrush pulse is initiated when the ADC reading equals or exceeds this value. This register is not used in the MAX14002, which always uses FAST mode (see bit 1 of the CFG register).

| BIT | FIELD NAME |  |
| :---: | :---: | :--- |
| $9: 0$ | INRT[9:0] | Inrush trigger threshold (straight binary) |

INRP (Read/Write) (Read only for MAX14002)
Address $=0 \times 08$
Default $=0 \times 1 \mathrm{D} 8$
Contains user-programmed values for the inrush current pulse magnitude, inrush pulse duration, and inrush pulse duty cycle.

| IT | FIELD NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1:0 | DU[1:0] | DU1 and DU0 set the maximum duty cycle for inrush current over the last 10 seconds. DU[1:0] = 00 Duty Cycle limiting function off (Default) <br> $D U[1: 0]=01$ Duty Cycle $=1.6 \%$ <br> DU[1:0] = 10 Duty Cycle $=3.1 \%$ <br> DU[1:0] $=11$ Duty Cycle $=6.3 \%$ |
| 5:2 | TINR[3:0] | 4-bit inrush time, 0 to 120 ms in 8 ms steps, straight binary <br> $\operatorname{TINR}[3: 0]=0000=0 \mathrm{~ms}$ <br> $\operatorname{TINR}[3: 0]=0001=8 \mathrm{~ms}$ <br> $\operatorname{TINR}[3: 0]=0110=48 \mathrm{~ms}$ (Default) <br> $\operatorname{TINR[3:0]}=1110=112 \mathrm{~ms}$ <br> $\operatorname{TINR}[3: 0]=1111=120 \mathrm{~ms}$ |
| 9:6 | IINR[3:0] | 4-bit inrush current, $50 \mu \mathrm{~A}$ to 105 mA in 7 mA steps, straight binary <br> IINR[3:0] $=0000=50 \mu \mathrm{~A}$ <br> $\operatorname{IINR}[3: 0]=0001=7 \mathrm{~mA}$ <br> $\operatorname{IINR}[3: 0]=0111=49 \mathrm{~mA}$ (Default) <br> $\operatorname{IINR}[3: 0]=1110=98 \mathrm{~mA}$ <br> $\operatorname{IINR}[3: 0]=1111=105 \mathrm{~mA}$ |

## CFG (Read/Write)

## Address $=0 \times 09$

Default $=0 \times 183$
Configuration register controls functions within the MAX14001/MAX14002.

| BIT | FIELD NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 0 | IRAW | Selects Inrush comparator input multiplexer <br> 0 : Inrush comparator input is connected to filtered data in the FADC register <br> 1: Inrush comparator input is connected to 'raw' data in the ADC register (default) |
| 1 | FAST | Selects FAST Inrush Mode. ADC is not used to trigger inrush. Inrush starts as soon as sufficient voltage is present at high-voltage FET to provide the current. Inrush timer is reset when there is not sufficient voltage to sustain the bias/inrush current. <br> Note: MAX14002 only works in FAST inrush mode. <br> 0 : ADC controlled (unused in MAX14002) <br> 1: FAST inrush mode (default) |
| 3:2 | FT[1:0] | FT1 and FT0 control the number of readings that are averaged in the ADC filter <br> FT[1:0] = 00 Filtering off (default) <br> FT[1:0] $=01$ Average 2 readings <br> $\mathrm{FT}[1: 0]=10$ Average 4 readings <br> $\mathrm{FT}[1: 0]=11$ Average 8 readings |
| 4 | EXTI | Connects the $70 \mu \mathrm{~A}$ current source to the REFIN pin. This current powers an external shunt voltage reference. <br> 0 : Current source off (default) <br> 1: Current source on and connected to the REFIN pin (external shunt reference) |
| 5 | EXRF | Selects the voltage reference source for the ADC. <br> 0 : Internal voltage reference enabled (default) <br> 1: External voltage reference enabled |
| 9:6 | IBIAS[3:0] | 4 -bit bias current, $50 \mu \mathrm{~A}$ to 3.75 mA in 0.25 mA steps. This current flows through the highvoltage FET when not in inrush mode. $\begin{aligned} & \operatorname{IBIAS}[3: 0]=0000 \\ &=50 \mu \mathrm{~A} \\ & \text { IBIAS[3:0] }=0001=0.25 \mathrm{~mA} \end{aligned}$ $\operatorname{IBIAS}[3 ; 0]=0110=1.5 \mathrm{~mA}(\text { Default })$ $\operatorname{IBIAS}[3: 0]=1110=3.5 \mathrm{~mA}$ $\operatorname{IBIAS}[3: 0]=1111=3.75 \mathrm{~mA}$ |

## ENBL (Read/Write)

Address $=0 \times 0 \mathrm{~A}$
Default $=0 \times 000$
The ENA bit in the ENBL register enables the inrush and bias current. At POR, ENA is set to " 0 ". After programming all the configuration registers, the user sets ENA to " 1 ", which enables the IFET current sink. This procedure prevents unintentional currents from flowing during the configuration process. It is recommended to set this bit at the very end of the configuration procedure.

| BIT | FIELD NAME |  |
| :---: | :---: | :--- |
| $3: 0$ | ENBL[3:0] | Unused |
| 4 | ENA | 0: Prevents the field-side current sink (default) <br> $1:$ Enables the field-side current sink |
| $9: 5$ | ENBL[9:5] | Unused |

## ACT (Write and Clear)

## Address $=0 \times 0 \mathrm{~B}$

Default $=0 \times 000$
Immediate action register. When a bit is written to this register, action is taken immediately and the bit is then cleared.
Note: The SRES bit (bit 6) resets only the SPI registers while the RSET bit (bit 7) is acting as the global POR, the DC-DC converter will turn off and field-side will be reset as well as the logic-side (SPI interface).

| BIT | FIELD NAME |  |
| :---: | :---: | :--- |
| $5: 0$ | ACT[5:0] | Unused |
| 6 | SRES | Software reset. Restores all registers to their POR value. <br> $0:$ Normal operation (default) <br> $1:$ Software reset |
| 7 | RSET | Reset. Has the same effect as a power on reset. <br> $0:$ Normal operation (default) <br> $1:$ Reset |
| 8 | ACT8 | Unused |
| 9 | INPLS | Trigger an inrush current pulse. Has no effect when ENA $=0$ (in the ENBL Register) <br> $0:$ Normal operation (default) <br> $1:$ Trigger an inrush current |

## WEN (Read/Write)

Address $=0 \times 0 \mathrm{C}$
Default $=0 \times 000$
Write enable register. A value of $0 \times 294$ in this register enables writing to the SPI registers. Set to $0 \times 294$ prior to writing to any configuration or verification registers. Set to $0 x 000$ after configuring all registers. Its purpose is to make it highly unlikely that any settings will be unintentionally changed by noise on the SPI bus.
Note: This register should be reset to 0x000 after configuring the device prior to normal operation.

| BIT | FIELD NAME |  |
| :---: | :---: | :--- |
| $9: 0$ | WEN[9:0] | This register must be set to 0x294 prior to writing to any SPI registers. |

## FLTV (Read/Write)

Address $=0 \times 13$
Default $=0 \times 000$
FLTEN verification register. Bits are continually compared to the FLTEN register. If any bits do not match, the MV bit in the FLAGS register is set and FAULT is asserted if the EMV bit in the FLTEN register is set. POR value is 1's complement of FLTEN register POR value.

| BIT | FIELD NAME |  |
| :---: | :---: | :--- |
| 9:0 | FLTV[9:0] | FLTEN verification register. Bits are continually compared to the FLTEN register. |

## THLV (Read/Write)

Address $=0 \times 14$
Default $=0 \times 2 \mathrm{FF}$
THL verification register. Bits are continually compared to the THL register. If any bits do not match, the MV bit in the FLAGS register is set and $\overline{\text { FAULT }}$ is asserted if the EMV bit in the FLTEN register is set. POR value is 1 's complement of THL register POR value.

| BIT | FIELD NAME |  |
| :---: | :---: | :--- |
| $9: 0$ | THLV[9:0] | THL verification register. Bits are continually compared to the THL register. |

## THUV (Read/Write)

## Address $=0 \times 15$

Default $=0 \times 1 \mathrm{FF}$
THU verification register. Bits are continually compared to the THU register. If any bits do not match, the MV bit in the FLAGS register is set and FAULT is asserted if the EMV bit in the FLTEN register is set. POR value is 1's complement of THU register POR value.

| BIT | FIELD NAME |  |
| :---: | :---: | :---: |
| $9: 0$ | THUV[9:0] | THU verification register. Bits are continually compared to the THU register. |

## INRRV (Read/Write) (Read only for MAX14002)

Address $=0 \times 16$
Default $=0 \times 33 F$ ( $0 \times 0 \mathrm{C} 0$ for MAX14002)
INRR verification register. Bits are continually compared to the INRR register. If any bits do not match, the MV bit in the FLAGS register is set and $\overline{\text { FAULT }}$ is asserted if the EMV bit in the FLTEN register is set. POR value is 1 's complement of INRR register POR value.
Note: this register is not used in MAX14002. Default value is fixed at 0x0C0.

| BIT | FIELD NAME |  |
| :---: | :---: | :--- |
| $9: 0$ | INRRV[9:0] | INRR verification register. Bits are continually compared to the INRR register. |

## INRTV (Read/Write) (Read only for MAX14002)

```
Address = 0x17
Default = 0x27F (0x180 for MAX14002)
```

INRT verification register. Bits are continually compared to the INRT register. If any bits do not match, the MV bit in the FLAGS register is set and FAULT is asserted if the EMV bit in the FLTEN register is set. POR value is 1 's complement of INRT register POR value.
Note: this register is not used in MAX14002. Default value is fixed at 0x180.

| BIT | FIELD NAME |  |
| :---: | :---: | :--- |
| $9: 0$ | INRTV[9:0] | INRT verification register. Bits are continually compared to the INRT register. |

## INRPV (Read/Write) (Read only for MAX14002)

Address $=0 \times 18$

## Default $=0 \times 227$ ( $0 \times 1$ D8 for MAX14002)

INRP verification register. Bits are continually compared to the INRP register. If any bits do not match, the MV bit in the FLAGS register is set and $\overline{\text { FAULT }}$ is asserted if the EMV bit in the FLTEN register is set. POR value is 1 's complement of INRP register POR value.
Note: this register is not used in MAX14002. Default value is fixed at 0x1D8.

| BIT | FIELD NAME |  |
| :---: | :---: | :--- |
| $9: 0$ | INRPV[9:0] | INRP verification register. Bits are continually compared to the INRP register. |

## CFGV (Read/Write)

## Address $=0 \times 19$

Default $=0 \times 27 \mathrm{C}$
CFG verification register. Bits are continually compared to the CFG register. If any bits do not match, the MV bit in the FLAGS register is set and FAULT is asserted if the EMV bit in the FLTEN register is set. POR value is 1 's complement of CFG register POR value.

| BIT | FIELD NAME |  |
| :---: | :---: | :--- |
| $9: 0$ | CFGV[9:0] | CFG verification register. Bits are continually compared to the CFG register. |

## ENBLV (Read/Write)

Address $=0 \times 1 \mathrm{~A}$
Default $=0 \times 3 F F$
ENBL verification register. Bits are continually compared to the ENBL register. If any bits do not match, the MV bit in the FLAGS register is set and $\overline{\text { FAULT }}$ is asserted if the EMV bit in the FLTEN register is set. POR value is 1's complement of ENBL register POR value.

| BIT | FIELD NAME | DESCRIPTION |
| :---: | :---: | :---: |
| $9: 0$ | ENBLV[9:0] | ENBL verification register. Bits are continually compared to the ENBL register. |

## Configuration Flowchart



Figure 12. Register Programming for Configuration of MAX14001/MAX14002 After Power-On-Reset

## Configurable, Isolated 10-bit ADCs for Multi-Range Binary Inputs

## MAX14002 vs. MAX14001

The MAX14002 is a reduced functionality version of the MAX14001. The MAX14002 only works in FAST mode and does not limit the number of inrush pulses. In the MAX14002, write access is permanently disabled to three registers: INRR, INRT, and INRP. In addition to disabling write access to these registers, the three corresponding verification registers INRRV, INRTV, and INRPV will default to the same value as the configuration registers, and an MV fault in the FLAGS register related to these registers is not generated during startup unless the memory is corrupted.
All other functions are the same as the MAX14001.

## Applications Information

## Typical Application Circuit

The MAX14001/MAX14002 are designed for industrial configurable binary input applications. The input voltage on the field-side is continuously measured by the integrated ADC, and results are transmitted across the isolation barrier and compared to the programmable high and low thresholds on the logic-side. The COUT pin presents the real-time result of the comparison and notifies the system if the binary input is a logic-high/logic-low voltage level.
The MAX14001/MAX14002 also provide current control through a high-voltage depletion mode FET. While the drain of the high-voltage FET is connected to the binary module input, the gate voltage of the FET is set at a nominal 3.6 V by the MAX14001/MAX14002's GATE pin. The IFET pin is connected to the source of the FET to sink a programmable inrush or bias current. When the binary module input voltage is higher than the trigger threshold, typically in the case of an external relay closing, an inrush current is triggered to clean the relay contacts. Control of the inrush current allows the binary input module to be used in different pulse counting and relay monitoring applications. See the Typical Application Circuit for connection between the devices and the high-voltage FET.

These devices are configured and monitored through an SPI interface. The FAULT output can be configured to generate an interrupt when certain errors are detected by the embedded self-diagnostic circuit. $\overline{\mathrm{FAULT}}$ is an open-drain digital output so an external pullup resistor is needed, typically $4.7 \mathrm{k} \Omega$.

## Layout, Grounding and Bypassing

## Power Supply Recommendations

It is recommended to decouple both the $V_{D D}$ and $V_{D D L}$ supplies with $10 \mu \mathrm{~F}$ capacitors in parallel with 1000 pF capacitors to GNDL. Place the 1000pF capacitors as close to $V_{D D}$ and $V_{D D L}$ as possible. It is preferred to decouple the $V_{D D}$ pin through the GNDL pin 11, and the $V_{D D L}$ pin through the GNDL pin 19. The $V_{\text {DDF }}$ pin is the integrated DC-DC converter output and it is recommended to decouple it with low-ESR capacitors of $0.1 \mu \mathrm{~F}$ in parallel with 1000pF to GNDF (pin 10). Place the 1000pF capacitor as close to $\mathrm{V}_{\mathrm{DDF}}$ as possible.
For best performance, bypass the GATE pin to the GNDF plane with a low-ESR capacitor of $0.01 \mu \mathrm{~F}$ and bypass the IFET pin to the GNDF plane with a low-ESR capacitor of 1000pF. REFIN is the optional external voltage reference input, and, for best performance, bypass REFIN to AGND with a $0.1 \mu \mathrm{~F}$ ceramic capacitor when an external voltage reference is used. Refer to the Typical Application Circuit for a connection example.

## Layout Considerations

It is recommended to design an isolation or keep-out channel underneath the MAX14001/MAX14002 that is free from ground and signal planes. Any galvanic or metallic connection between the field-side and the logicside defeats the isolation.
Ensure that the decoupling capacitors between $V_{D D L}$, $V_{D D}$ and GNDL and between $V_{D D F}$ and GNDF are located as close as possible to the IC to minimize inductance.
Route important signal lines close to the ground plane to minimize possible external influences. On the field-side, it is good practice to separate the ADC input and voltage reference ground AGND from the GATE and IFET reference ground GNDF.

## MAX14001/MAX14002

## High-Voltage FET

The MAX14001/MAX14002 are designed to use a low cost, readily available high-voltage depletion mode FET as the external high-voltage power device. The high voltage binary input is connected to the FET's drain while the gate and source are at low voltages compatible with the MAX14001/MAX14002. The FET is driven in a cascade fashion with its gate held at a constant voltage by the GATE pin. The IFET pin sinks the specified inrush or bias current from the FET's source and in the process modulates the FET's source voltage. Refer to the Typical Application Circuit for a connection example.
The MAX14001/MAX14002 need at least 1V on the IFET pin under worst-case conditions. With a typical voltage of 3.6 V , the GATE pin provides a maximum $\mathrm{V}_{\mathrm{GS}}$ of 2.6 V to

## Configurable, Isolated 10-bit ADCs for

 Multi-Range Binary Inputscan be calculated as:

$$
\mathrm{R}_{\mathrm{ON}} \leq\left(\mathrm{V}_{\mathrm{DRAIN}}-\mathrm{V}_{\mathrm{IFET}}\right) / I_{\text {INRUSH }}
$$

Where $I_{\text {INRUSH }}$ can be configured to 105 mA maximum and $\mathrm{V}_{\text {IFET }}=1 \mathrm{~V}$. For example, if the FET $\mathrm{V}_{\text {DRAIN }}=24 \mathrm{~V}$, the maximum $\mathrm{R}_{\mathrm{ON}}$ is calculated to be $219 \Omega$ at $\mathrm{V}_{\mathrm{GS}}=2.6 \mathrm{~V}$. When selecting the FET, temperature tolerance should also be taken into consideration.
For applications where the peak input voltage does not exceed 600 V , it is recommended to use the following devices:

- Infineon BSP135
- IXYS IXTY08N100D2

Typical Application Circuit


## Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :--- | :--- |
| MAX14001AAP + | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | $20-$ SSOP |
| MAX14002AAP + | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | $20-$ SSOP |

Chip Information
PROCESS: BiCMOS

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| SSOP-20 | A20MS-6 | $\underline{21-0056}$ | $\underline{90-0094}$ |

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $5 / 16$ | Initial release | - |
| 1 | $8 / 17$ | Added UL certification and general data sheet updates | $1,16,21,22,30$ |

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Maxim Integrated:
$\underline{\text { MAX14002AAP }+ \text { MAX14001AAP }+ \text { MAX14001AAP }+\mathrm{T}} \underline{M A X 14002 A A P+T}$

