## Data Sheet

## ADG721/ADG722/ADG723

## FEATURES

1.8 V to 5.5 V single supply
$4 \Omega$ (max) on resistance
Low on resistance flatness
-3 dB bandwidth $\mathbf{> 2 0 0} \mathbf{~ M H z}$
Tiny package options
8-lead MSOP
$3 \mathrm{~mm} \times 2 \mathrm{~mm}$ LFCSP (A grade)
Fast switching times
ton, 20 ns
toff, 10 ns
Low power consumption (<0.1 $\boldsymbol{\mu W}$ )
TTL/CMOS compatible

## APPLICATIONS

USB 1.1 signal switching circuits
Cell phones
PDAs
Battery-powered systems
Communication systems
Sample hold systems
Audio signal routing
Video switching
Mechanical reed relay replacement

## GENERAL DESCRIPTION

The ADG721, ADG722, and ADG723 are monolithic CMOS SPST switches. These switches are designed on an advanced submicron process that provides low power dissipation yet gives high switching speed, low on resistance, and low leakage currents. The devices are packaged in both a tiny $3 \mathrm{~mm} \times 2 \mathrm{~mm}$ LFCSP and an MSOP, making them ideal for space-constrained applications.

The ADG721, ADG722, and ADG723 are designed to operate from a single 1.8 V to 5.5 V supply, making them ideal for use in battery-powered instruments and with the new generation of DACs and ADCs from Analog Devices, Inc.

The ADG721, ADG722, and ADG723 contain two independent single-pole/single-throw (SPST) switches. The ADG721 and ADG722 differ only in that both switches are normally open

## Rev. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

$\qquad$
Applications. 1
Functional Block Diagrams. ..... 1
General Description .....  1
Product Highlights .....  1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings ..... 5
ESD Caution .....  5
Pin Configuration and Pin Descriptions .....  .6
REVISION HISTORY
10/11-Rev. D to Rev. E
Changes to Ordering Guide
$\qquad$
4/11-Rev. C to Rev. DChanges to Ordering Guide14
1/11—Rev. B to Rev. C
Changes to Table 4 ..... 6
Changes to Ordering Guide ..... 14
2/07—Rev. A to Rev. B
Updated Format

$\qquad$
.Universal
Changes to Specifications .....  3
Changes to Absolute Maximum Ratings .....  5
Change to Figure 4 ..... 6
Updated Outline Dimensions ..... 13
Changes to Ordering Guide ..... 13
3/04—Rev. 0 to Rev. A
Additions to Applications .....  1
Changes to Ordering Guide ..... 4
Updated Outline Dimensions ..... 10
Terminology .....  7
Typical Performance Characteristics. .....  8
Test Circuits ..... 10
Applications ..... 12
ADG721/ADG722/ADG723 Supply Voltages ..... 12
On Response vs. Frequency ..... 12
Off Isolation ..... 12
Outline Dimensions ..... 13
Ordering Guide ..... 14

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}$. All specifications $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.

| Parameter | A, B Grade ${ }^{1}$ |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
|  | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| ANALOG SWITCH |  |  |  |  |
| Analog Signal Range | 2.5 | 0 to V ${ }_{\text {DD }}$ | V |  |
| On Resistance, Ron |  |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$ |
|  | 4 | 5 | $\Omega$ max | See Figure 12 |
| On Resistance Match Between Channels, $\Delta$ Ron | 0.3 |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$ |
|  |  | 1.0 | $\Omega$ max | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA}$ |
| On Resistance Flatness, Rflation) | 0.85 |  | $\Omega$ typ |  |
|  |  | 1.5 | $\Omega$ max |  |
| LEAKAGE CURRENTS - A Grade |  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |
| Source off Leakage, Is (OFF) | $\pm 0.01$ |  | $n A$ typ | $\mathrm{V}_{\mathrm{S}}=4.5 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 4.5 \mathrm{~V}$, see Figure 13 |
| Drain off Leakage, ID (OFF) | $\pm 0.01$ |  | nA typ | $\mathrm{V}_{S}=4.5 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 4.5 \mathrm{~V}$, see Figure 13 |
| Channel on Leakage, $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{s}}(\mathrm{ON})$ | $\pm 0.01$ |  | nA typ | $\mathrm{V}_{S}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V}$ or $\mathrm{V}_{S}=\mathrm{V}_{\mathrm{D}}=4.5 \mathrm{~V}$, see Figure 14 |
| LEAKAGE CURRENTS - B Grade Source off Leakage, Is (OFF) |  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |
|  | $\pm 0.01$ |  | nA typ | $\mathrm{V}_{S}=4.5 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 4.5 \mathrm{~V}$ |
|  | $\pm 0.25$ | $\pm 0.35$ | nA max | Test Circuit 2 |
| Drain off Leakage, ID (OFF) | $\pm 0.01$ |  | nA typ | $\mathrm{V}_{\mathrm{S}}=4.5 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 4.5 \mathrm{~V}$ |
|  | $\pm 0.25$ | $\pm 0.35$ | nA max | See Figure 13$\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=4.5 \mathrm{~V}$ |
| Channel on Leakage, ID, Is (ON) | $\pm 0.01$ |  | nA typ |  |
|  | $\pm 0.25$ | $\pm 0.35$ | nA max | See Figure 14 |
| DIGITAL INPUTS |  |  |  |  |
| Input High Voltage, $\mathrm{V}_{\text {INH }}$ | 2.4 |  | $\checkmark$ min | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| Input Low Voltage, VINLInput Current | 0.005 | 0.8 | $V$ max |  |
|  |  |  |  |  |
| lind or $\mathrm{l}_{\text {INH }}$ |  | $\pm 0.1$ | $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max |  |
|  |  |  |  |  |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ |  |  |  |  |
| ton | 14 | 20 | ns typ ns max |  |
|  |  |  |  | $\mathrm{V}_{\mathrm{s}}=3 \mathrm{~V}$, see Figure 15 |
| $\mathrm{t}_{\text {OFF }}$ | 6 |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  |  | 10 | ns max | $\mathrm{V}_{\mathrm{s}}=3 \mathrm{~V}$, see Figure 15 |
| Break-Before-Make Time Delay, to (ADG723 Only) | 7 | 1 | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  |  |  | ns min | $\mathrm{V}_{\mathrm{s} 1}=\mathrm{V}_{\mathrm{s} 2}=3 \mathrm{~V}$, see Figure 16 |
| Charge Injection | 2 |  | pC typ | $\mathrm{V}_{S}=2 \mathrm{~V}, \mathrm{R}_{S}=0 \Omega, \mathrm{C}_{L}=1 \mathrm{nF}$, see Figure 17 |
| Off Isolation | -60 |  | dB typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz}$ |
|  | -80 |  | dB typ | $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$, see Figure 18 |
| Channel-to-Channel Crosstalk | -77 |  | dB typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz}$ |
|  | -97 |  | dB typ | $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$, see Figure 19 |
| Bandwidth -3 dB | 200 |  | MHz typ | $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}$, see Figure 20 |
| $\mathrm{C}_{5}$ (OFF) | 7 |  | pF typ |  |
| $\mathrm{C}_{\mathrm{D}}$ (OFF) | 7 |  | pF typ |  |
| $\mathrm{C}_{\mathrm{D},} \mathrm{C}_{S}(\mathrm{ON})$ | 18 |  | pF typ |  |
| POWER REQUIREMENTS IDD | 0.001 | 1.0 | $\mu \mathrm{A}$ typ $\mu \mathrm{A} \max$ | $\begin{aligned} & \mathrm{V} \mathrm{DD}=5.5 \mathrm{~V} \\ & \text { Digital inputs }=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ |
|  |  |  |  |  |
|  |  |  |  |  |

[^0]
## ADG721/ADG722/ADG723

$\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}$. All specifications $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2.

| Parameter | A, B Grades ${ }^{1}$ |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
|  | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| ANALOG SWITCH <br> Analog Signal Range On Resistance, Ron <br> On Resistance Match Between Channels, $\Delta$ Ron <br> On Resistance Flatness, Relaton) | $\begin{aligned} & 6.5 \\ & 0.3 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 0 \text { to } V_{D D} \\ & 10 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD},} \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \\ & \text { See Figure } 12 \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD},} \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS - A Grade <br> Source off Leakage, Is (OFF) <br> Drain off Leakage, lo (OFF) <br> Channel on Leakage, $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{s}}(\mathrm{ON})$ | $\begin{aligned} & \pm 0.01 \\ & \pm 0.01 \\ & \pm 0.01 \end{aligned}$ |  | nA typ nA typ nA typ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 3 \mathrm{~V} \text {, see Figure } 13 \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 3 \mathrm{~V} \text {, see Figure } 13 \\ & \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V} \text { or } 3 \mathrm{~V} \text {, Figure } 14 \\ & \hline \end{aligned}$ |
| LEAKAGE CURRENTS - B Grade Source off Leakage, Is (OFF) <br> Drain off Leakage, ID (OFF) <br> Channel on Leakage, Id, Is (ON) | $\begin{aligned} & \pm 0.01 \\ & \pm 0.25 \\ & \pm 0.01 \\ & \pm 0.25 \\ & \pm 0.01 \\ & \pm 0.25 \end{aligned}$ | $\begin{aligned} & \pm 0.35 \\ & \pm 0.35 \\ & \pm 0.35 \end{aligned}$ | nA typ nA max nA typ nA max nA typ nA max | $\begin{aligned} & \mathrm{V} \mathrm{VD}_{\mathrm{D}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 3 \mathrm{~V} \end{aligned}$ <br> See Figure 13 $\mathrm{V}_{\mathrm{s}}=3 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 3 \mathrm{~V}$ <br> See Figure 13 $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V} \text { or } 3 \mathrm{~V}$ <br> See Figure 14 |
| DIGITAL INPUTS <br> Input High Voltage, VINH Input Low Voltage, VIIL Input Current linlor linh | $0.005$ | 2.0 <br> 0.4 <br> $\pm 0.1$ | $\vee$ min <br> $V$ max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DYNAMIC CHARACTERISTICS² <br> ton <br> toff <br> Break-Before-Make Time Delay, to (ADG723 Only) <br> Charge Injection <br> Off Isolation <br> Channel-to-Channel Crosstalk <br> Bandwidth -3 dB <br> $\mathrm{C}_{s}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}$ (OFF) <br> $C_{\mathrm{D}}, \mathrm{C}_{\mathrm{s}}(\mathrm{ON})$ | 16 <br> 7 <br> 7 <br> 2 <br> $-60$ <br> -80 <br> -77 <br> -97 <br> 200 <br> 7 <br> 7 <br> 18 | 24 11 1 | ns typ ns max ns typ ns max ns typ ns min pC typ dB typ dB typ dB typ dB typ MHz typ pF typ pF typ pF typ |  |
| POWER REQUIREMENTS IDD | 0.001 | 1.0 | $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max | $\begin{aligned} & \mathrm{VDD}=3.3 \mathrm{~V} \\ & \text { Digital inputs }=0 \mathrm{~V} \text { or } 3 \mathrm{~V} \end{aligned}$ |

[^1]
## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted.

Table 3.

| Parameter | Rating |
| :--- | :--- |
| V $_{\text {DD }}$ to GND |  |
| Analog, Digital Inputs ${ }^{1}$ | -0.3 V to +7 V |
|  | -0.3 V to $\mathrm{VDD}+0.3 \mathrm{~V}$ or 30 mA, |
| whichever occurs first |  |
| Continuous Current, S or D | 30 mA |
| Operating Temperature Range |  |
| $\quad$ Industrial (A, B Grade) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| 8-Lead MSOP |  |
| $\quad \theta_{\mathrm{JA}}$ Thermal Impedance | $206^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JC}}$ Thermal Impedance | $44^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-Lead LFCSP (4-Layer Board) |  |
| $\quad \theta_{\mathrm{JA}}$ Thermal Impedance ${ }^{1}$ | $50.8^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature, Soldering |  |
| $\quad$ Vapor Phase ( 60 sec) | $215^{\circ} \mathrm{C}$ |
| Infrared (15 sec) | $220^{\circ} \mathrm{C}$ |
| Lead-Free Temperature, |  |
| Soldering |  |
| IR Reflow, Peak Temperature | $260^{\circ} \mathrm{C}\left(+0 /-5^{\circ} \mathrm{C}\right)$ |
| Time at Peak Temperature | 10 sec to 40 sec |
| ESD | 2 kV |

[^2]Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND PIN DESCRIPTIONS



Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Descriptions |
| :--- | :--- | :--- |
| 1 | S1 | Source Pin 1. May be an input or an output. |
| 2 | D1 | Drain Pin 1. May be an input or an output. |
| 3 | IN2 | Logic Control Input for Switch S2 $\rightarrow$ D2. |
| 4 | GND | Ground (0 V) Reference. |
| 5 | S2 | Source Pin 2. May be an input or an output. |
| 6 | D2 | Drain Pin 2. May be an input or an output. |
| 7 | IN1 | Logic Control Input for Switch S1 $\rightarrow$ D1. |
| 8 | VDD | Positive Power Supply Input. |

Table 5. Truth Table (ADG721/ADG722)

| ADG721 In | ADG722 In | Switch Condition |
| :--- | :--- | :--- |
| 0 | 1 | Off |
| 1 | 0 | On |

Table 6. Truth Table (ADG723)

| Logic | Switch 1 | Switch 2 |
| :--- | :--- | :--- |
| 0 | Off | On |
| 1 | On | Off |

## TERMINOLOGY

## $V_{\text {DD }}$

Most positive power supply potential.

## GND

Ground (0 V) reference.

## S

Source terminal. May be an input or output.

## D

Drain terminal. May be an input or output.

## IN

Logic control input.
Ron
Ohmic resistance between D and S .
$\Delta$ Ron $^{\prime}$
On resistance match between any two channels, that is, $R_{\text {ON }} \max$ - R RoN $\min$.

## $\mathrm{R}_{\text {flat(on) }}$

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.
Is (OFF)
Source leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}$ (OFF)
Drain leakage current with the switch off.

## $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$

Channel leakage current with the switch on.
$\mathrm{V}_{\mathrm{D}}$ (Vs)
Analog voltage on the D and S terminals.
Cs (OFF)
Off switch source capacitance.
$\mathrm{C}_{\mathrm{D}}$ (OFF)
Off switch drain capacitance.
$\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$
On switch capacitance.
ton
Delay between applying the digital control input and the output switching on.
toff
Delay between applying the digital control input and the output switching off.
$t_{D}$
Off time or on time measured between the $90 \%$ points of both switches, when switching from one address state to another (ADG723 only).

## Crosstalk

A measure of unwanted signal that is the result of parasitic capacitance.

## Off Isolation

A measure of unwanted signal coupling through an off switch.

## Charge Injection

A measure of the glitch impulse transferred during switching.

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. On Resistance as a Function of $V_{D}\left(V_{s}\right)$, Single Supplies


Figure 6. On Resistance as a Function of a $V_{D}\left(V_{s}\right)$ for Different Temperatures, $V_{D D}=3 \mathrm{~V}$


Figure 7. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures, $V_{D D}=5 \mathrm{~V}$


Figure 8. Supply Current vs. Input Switching Frequency


Figure 9. Off Isolation vs. Frequency


Figure 10. Crosstalk vs. Frequency


Figure 11. On Response vs. Frequency

## TEST CIRCUITS



Figure 12. On Resistance


Figure 13. Off Leakage


Figure 14. On Leakage


Figure 15. Switching Times


Figure 16. Break-Before-Make Time Delay, to (ADG723 Only)


Figure 17. Charge Injection


Figure 18. Off Isolation


00045-019
Figure 19. Channel-to-Channel Crosstalk


Figure 20. Bandwidth

## APPLICATIONS

The ADG721/ADG722/ADG723 belong to a new family of Analog Devices CMOS switches. This series of general-purpose switches has improved switching times, lower on resistance, higher bandwidths, low power consumption, and low leakage currents.

## ADG721/ADG722/ADG723 SUPPLY VOLTAGES

Functionality of the ADG721/ADG722/ADG723 extends from a 1.8 V to a 5.5 V single supply, which makes it ideal for batterypowered instruments, where important design parameters are power efficiency and performance.

It is important to note that the supply voltage affects the input signal range, the on resistance, and the switching times of the part. The typical performance characteristics and the specifications clearly show the effects of the power supplies.

For $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$, on resistance is typically $40 \Omega$ over the temperature range.

## ON RESPONSE VS. FREQUENCY

Figure 21 illustrates the parasitic components that affect the ac performance of CMOS switches (the switch is shown surrounded by a box). Additional external capacitances further degrade some aspects of performance. These capacitances affect feedthrough, crosstalk, and system bandwidth.


Figure 21. Switch Represented by Equivalent Parasitic Components
The transfer function that describes the equivalent diagram of the switch (Figure 21) is of the form (A)s, as shown in the following equation:

$$
A(s)=R_{T}\left[\frac{s\left(R_{O N} C_{D S}\right)+1}{s\left(R_{O N} C_{T} R_{T}\right)+1}\right]
$$

where:
$C_{T}=C_{L O A D}+C_{D}+C_{D S}$
$R_{T}=R_{L O A D} /\left(R_{L O A D}+R_{O N}\right)$

The signal transfer characteristic is dependent on the switch channel capacitance, $\mathrm{C}_{\mathrm{Ds}}$. This capacitance creates a frequency zero in the numerator of the transfer function $\mathrm{A}(\mathrm{s})$. Because the switch on resistance is small, this zero usually occurs at high frequencies. The bandwidth is a function of the switch output capacitance combined with $\mathrm{C}_{\mathrm{Ds}}$ and the load capacitance. The frequency pole corresponding to these capacitances appears in the denominator of $\mathrm{A}(\mathrm{s})$.

The dominant effect of the output capacitance, $C_{D}$, causes the pole breakpoint frequency to occur first. Therefore, in order to maximize bandwidth, a switch must have a low input and output capacitance and low on resistance (see Figure 11).

## OFF ISOLATION

Off isolation is a measure of the input signal coupled through an off switch to the switch output. The capacitance, $C_{\text {DS }}$, couples the input signal to the output load, when the switch is off, as shown in Figure 22.


Figure 22. Off Isolation Is Affected by External Load Resistance and Capacitance

The larger the value of $C_{D S}$, the larger the value of feedthrough produced. Figure 9 illustrates the drop in off isolation as a function of frequency. From dc to roughly 1 MHz , the switch shows better than -80 dB isolation. Up to frequencies of 10 MHz , the off isolation remains better than -60 dB . As the frequency increases, more and more of the input signal is coupled through to the output. Off isolation can be maximized by choosing a switch with the smallest $C_{D S}$ possible. The values of load resistance and capacitance also affect off isolation because they contribute to the coefficients of the poles and zeros in the transfer function of the switch when open.

$$
A(s)=\left[\frac{s\left(R_{L O A D} C_{D S}\right)}{s\left(R_{L O A D}\right)\left(C_{L O A D}+C_{D}+C_{D S}\right)+1}\right]
$$

## OUTLINE DIMENSIONS



Figure 23. 8-Lead Mini Small Outline Package [MSOP] (RM-8)
Dimensions shown in millimeters


## ADG721/ADG722/ADG723

## ORDERING GUIDE

| Model ${ }^{1}$ | Temperature Range | Package Description | Package Option | Branding ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: |
| ADG721BRM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | S6B |
| ADG721BRM-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | S6B |
| ADG721BRM-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | S6B |
| ADG721BRMZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | \#S6B |
| ADG721BRMZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | \#S6B |
| ADG721BRMZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | \#S6B |
| ADG721ACPZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead LFCSP_WD | CP-8-4 | 17 |
| ADG721ACPZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead LFCSP_WD | CP-8-4 | 17 |
| ADG722BRM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | S7B |
| ADG722BRM-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | S7B |
| ADG722BRMZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | \#S7B |
| ADG722BRMZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | \#S7B |
| ADG722BRMZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | \#S7B |
| ADG722ACPZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead LFCSP_WD | CP-8-4 | OU |
| ADG722ACPZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead LFCSP_WD | CP-8-4 | OU |
| ADG723BRM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | S8B |
| ADG723BRM-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | S8B |
| ADG723BRM-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | S8B |
| ADG723BRMZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | \#S8B |
| ADG723BRMZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | \#S8B |
| ADG723BRMZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | \#S8B |
| ADG723ACPZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead LFCSP_WD | CP-8-4 | S2N |
| ADG723ACPZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead LFCSP_WD | CP-8-4 | S2N |

[^3]Data Sheet ADG721/ADG722/ADG723

NOTES

## NOTES

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
ADG722BRMZ-REEL7 ADG722BRMZ ADG721BRM-REEL ADG722BRMZ-REEL ADG723BRMZ ADG723ACPZ-
REEL7 ADG721BRM-REEL7 ADG721BRMZ-REEL7 ADG723BRM ADG721BRMZ ADG723BRMZ-REEL
ADG721BRMZ-REEL ADG723BRMZ-REEL7 ADG723BRM-REEL7 ADG721BRM


[^0]:    ${ }^{1}$ Temperature range: A, B grades, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. All specifications apply to both grades unless otherwise stated.
    ${ }^{2}$ Guaranteed by design; not subject to production test.

[^1]:    ${ }^{1}$ Temperature range: $\mathrm{A}, \mathrm{B}$ Grades, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. All specifications apply to both grades unless otherwise stated.
    ${ }^{2}$ Guaranteed by design; not subject to production test.

[^2]:    ${ }^{1}$ Assumes exposed paddle is tied to ground.

[^3]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part; \# denotes lead-free product may be top or bottom marked.
    ${ }^{2}$ Branding = due to package size limitations, these three characters represent the part number.

