











LMH6551 SNOSAK7D - FEBRUARY 2005 - REVISED JANUARY 2015

LMH6551 Differential, High-Speed Op Amp

Features

- 370 MHz -3-dB Bandwidth ($V_{OUT} = 0.5 V_{PP}$)
- 50 MHz 0.1-dB Bandwidth
- 2400 V/us Slew Rate
- 18 ns Settling Time to 0.05%
- -94/-96 dB HD2/HD3 at 5 MHz

Applications

- Differential AD Driver
- Video Over Twisted-Pair
- Differential Line Driver
- Single End to Differential Converter
- High-Speed Differential Signaling
- IF/RF Amplifier
- SAW Filter Buffer/Driver

3 Description

The LMH6551 device is a high-performance voltage feedback differential amplifier and is part of the LMH™ integrated circuits family of devices. The LMH6551 has the high speed and low distortion necessary for driving high-performance ADCs as well as the current handling capability to drive signals over balanced transmission lines like CAT 5 data cables. The LMH6551 can handle a wide range of video and data formats.

With external gain set resistors, the LMH6551 can be used at any desired gain. Gain flexibility coupled with high speed makes the LMH6551 suitable for use as an IF amplifier in high-performance communications equipment.


The LMH6551 is available in the space-saving SOIC and VSSOP packages.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMH6551	SOIC (8)	4.90 mm × 3.91 mm
	VSSOP (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application



For $R_M \ll R_G$:

DesignTarget:

$$A_{v} = \frac{v_{O}}{V_{I}} \cong \frac{R_{F}}{R_{G}}$$

$$1) \text{ Set } R_{T} = \frac{1}{\frac{1}{R_{S}} - \frac{1}{R_{IN}}}$$

$$R_{IN} \cong \frac{2R_{G}(1 + A_{v})}{2 + A_{v}}$$

$$2) \text{ Set } R_{M} = R_{T} \parallel R_{S}$$

$$A_{v} = \frac{V_{O}}{V_{I}} \cong \frac{R_{F}}{R_{G}}$$
 1) Set $R_{T} = \frac{1}{\frac{1}{R_{S}} - \frac{1}{R_{IN}}}$

2) Set
$$R_M = R_T ||R_S|$$



Table of Contents

1	Features 1		8.3 Feature Description	13
2	Applications 1		8.4 Device Functional Modes	13
3	Description 1	9	Application and Implementation	14
4	Typical Application 1		9.1 Application Information	14
5	Revision History2		9.2 Typical Applications	14
6	Pin Configuration and Functions	10	Power Supply Recommendations	<mark>2</mark> 1
7	Specifications	11	Layout	22
•	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	
	7.1 Absolute Maximum Ratings		11.2 Layout Example	
	7.3 Recommended Operating Conditions		11.3 Power Dissipation	
	7.4 Thermal Information		11.4 ESD Protection	23
	7.5 Electrical Characteristics: ±5 V	12	Device and Documentation Support	<mark>2</mark> 4
	7.6 Electrical Characteristics: 5 V		12.1 Documentation Support	
	7.7 Electrical Characteristics: 3.3 V ⁽⁴⁾		12.2 Trademarks	
	7.8 Typical Performance Characteristics		12.3 Electrostatic Discharge Caution	24
8	Detailed Description		12.4 Glossary	
U	8.1 Overview	13	Mechanical, Packaging, and Orderable	
	8.2 Functional Block Diagram		morniquon	2-

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (March 2013) to Revision D

Page


Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and


Changes from Revision B (March 2013) to Revision C

Page



6 Pin Configuration and Functions





Pin Functions

PIN		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
-IN	1	I	Negative Input
VCM	2	I	Output Common-Mode Voltage
V+	3	Р	Positive Supply
+OUT	4	0	Positive Output
-OUT	5	0	Negative Output
V-	6	Р	Negative Supply
NC	7	_	No Connection
+IN	8	1	Positive Input

7 Specifications

7.1 Absolute Maximum Ratings (1)(2)(3)

	MIN	MAX	UNIT
Supply Voltage		13.2	٧
Common-Mode Input Voltage		±Vs	٧
Maximum Input Current (pins 1, 2, 7, 8)		30	mA
Maximum Output Current (pins 4, 5)	See (4)		
Maximum Junction Temperature		150	ů
Storage Temperature, T _{stg}	-65	150	°C

⁽¹⁾ Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.

7.2 ESD Ratings

			VALUE	UNIT
\ /		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V _(ESD) Electrostatic discharge		Machine model (MM)	±200	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

⁽³⁾ For Soldering Information, see Product Folder at www.ti.com and SNOA549.

⁽⁴⁾ The maximum output current (I_{OUT}) is determined by device power dissipation limitations.



7.3 Recommended Operating Conditions

	MIN	NOM MAX	UNIT
Operating Temperature Range	-40	+125	°C
Total Supply Voltage	3	12	V

7.4 Thermal Information

		LMH	6551	
	THERMAL METRIC ⁽¹⁾	D DGK		UNIT
		8 PINS	8 PINS	
R _{0JA} Ju	unction-to-ambient thermal resistance (2)	150	235	°C/W

- For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} and T_A . The maximum allowable power dissipation at any ambient temperature is $P_{D} = (T_{J(MAX)} T_A)/\theta_{JA}$. All numbers apply for package soldered directly into a 2 layer PC board with zero air flow.

7.5 Electrical Characteristics: ±5 V⁽¹⁾

Single-ended in differential out, T_A = 25°C, G = +1, V_S = ±5 V, V_{CM} = 0 V, R_F = R_G = 365 Ω , R_L = 500 Ω ; unless specified.

	PARAMETER	TEST COND	DITIONS	MIN ⁽²⁾	TYP (3)	MAX ⁽²⁾	UNIT
AC PERI	FORMANCE (DIFFERENTIAL)						
SSBW	Small Signal -3 dB Bandwidth	$V_{OUT} = 0.5 V_{PP}$			370		MHz
LSBW	Large Signal -3 dB Bandwidth	V _{OUT} = 2 V _{PP}			340		MHz
	Large Signal -3 dB Bandwidth	V _{OUT} = 4 V _{PP}			320		MHz
	0.1 dB Bandwidth	V _{OUT} = 2 V _{PP}			50		MHz
	Slew Rate	4-V Step ⁽⁴⁾			2400		V/µs
	Rise/Fall Time	2-V Step			1.8		ns
	Settling Time	2-V Step, 0.05%			18		ns
V _{CM} PIN	AC PERFORMANCE (COMMON-MOD	E FEEDBACK AMPLIFIER	2)	1			
	Common-Mode Small Signal Bandwidth	V _{CM} bypass capacitor re	emoved		200		MHz
DISTORT	TION AND NOISE RESPONSE	<u>'</u>		1			
HD2		$V_{O} = 2 V_{PP}, f = 5 MHz,$	R _L =800 Ω		-94		dBc
HD2		$V_O = 2 V_{PP}$, $f = 20MHz$, R _L =800 Ω		-85		dBc
HD3		$V_O = 2 V_{PP}$, $f = 5 MHz$,	R _L =800 Ω		-96		dBc
HD3		V _O = 2 V _{PP} , f = 20 MHz	z, R _L =800 Ω		-72		dBc
e _n	Input Referred Voltage Noise	Freq ≥ 1 MHz			6.0		nV/√ Hz
i _n	Input Referred Noise Current	Freq ≥ 1 MHz			1.5		pA/√Hz
INPUT C	HARACTERISTICS (DIFFERENTIAL)						
V _{OSD}	Input Offset Voltage	Differential Mode, V _{ID}			0.5	±4	mV
		$= 0, V_{CM} = 0$	At extreme temperatures			±6	
	Input Offset Voltage Average Temperature Drift ⁽⁵⁾				-0.8		μV/°C
I _{BI}	Input Bias Current ⁽⁶⁾				-4	0 -10	μA
	Input Bias Current Average Temperature Drift ⁽⁵⁾				- 2.6		nA/°C

(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T_J = T_A. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$.

Product Folder Links: LMH6551

- Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods.
- Typical numbers are the most likely parametric norm.
- Slew Rate is the average of the rising and falling edges.
- Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.

(6) Negative input current implies current flowing out of the device.

Submit Documentation Feedback

Copyright © 2005-2015, Texas Instruments Incorporated



Electrical Characteristics: ±5 V⁽¹⁾ (continued)

Single-ended in differential out, T_A = 25°C, G = +1, V_S = ±5 V, V_{CM} = 0 V, R_F = R_G = 365 Ω , R_L = 500 Ω ; unless specified.

	PARAMETER	TEST COND	ITIONS	MIN ⁽²⁾	TYP (3)	MAX (2)	UNIT
			Difference in Bias currents between the		0.03		μA
		two inputs					
CMRR	Common-Mode Rejection Ratio	$DC, V_{CM} = 0 V, V_{ID} = 0$	V	72	80		dBc
R_{IN}	Input Resistance	Differential			5		МΩ
C _{IN}	Input Capacitance	Differential			1		pF
CMVR	Input Common-Mode Voltage Range	CMRR > 53dB		+3.1 -4.6	+3.2 -4.7		V
V _{CM} PIN I	NPUT CHARACTERISTICS (COMMON-N	MODE FEEDBACK AMP	LIFIER)				
Vosc	Input Offset Voltage	Common Mode, V _{ID} =			0.5	±5	mV
		0	At extreme temperatures			±8	
	Input Offset Voltage Average Temperature Drift ⁽⁵⁾				8.2		μV/°C
	Input Bias Current ⁽⁶⁾				-2		μA
	V _{CM} CMRR	$V_{ID} = 0 \text{ V}, 1-\text{V step on } V_{OD}$	V _{CM} pin, measure	70	75		dB
	Input Resistance				25		kΩ
	Common-Mode Gain	$\Delta V_{O,CM}/\Delta V_{CM}$		0.995	0.999	1.005	V/V
OUTPUT	PERFORMANCE					· ·	
	Output Voltage Swing	Single-Ended, Peak to		±7.38	±7.8		V
		Peak	At extreme temperatures	±7.18			
	Output Common-Mode Voltage Range	$V_{ID} = 0 V$,		±3.69	±3.8		V
I _{OUT}	Linear Output Current	V _{OUT} = 0V		±50	±65		mA
I _{SC}	Short Circuit Current	Output Shorted to Grou V _{IN} = 3-V Single-Ended			140		mA
	Output Balance Error	ΔV_{OUT} Common Mode $/\Delta V_{OUT}$ DIfferential , V_{OUT} Differential , I_{OUT} Differential , $I_$			-7 0		dB
MISCELL	ANEOUS PERFORMANCE						
A _{VOL}	Open Loop Gain	Differential			70		dB
PSRR	Power Supply Rejection Ratio	DC, $\Delta V_S = \pm 1 \text{ V}$		74	90		dB
	Supply Current	R _L = ∞		11	12.5	14.5	mA
			At extreme temperatures			16.5	

⁽⁷⁾ The maximum output current (I_{OUT}) is determined by device power dissipation limitations.



7.6 Electrical Characteristics: 5 V⁽¹⁾

Single-ended in differential out. $T_A = 25^{\circ}C$, G = +1, $V_S = 5$ V, $V_{CM} = 2.5$ V, $R_F = R_C = 365$ Ω , $R_I = 500$ Ω : unless specified.

	PARAMETER	TEST CONDI	TIONS	MIN ⁽²⁾	TYP (3)	MAX ⁽²⁾	UNIT
SSBW	Small Signal -3 dB Bandwidth	$R_L = 500 \ \Omega, \ V_{OUT} = 0.5$	V_{PP}		350		MHz
LSBW	Large Signal −3 dB Bandwidth	$R_L = 500 \Omega, V_{OUT} = 2 V$	PP		300		MHz
	0.1 dB Bandwidth	V _{OUT} = 2 V _{PP}	V _{OUT} = 2 V _{PP}		50		MHz
	Slew Rate	4-V Step (4)			1800		V/µs
	Rise/Fall Time, 10% to 90%	4-V Step			2		ns
	Settling Time	4-V Step, 0.05%			17		ns
V _{CM} PIN	AC PERFORMANCE (COMMON-MO	DE FEEDBACK AMPLIFIE	R)			· · · · · · · · · · · · · · · · · · ·	
	Common-Mode Small Signal Bandwidth				170		MHz
DISTOR	TION AND NOISE RESPONSE	1	,			'	
HD2	2 nd Harmonic Distortion	$V_0 = 2 V_{PP}, f = 5 MHz,$	R _L =800 Ω		-84		dBc
HD2		$V_{O} = 2 V_{PP}, f = 20 MHz$, R _L =800 Ω		-69		dBc
HD3	3 rd Harmonic Distortion	$V_{O} = 2 V_{PP}, f = 5 MHz,$	R _L =800 Ω		-93		dBc
HD3		$V_0 = 2 V_{PP}, f = 20 MHz$, R _L =800 Ω		-67		dBc
e _n	Input Referred Noise Voltage	Freq ≥ 1 MHz			6.0		nV/√ Hz
in	Input Referred Noise Current	Freq ≥ 1 MHz			1.5		pA/√ Hz
	CHARACTERISTICS (DIFFERENTIAL)					
V _{OSD}	Input Offset Voltage	Differential Mode, V _{ID} =			0.5	±4	mV
002	·		At extreme temperatures			±6	
	Input Offset Voltage Average Temperature Drift ⁽⁵⁾				-0.8		μV/°C
I _{BIAS}	Input Bias Current ⁽⁶⁾				-4	0 -10	μΑ
	Input Bias Current Average Temperature Drift ⁽⁵⁾				-3		nA/°C
	Input Bias Current Difference	Difference in Bias curre two inputs	nts between the		0.03		μΑ
CMRR	Common-Mode Rejection Ratio	DC, $V_{ID} = 0 V$		70	78		dBc
	Input Resistance	Differential			5		МΩ
	Input Capacitance	Differential			1		pF
V _{ICM}	Input Common-Mode Range	CMRR > 53 dB		+3.1 +0.4	+3.2 +0.3		
V _{CM} PIN	INPUT CHARACTERISTICS (COMMO	ON-MODE FEEDBACK AMI	PLIFIER)				
	Input Offset Voltage	Common Mode, V _{ID} =		-	0.5	±5	mV
		0 At	At extreme temperatures			±8	
	Input Offset Voltage Average Temperature Drift				5.8		μV/°C
	Input Bias Current			-	3		μΑ
	V _{CM} CMRR	$V_{ID} = 0$, 1V step on V_{CM} pin, me	asure V _{OD}	70	75		dB
	Input Resistance	V _{CM} pin to ground			25		kΩ

⁽¹⁾ Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$.

Product Folder Links: LMH6551

Submit Documentation Feedback

Copyright © 2005-2015, Texas Instruments Incorporated

⁽²⁾ Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods.

Typical numbers are the most likely parametric norm.

Slew Rate is the average of the rising and falling edges.

⁽⁵⁾ Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.

Negative input current implies current flowing out of the device. (6)



Electrical Characteristics: 5 V⁽¹⁾ (continued)

Single-ended in differential out, $T_A = 25^{\circ}C$, G = +1, $V_S = 5$ V, $V_{CM} = 2.5$ V, $R_F = R_G = 365$ Ω , $R_I = 500$ Ω ; unless specified.

PARAMETER		TEST COND	ITIONS	MIN ⁽²⁾	TYP (3)	MAX (2)	UNIT
	Common-Mode Gain	$\Delta V_{O,CM}/\Delta V_{CM}$		0.995	0.991	1.005	V/V
OUTPUT	Γ PERFORMANCE						
V _{OUT}	Output Voltage Swing	Single-Ended, Peak to V, V _{CM} = 0 V	Peak, V _S = ±2.5	±2.4	±2.8		V
I _{OUT}	Linear Output Current	V _{OUT} = 0-V Differential		±45	±60		mA
I _{SC}	Output Short Circuit Current		Output Shorted to Ground V _{IN} = 3-V Single-Ended ⁽⁷⁾		230		mA
CMVR	Output Common-Mode Voltage Range	$V_{ID} = 0$, $V_{CM}pin = 1.2 \text{ V}$ and 3.8 V $\Delta V_{OUT}Common Mode$ $\Delta V_{OUT}DIfferential$, $V_{OUT} = 1 \text{ Vpp}$ Differential, $I_{OUT} = 1 \text{ Vpp}$		3.72 1.23	3.8 1.2		V
	Output Balance Error				- 65		dB
MISCEL	LANEOUS PERFORMANCE						
	Open Loop Gain	DC, Differential			70		dB
PSRR	Power Supply Rejection Ratio	DC, $\Delta V_S = \pm 0.5 \text{ V}$		72	88		dB
Is	Supply Current	R _L = ∞		10	11.5	13.5	mA
			At extreme temperatures			15.5	

⁽⁷⁾ The maximum output current (I_{OUT}) is determined by device power dissipation limitations.

7.7 Electrical Characteristics: 3.3 V⁽¹⁾

Single-ended in differential out, $T_A = 25^{\circ}$ C, G = +1, $V_S = 3.3$ V, $V_{CM} = 1.65$ V, $R_F = R_G = 365$ Ω , $R_I = 500$ Ω ; unless specified.

	PARAMETER	TEST CONDITIONS	MIN (2) TYP (3) MAX	(2) UNIT
SSBW	Small Signal -3 dB Bandwidth	$R_L = 500 \Omega, V_{OUT} = 0.5 V_{PP}$	320	MHz
LSBW	Large Signal −3 dB Bandwidth	$R_L = 500 \Omega$, $V_{OUT} = 1 V_{PP}$	300	MHz
	Slew Rate	1-V Step ⁽⁴⁾	700	V/µs
	Rise/Fall Time, 10% to 90%	1-V Step	2	ns
V _{CM} PIN	AC PERFORMANCE (COMMON-MOI	DE FEEDBACK AMPLIFIER)		
	Common-Mode Small Signal Bandwidth		95	MHz
DISTORT	TION AND NOISE RESPONSE			
HD2	2 nd Harmonic Distortion	$V_{O} = 1 V_{PP}, f = 5 MHz, R_{L} = 800 \Omega$	-93	dBc
HD2		$V_{O} = 1 V_{PP}, f = 20 MHz, R_{L}=800 \Omega$	-74	dBc
HD3	3 rd Harmonic Distortion	$V_{O} = 1 \ V_{PP}, f = 5 \ MHz, R_{L} = 800 \ \Omega$	-85	dBc
HD3		$V_{O} = 1 V_{PP}, f = 20 MHz, R_{L} = 800 \Omega$	-69	dBc

⁽¹⁾ Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$. Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlation using

Statistical Quality Control (SQC) methods.

Typical numbers are the most likely parametric norm.

Slew Rate is the average of the rising and falling edges.



Electrical Characteristics: 3.3 V⁽¹⁾ (continued)

Single-ended in differential out, T_A = 25°C, G = +1, V_S = 3.3 V, V_{CM} = 1.65 V, R_F = R_G = 365 Ω , R_L = 500 Ω ; unless specified.

	PARAMETER	TEST CONDITIONS	MIN (2) TYP (3)	MAX (2)	UNIT
INPUT CH	HARACTERISTICS (DIFFERENTIAL)				
V _{OSD}	Input Offset Voltage	Differential Mode, V _{ID} = 0, V _{CM} = 0	1		mV
	Input Offset Voltage Average Temperature Drift ⁽⁵⁾		1.6	1	μV/°C
I _{BIAS}	Input Bias Current ⁽⁶⁾		-8		μΑ
	Input Bias Current Average Temperature Drift ⁽⁵⁾		9.5		nA/°C
	Input Bias Current Difference	Difference in Bias currents between the two inputs	0.3		μΑ
CMRR	Common-Mode Rejection Ratio	DC, V _{ID} = 0 V	78	1	dBc
	Input Resistance	Differential	5		МΩ
	Input Capacitance	Differential	1		pF
V_{ICM}	Input Common-Mode Range	CMRR > 53 dB	+1.5 +0.3		
V _{CM} PIN II	NPUT CHARACTERISTICS (COMMO	N-MODE FEEDBACK AMPLIFIER)			
	Input Offset Voltage	Common Mode, V _{ID} = 0	1	±5	mV
	Input Offset Voltage Average Temperature Drift		18.6	i	μV/°C
	Input Bias Current		3	1	μΑ
	V _{CM} CMRR	$V_{ID} = 0$, 1-V step on V_{CM} pin, measure V_{OD}	60		dB
	Input Resistance	V _{CM} pin to ground	25		kΩ
	Common-Mode Gain	$\Delta V_{O,CM}/\Delta V_{CM}$	0.999)	V/V
OUTPUT	PERFORMANCE			•	
V _{OUT}	Output Voltage Swing	Single-Ended, Peak to Peak, V_S = 3.3 V, V_{CM} = 1.65 V	±0.75 ±0.9		V
l _{OUT}	Linear Output Current	V _{OUT} = 0-V Differential	±30 ±40		mA
I _{SC}	Output Short Circuit Current	Output Shorted to Ground V _{IN} = 2-V Single-Ended ⁽⁷⁾	200		mA
CMVR	Output Common-Mode Voltage Range	$V_{ID} = 0$, $V_{CM}pin = 1.2 V$ and 2.1 V	2.1 1.2		V
	Output Balance Error	$ \begin{array}{c} \Delta V_{OUT} Common \ Mode \ / \Delta V_{OUT} DIfferential, \\ V_{OUT} = 1 \text{-} Vpp \ Differential, \ f = 10 \ MHz \end{array} $	-65		dB
MISCELL	ANEOUS PERFORMANCE				
	Open Loop Gain	DC, Differential	70		dB
PSRR	Power Supply Rejection Ratio	DC, $\Delta V_S = \pm 0.5 \text{ V}$	75	·	dB
Is	Supply Current	R _L = ∞	8		mA

Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.

⁽⁶⁾


Negative input current implies current flowing out of the device.

The maximum output current (I_{OUT}) is determined by device power dissipation limitations.



7.8 Typical Performance Characteristics

(T_A = 25°C, V_S = ± 5 V, R_L = 500 Ω , R_F = R_G = 365 Ω ; Unless Specified).



Copyright © 2005–2015, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

Typical Performance Characteristics (continued)

(T_A = 25°C, V_S = \pm 5 V, R_L = 500 Ω , R_F = R_G = 365 Ω ; Unless Specified).




Figure 7. Large Signal Pulse Response




Figure 8. Output Common-Mode Pulse Response




Figure 9. Distortion vs Frequency




Figure 10. Distortion vs Frequency




Figure 11. Distortion vs Frequency




Figure 12. Distortion vs Supply Voltage (Split Supplies)

Submit Documentation Feedback

Copyright © 2005–2015, Texas Instruments Incorporated



Typical Performance Characteristics (continued)

(T_A = 25°C, V_S = ± 5 V, R_L = 500 Ω , R_F = R_G = 365 Ω ; Unless Specified).




Figure 13. Distortion vs Supply Voltage (Single Supply)




Figure 14. Maximum V_{OUT} vs I_{OUT}




Figure 15. Minimum V_{OUT} vs I_{OUT}




Figure 16. Closed-Loop Output Impedance




Figure 17. Closed-Loop Output Impedance





Figure 18. Closed-Loop Output Impedance



Typical Performance Characteristics (continued)

(T_A = 25°C, V_S = \pm 5 V, R_L = 500 Ω , R_F = R_G = 365 Ω ; Unless Specified).






8 Detailed Description

8.1 Overview

The LMH6551 is a fully differential amplifier designed to provide low distortion amplification to wide bandwidth differential signals. The LMH6551, though fully integrated for ultimate balance and distortion performance, functionally provides three channels. Two of these channels are the V+ and V− signal path channels, which function similarly to inverting mode operational amplifiers and are the primary signal paths. The third channel is the common-mode feedback circuit. This is the circuit that sets the output common mode as well as driving the V+ and V− outputs to be equal magnitude and opposite phase, even when only one of the two input channels is driven. The common-mode feedback circuit allows single-ended to differential operation.

8.2 Functional Block Diagram



8.3 Feature Description

The LMH6551 combines a core differential I/O, high-gain block with an output common-mode sense that is compared to a reference voltage and then fed back into the main amplifier block to control the average output to that reference. The differential I/O block is a classic, high open-loop gain stage. The high-speed differential outputs include an internal averaging resistor network to sense the output common-mode voltage. This voltage is compared by a separate VCM error amplifier to the voltage on the VOCM pin. If floated, this reference is at half the total supply voltage across the device using two $50\text{-k}\Omega$ resistors. This VCM error amplifier transmits a correction signal into the main amplifier to force the output average voltage to meet the target voltage on the VOCM pin.

8.4 Device Functional Modes

This wideband FDA requires external resistors for correct signal-path operation. When configured for the desired input impedance and gain setting with these external resistors, the amplifier can be either *on* with the PD pin asserted to a voltage greater than Vs- + 1.7 V, or turned *off* by asserting PD low. Disabling the amplifier shuts off the quiescent current and stops correct amplifier operation. The signal path is still present for the source signal through the external resistors. The VOCM control pin sets the output average voltage. Left open, VOCM defaults to an internal midsupply value. Driving this high-impedance input with a voltage reference within its valid range sets a target for the internal VCM error amplifier.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LMH6551 is a fully differential amplifier designed to provide low distortion amplification to wide bandwidth differential signals. The LMH6551, though fully integrated for ultimate balance and distortion performance, functionally provides three channels. Two of these channels are the V^+ and V^- signal path channels, which function similarly to inverting mode operational amplifiers and are the primary signal paths. The third channel is the common-mode feedback circuit. This is the circuit that sets the output common mode as well as driving the V^+ and V^- outputs to be equal magnitude and opposite phase, even when only one of the two input channels is driven. The common-mode feedback circuit allows single-ended to differential operation.

The LMH6551 is a voltage feedback amplifier with gain set by external resistors. Output common-mode voltage is set by the V_{CM} pin. This pin should be driven by a low impedance reference and should be bypassed to ground with a 0.1 μ F ceramic capacitor. Any signal coupling into the V_{CM} will be passed along to the output and will reduce the dynamic range of the amplifier.

9.2 Typical Applications

9.2.1 Typical Fully Differential Application




Figure 23. Typical Fully Differential Application Schematic

9.2.1.1 Design Requirements

Applications using fully differential amplifiers have several requirements. The main requirements are high linearity and good signal amplitude. Linearity is accomplished by using well matched feedback and gain set resistors as well as an appropriate supply voltage. The signal amplitude can be tailored by using an appropriate gain. In this design, the gain is set for a gain of 2 (Rf=500/ RG=250) and the distortion criteria is better than -90 dBc at a frequency of 5 Mhz for HD2 and HD3. The supply voltage is set for ±5 V and the output common mode is 0 V.

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Fully Differential Operation

The LMH6551 will perform best when used with split supplies and in a fully differential configuration. See Figure 23 and Figure 24 for recommend circuits.



The circuit shown in Figure 23 is a typical fully differential application as might be used to drive an ADC. In this circuit closed loop gain, $(A_V) = V_{OUT}/V_{IN} = R_F/R_G$. For all the applications in this data sheet V_{IN} is presumed to be the voltage presented to the circuit by the signal source. For differential signals this will be the difference of the signals on each input (which will be double the magnitude of each individual signal), while in single-ended inputs it will just be the driven input signal.

The resistors R_O help keep the amplifier stable when presented with a load C_L as is typical in an analog to digital converter (ADC). When fed with a differential signal, the LMH6551 provides excellent distortion, balance and common-mode rejection provided the resistors R_F , R_G and R_O are well matched and strict symmetry is observed in board layout. With a DC CMRR of over 80dB, the DC and low frequency CMRR of most circuits will be dominated by the external resistors and board trace resistance. At higher frequencies board layout symmetry becomes a factor as well. Precision resistors of at least 0.1% accuracy are recommended and careful board layout will also be required.





Figure 24. Fully Differential Cable Driver

With up to 15 V_{PP} differential output voltage swing and 80 mA of linear drive current the LMH6551 makes an excellent cable driver as shown in Figure 24. The LMH6551 is also suitable for driving differential cables from a single-ended source.

The LMH6551 requires supply bypassing capacitors as shown in Figure 25 and Figure 26. The 0.01 μ F and 0.1 μ F capacitors should be leadless SMT ceramic capacitors and should be no more than 3 mm from the supply pins. The SMT capacitors should be connected directly to a ground plane. Thin traces or small vias will reduce the effectiveness of bypass capacitors. Also shown in both figures is a capacitor from the V_{CM} pin to ground. The V_{CM} pin is a high impedance input to a buffer which sets the output common-mode voltage. Any noise on this input is transferred directly to the output. Output common-mode noise will result in loss of dynamic range, degraded CMRR, degraded Balance and higher distortion. The V_{CM} pin should be bypassed even if the pin in not used. There is an internal resistive divider on chip to set the output common-mode voltage to the mid point of the supply pins. The impedance looking into this pin is approximately 25 k Ω . If a different output common-mode voltage is desired drive this pin with a clean, accurate voltage reference.








Figure 25. Split Supply Bypassing Capacitors

Figure 26. Single Supply Bypassing Capacitors


9.2.1.2.2 Capacitive Drive


As noted in Driving Analog-to-Digital Converters, capacitive loads should be isolated from the amplifier output with small valued resistors. This is particularly the case when the load has a resistive component that is 500 Ω or higher. A typical ADC has capacitive components of around 10 pF and the resistive component could be 1000 Ω or higher. If driving a transmission line, such as $50-\Omega$ coaxial or $100-\Omega$ twisted pair, using matching resistors will be sufficient to isolate any subsequent capacitance. For other applications see Figure 28 and Figure 4 in Typical Performance Characteristics.

9.2.1.3 Application Curves

Many application circuits will have capacitive loading. As shown in Figure 4, amplifier bandwidth is reduced with increasing capacitive load, so parasitic capacitance should be strictly limited.

In order to guarantee stability resistance should be added between the capacitive load and the amplifier output pins. The value of the resistor is dependent on the amount of capacitive load as shown in Figure 5. This resistive value is a suggestion. System testing will be required to determine the optimal value. Using a smaller resistor will retain more system bandwidth at the expense of overshoot and ringing, while larger values of resistance will reduce overshoot but will also reduce system bandwidth.





Submit Documentation Feedback



9.2.2 Single-Ended Input to Differential Output

The LMH6551 provides excellent performance as an active balun transformer. Figure 29 shows a typical application where an LMH6551 is used to produce a differential signal from a single-ended source.

In single-ended input operation the output common-mode voltage is set by the V_{CM} pin as in fully differential mode. Also, in this mode the common-mode feedback circuit must recreate the signal that is not present on the unused differential input pin. Figure 22 is the measurement of the effectiveness of this process. The common-mode feedback circuit is responsible for ensuring balanced output with a single-ended input. Balance error is defined as the amount of input signal that couples into the output common mode. It is measured as the undesired output common-mode swing divided by the signal on the input. Balance error can be caused by either a channel to channel gain error, or phase error. Either condition will produce a common-mode shift. Figure 22 measures the balance error with a single-ended input as that is the most demanding mode of operation for the amplifier.

Supply and V_{CM} pin bypassing are also critical in this mode of operation. See the above section on *Fully Differential Operation* for bypassing recommendations and also see Figure 25 and Figure 26 for recommended supply bypassing configurations.




Figure 29. Single-Ended In to Differential Out



9.2.3 Single Supply Operation

The input stage of the LMH6551 has a built in offset of 0.7 V towards the lower supply to accommodate single supply operation with single-ended inputs. As shown in Figure 29, the input common-mode voltage is less than the output common voltage. It is set by current flowing through the feedback network from the device output. The input common-mode range of 0.4 V to 3.2 V places constraints on gain settings. Possible solutions to this limitation include AC coupling the input signal, using split power supplies and limiting stage gain. AC coupling with single supply is shown in Figure 30.

In Figure 29 closed loop gain = $V_O / V_I \approx R_F / R_G$, where $V_I = V_S / 2$, as long as $R_M << R_G$. Note that in single-ended to differential operation V_I is measured single-ended while V_O is measured differentially. This means that gain is really 1/2 or 6 dB less when measured on either of the output pins separately. Additionally, note that the input signal at R_T (labeled as V_I) is 1/2 of V_S when R_T is chosen to match R_S to R_{IN} .

 V_{ICM} = Input common-mode voltage = $(V_{11}+V_{12}) / 2$.




Figure 30. AC-Coupled for Single Supply Operation

Product Folder Links: LMH6551

John Documentation Feedback



9.2.4 Driving Analog-to-Digital Converters

Analog-to-digital converters (ADC) present challenging load conditions. They typically have high-impedance inputs with large and often variable capacitive components. As well, there are usually current spikes associated with switched capacitor or sample and hold circuits. Figure 31 shows a typical circuit for driving an ADC. The two 56- Ω resistors serve to isolate the capacitive loading of the ADC from the amplifier and ensure stability. In addition, the resistors form part of a low pass filter which helps to provide anti alias and noise reduction functions. The two 39-pF capacitors help to smooth the current spikes associated with the internal switching circuits of the ADC and also are a key component in the low pass filtering of the ADC input. In the circuit of Figure 31the cutoff frequency of the filter is $1/(2^*\pi^*56\ \Omega^*(39\ pF + 14pF)) = 53\ MHz$ (which is slightly less than the sampling frequency). Note that the ADC input capacitance must be factored into the frequency response of the input filter, and that being a differential input the effective input capacitance is double. Also as shown in Figure 31 the input capacitance to many ADCs is variable based on the clock cycle. See the data sheet for your particular ADC for details.




Figure 31. Driving an ADC

The amplifier and ADC should be located as closely together as possible. Both devices require that the filter components be in close proximity to them. The amplifier needs to have minimal parasitic loading on the output traces and the ADC is sensitive to high frequency noise that may couple in on its input lines. Some high performance ADCs have an input stage that has a bandwidth of several times its sample rate. The sampling process results in all input signals presented to the input stage mixing down into the Nyquist range (DC to Fs/2). See AN-236 for more details on the subsampling process and the requirements this imposes on the filtering necessary in your system.



9.2.5 Using Transformers

Transformers are useful for impedance transformation as well as for single to differential, and differential to single-ended conversion. A transformer can be used to step up the output voltage of the amplifier to drive very high impedance loads as shown in Figure 32. Figure 34 shows the opposite case where the output voltage is stepped down to drive a low-impedance load.

Transformers have limitations that must be considered before choosing to use one. Compared to a differential amplifier, the most serious limitations of a transformer are the inability to pass DC and balance error (which causes distortion and gain errors). For most applications the LMH6551 will have adequate output swing and drive current and a transformer will not be desirable. Transformers are used primarily to interface differential circuits to $50-\Omega$ single-ended test equipment to simplify diagnostic testing.




Figure 32. Transformer Out High-Impedance Load

$$V_{L} = \frac{V_{IN} * A_{V} * N}{\left(\frac{2 R_{OUT} * N^{2}}{R_{L}} + 1\right)}$$

$$WHERE V_{IN} = DIFFERENTIAL INPUT VOLTAGE$$

$$N = TRANSFORMER TURNS RATIO = \frac{SECONDARY}{PRIMARY}$$

$$A_{V} = CLOSED LOOP AMPLIFIER GAIN$$

$$R_{OUT} = SERIES OUTPUT MATCHING RESISTOR$$

$$R_{L} = LOAD RESISTOR$$

$$V_{I} = VOLTAGE ACROSS LOAD RESISTOR$$

Figure 33. Calculating Transformer Circuit Net Gain







Figure 34. Transformer Out Low-Impedance Load



 $\begin{aligned} & \text{GAIN} = 1 \\ & \text{C}_1 \text{ IS NOT REQUIRED IF V}_{\text{CM}} = & \text{GROUND} \end{aligned}$

Figure 35. Driving 50-Ω Test Equipment

10 Power Supply Recommendations

The LMH6551 can be used with any combination of positive and negative power supplies as long as the combined supply voltage is between 4.5 V and 12 V. The LMH6551 will provide best performance when the output voltage is set at the mid supply voltage, and when the total supply voltage is between 9 V and 12 V. When selecting a supply voltage that is less than 9 V, it is important to consider both the input common-mode voltage range as well as the output voltage range.

Power supply bypassing as shown in Figure 25 and Figure 26 is important and power supply regulation should be within 5% or better when using a supply voltage near the edges of the operating range.



11 Layout

11.1 Layout Guidelines

The LMH6551 is a very high performance amplifier. In order to get maximum benefit from the differential circuit architecture, board layout and component selection is very critical. The circuit board should have a low inductance ground plane and well bypassed broad supply lines. External components should be leadless surface mount types. The feedback network and output matching resistors should be composed of short traces and precision resistors (0.1%). The output matching resistors should be placed within 3-4 mm of the amplifier as should the supply bypass capacitors. The LMH730154 evaluation board is an example of good layout techniques.

The LMH6551 is sensitive to parasitic capacitances on the amplifier inputs and to a lesser extent on the outputs as well. Ground and power plane metal should be removed from beneath the amplifier and from beneath $R_{\rm F}$ and $R_{\rm G}$.

With any differential signal path symmetry is very important. Even small amounts of asymmetry will contribute to distortion and balance errors.

Texas Instruments offers evaluation board(s) to aid in device testing and characterization and as a guide for proper layout. Generally, a good high frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillations.

11.2 Layout Example




Figure 36. Layout Schematic



11.3 Power Dissipation

The LMH6551 is optimized for maximum speed and performance in the small form factor of the standard SOIC package, and is essentially a dual channel amplifier. To ensure maximum output drive and highest performance, thermal shutdown is not provided. Therefore, it is of utmost importance to make sure that the T_{JMAX} of 150°C is never exceeded due to the overall power dissipation.

Follow these steps to determine the Maximum power dissipation for the LMH6551:

1. Calculate the quiescent (no-load) power:

$$P_{AMP} = I_{CC}^* (V_S)$$

where

$$\bullet \quad V_S = V^+ - V^- \tag{1}$$

Be sure to include any current through the feedback network if V_{OCM} is not mid rail.

2. Calculate the RMS power dissipated in each of the output stages:

$$P_D$$
 (rms) = rms (($V_S - V^+_{OUT}$) * I^+_{OUT}) + rms (($V_S - V^-_{OUT}$) * I^-_{OUT})

where

- V_{OUT} and I_{OUT} are the voltage and the current measured at the output pins of the differential amplifier as if they
 were single-ended amplifiers and V_S is the total supply voltage (2)
- 3. Calculate the total RMS power:

$$P_{T} = P_{AMP} + P_{D}. \tag{3}$$

The maximum power that the LMH6551 package can dissipate at a given temperature can be derived with the following equation:

$$P_{MAX} = (150^{\circ} - T_{AMB})/\theta_{JA}$$

where

- T_{AMB} = Ambient temperature (°C)
- θ_{JA} = Thermal resistance, from junction to ambient, for a given package (°C/W)
- For the SOIC package θ_{JA} is 150°C/W.

(4)

NOTE

If V_{CM} is not 0 V then there will be quiescent current flowing in the feedback network. This current should be included in the thermal calculations and added into the quiescent power dissipation of the amplifier.

11.4 ESD Protection

The LMH6551 is protected against electrostatic discharge (ESD) on all pins. The LMH6551 will survive 2000 V Human Body model and 200 V Machine model events. Under normal operation the ESD diodes have no effect on circuit performance. There are occasions, however, when the ESD diodes will be evident. If the LMH6551 is driven by a large signal while the device is powered down the ESD diodes will conduct. The current that flows through the ESD diodes will either exit the chip through the supply pins or will flow through the device, hence it is possible to power up a chip with a large signal applied to the input pins.



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- OA-15 Frequent Faux Pas in Applying Wideband Current Feedback Amplifiers, SNOA367
- AN-236 An Introduction to the Sampling Theorem, SNAA079

12.2 Trademarks

LMH is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





11-Jan-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMH6551MA/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMH65 51MA	Samples
LMH6551MAX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMH65 51MA	Samples
LMH6551MM	NRND	VSSOP	DGK	8	1000	Non-RoHS & Green	Call TI	Call TI	-40 to 85	AU1A	
LMH6551MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	AU1A	Samples
LMH6551MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	AU1A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

11-Jan-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Sep-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6551MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMH6551MM	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMH6551MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMH6551MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 29-Sep-2019



*All dimensions are nominal

Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6551MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMH6551MM	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMH6551MM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMH6551MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated