ARM-based Flash MCU



SAM4N Series

SUMMARY DATASHEET

SAM4N8/16 Description

The Atmel SAM4N series is a member of a family of Flash microcontrollers based on the high performance 32-bit ARM® Cortex®-M4 RISC processor. It operates at a maximum speed of 100 MHz and features up to 1024 Kbytes of Flash and up to 80 Kbytes of SRAM. The peripheral set includes 3x USARTs, 4x UARTs, 3x TWIs, 1x SPI, as well as 1 PWM timer, 2x three-channel general-purpose 16-bit timers (with stepper motor and quadrature decoder logic support), an RTC, a 10-bit ADC (up to 12-bit with digital averaging) and a 10-bit DAC with an internal voltage reference.

The SAM4N device is a medium range general purpose microcontroller with the best ratio in terms of reduced power consumption, processing power and peripheral set. This enables the SAM4N to sustain a wide range of applications including industrial automation and M2M (machine-to-machine), energy metering, consumer and appliance, building and home control.

It operates from 1.62V to 3.6V and is available in 48-, 64- and 100-pin QFP, 48-, 64-pin QFN, and 100-ball BGA packages.

The SAM4N series offers pin-to-pin compatibility with Atmel SAM4S, SAM3S, SAM3N and SAM7S devices, facilitating easy migration within the portfolio.

The SAM4N series is the ideal migration path from the SAM4S for applications that require a reduced BOM cost.

1. Features

- Core
 - ARM[®] Cortex[®]-M4 running at up to 100 MHz
 - Memory Protection Unit (MPU)
 - Thumb[®]-2 instruction Set
- Pin-to-pin compatible with SAM3N, SAM3S products (48-, 64- and 100-pin versions), SAM4S (64- and 100-pin versions) and SAM7S legacy products (64pin version)
- Memories
 - Up to 1024 Kbytes embedded Flash
 - Up to 80 Kbytes embedded SRAM
 - 8 Kbytes ROM with embedded boot loader routines (UART) and IAP routines, single-cycle access at maximum speed
- System
 - Embedded voltage regulator for single supply operation
 - Power-on-Reset (POR), Brown-out Detector (BOD) and Watchdog for safe operation

- Quartz or ceramic resonator oscillators: 3 to 20 MHz main power with Failure Detection and optional low power 32.768 kHz for RTC or device clock
- High precision 8/12 MHz factory trimmed internal RC oscillator with 4 MHz default frequency for device start-up. In-application trimming access for frequency adjustment
- Slow Clock Internal RC oscillator as permanent low-power mode device clock
- PLL up to 240 MHz for device clock
- Temperature Sensor
- Up to 23 peripheral DMA (PDC) channels

Low Power Modes

- Sleep and Backup modes, down to 0.7 µA in Backup mode
- Low-power RTC

Peripherals

- Up to 3 USARTs with ISO7816, IrDA® (only USART0), RS-485, and SPI Mode
- Up to 4 2-wire UARTs
- Up to 3 Two Wire Interfaces (TWI)
- 1 SPI
- 2 Three-channel 16-bit Timer/Counter with capture, waveform, compare and PWM mode. Quadrature Decoder Logic and 2-bit Gray Up/Down for Stepper Motor
- 1 Four-channel 16-bit PWM
- 32-bit Real-time Timer and RTC with calendar and alarm features

I/Os

- Up to 79 I/O lines with external interrupt capability (edge or level sensitivity), debouncing, glitch filtering and on-die Series Resistor Termination. Individually Programmable Open-drain, Pull-up and Pull-down resistor and Synchronous Output
- Three 32-bit Parallel Input/Output Controllers

Analog

- One 10-bit ADC up to 510 ksamples/sec, with Digital Averaging Function providing Enhanced Resolution
 Mode up to 12-bit, Up to 16-channels
- One 10-bit DAC up to 1 MSamples/sec
- Internal voltage reference, 3V typ

Packages

- 100-lead LQFP, 14 x 14 mm, pitch 0.5 mm/100-ball TFBGA, 9 x 9 mm, pitch 0.8 mm/100-ball VFBGA 7 x 7 mm, pitch 0.65 mm
- 64-lead LQFP, 10 x 10 mm, pitch 0.5 mm/64-pad QFN 9 x 9 mm, pitch 0.5 mm
- 48-lead LQFP, 7 x7 mm, pitch 0.5 mm/48-pad QFN 7 x 7 mm, pitch 0.5 mm



Configuration Summary 1.1

The SAM4N series devices differ in memory size, package and features. Table 1-1 summarizes the configurations of the device family.

Table 1-1. Configuration Summary

Feature	SAM4N16C	SAM4N16B	SAM4N8C	SAM4N8B	SAM4N8A
Flash	1024 Kbytes	1024 Kbytes	512 Kbytes	512 Kbytes	512 Kbytes
SRAM	80 Kbytes	80 Kbytes	64 Kbytes	64 Kbytes	64 Kbytes
Package	LQFP100 TFBGA100 VFBGA100	LQFP64 QFN64	LQFP100 TFBGA100 VFBGA100	LQFP64 QFN64	LQFP48 QFN48
Number of PIOs	79	47	79	47	34
10-bit ADC	17 ch ⁽¹⁾	11 ch ⁽¹⁾	17 ch ⁽¹⁾	11 ch ⁽¹⁾	9 ch ⁽¹⁾
10-bit DAC	1 ch	1 ch	1 ch	1 ch	-
16-bit Timer	6	6 ⁽²⁾	6	6 ⁽²⁾	6 ⁽²⁾
PDC Channels	23	23	23	23	23
USART/ UART	3/4	2/4	3/4	2/4	1/4
SPI	4 ⁽³⁾	3(3)	4 ⁽³⁾	3 ⁽³⁾	2 ⁽³⁾
TWI	3	3	3	3	3
PWM	7 ⁽⁴⁾	4 ⁽⁴⁾	7 ⁽⁴⁾	4 ⁽⁴⁾	4 ⁽⁴⁾

- Notes: 1. Included Temperature Sensor.
 - 2. Only 3 channels output.
 - 3. USARTs with SPI mode are taken into account.
 - 4. Timer Counter in PWM mode is taken into account.



2. SAM4N8/16 Block Diagram

Figure 2-1. SAM4N8/16 100-pin Version Block Diagram






Figure 2-2. SAM4N8/16 64-pin Version Block Diagram







Figure 2-3. SAM4N8 48-pin Version Block Diagram





3. Signals Description

Table 3-1 gives details on the signal name classified by peripheral.

 Table 3-1.
 Signal Description List

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments
	Power Su	ıpplies			
VDDIO	Peripherals I/O Lines Power Supply	Power			1.62V to 3.6V
VDDIN	Voltage Regulator, ADC and DAC Power Supply	Power			1.6V to 3.6V
VDDOUT	Voltage Regulator Output	Power			1.2V Output
VDDPLL	Oscillator Power Supply	Power			1.08V to 1.32V
VDDCORE	Core Chip Power Supply	Power			1.08V to 1.32V Connected externally to VDDOUT
GND	Ground	Ground			
	Clocks, Oscillato	ors and PLLs			
XIN	Main Oscillator Input	Input		VDDIO	
XOUT	Main Oscillator Output	Output			
XIN32	Slow Clock Oscillator Input	Input		VDDIO	
XOUT32	Slow Clock Oscillator Output	Output			
PCK0 - PCK2	Programmable Clock Output	Output			
	ICE and	JTAG			
TCK	Test Clock	Input		VDDIO	No pull-up resistor
TDI	Test Data In	Input		VDDIO	No pull-up resistor
TDO	Test Data Out	Output		VDDIO	
TRACESWO	Trace Asynchronous Data Out	Output		VDDIO	
SWDIO	Serial Wire Input/Output	I/O		VDDIO	
SWCLK	Serial Wire Clock	Input		VDDIO	
TMS	Test Mode Select	Input		VDDIO	No pull-up resistor
JTAGSEL	JTAG Selection	Input	High	VDDIO	Pull-down resistor
	Flash Me	emory		_	
ERASE	Flash and NVM Configuration Bits Erase Command	Input	High	VDDIO	Pull-down (15 k Ω) resistor
	Reset/	Test			
NRST	Microcontroller Reset	I/O	Low	VDDIO	Pull-Up resistor
TST	Test Mode Select	Input		VDDIO	Pull-down resistor
	Universal Asynchronous Rec	eiver Transm	itter - UART	x	
URXDx	UART Receive Data	Input			
UTXDx	UART Transmit Data	Output			



 Table 3-1.
 Signal Description List

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments
	PIO Controller -	PIOA - PIOB - PI	ос		
PA0 - PA31	Parallel IO Controller A	I/O		VDDIO	Pulled-up input at reset
PB0 - PB14	Parallel IO Controller B	I/O		VDDIO	Pulled-up input at reset
PC0 - PC31	Parallel IO Controller C	I/O		VDDIO	Pulled-up input at reset
	Universal Synchronous Asynchro	nous Receiver	Transmitter	USARTx	
SCKx	USARTx Serial Clock	I/O			
TXDx	USARTx Transmit Data	I/O			
RXDx	USARTx Receive Data	Input			
RTSx	USARTx Request To Send	Output			
CTSx	USARTx Clear To Send	Input			
	Timer/Co	ounter - TCx			
TCLKx	TC Channel x External Clock Input	Input			
TIOAx	TC Channel x I/O Line A	I/O			
TIOBx	TC Channel x I/O Line B	I/O			
	Pulse Width Modula	tion Controller-	PWMC		
PWM	PWM Waveform Output for channel	Output			
	Serial Periphe	ral Interface - SF	ય		
MISO	Master In Slave Out	I/O			
MOSI	Master Out Slave In	I/O			
SPCK	SPI Serial Clock	I/O			
NPCS0	SPI Peripheral Chip Select 0	I/O	Low		
NPCS1 - NPCS3	SPI Peripheral Chip Select	Output	Low		
	Two-Wire I	nterface- TWIx			
TWDx	TWIx Two-wire Serial Data	I/O			
TWCKx	TWIx Two-wire Serial Clock	I/O			
	Ar	nalog			
ADVREF	ADC and DAC Reference	Analog			
	10-bit Analog-to-Diç	gital Converter -	ADCC		
AD0 - AD15	Analog Inputs	Analog			
ADTRG	ADC Trigger	Input			
	Digital-to-Analo	g Converter - D	AC		
DAC0	DAC Channel Analog Output	Analog			
DACTRG	DAC Trigger	Input			



Table 3-1. Signal Description List

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments
	Fast Flash Program	nming Interfa	ce		
PGMEN0-PGMEN2	Programming Enabling	Input		VDDIO	
PGMM0-PGMM3	Programming Mode	Input		VDDIO	
PGMD0-PGMD15	Programming Data	I/O		VDDIO	
PGMRDY	Programming Ready	Output	High	VDDIO	
PGMNVALID	Data Direction	Output	Low	VDDIO	
PGMNOE	Programming Read	Input	Low	VDDIO	
PGMCK	Programming Clock	Input		VDDIO	
PGMNCMD	Programming Command	Input	Low	VDDIO	



4. Package and Pinout


SAM4N devices are pin-to-pin compatible with SAM3N4.

Table 4-1. SAM4N Packages

	100 Pins/ Balls	64 Pins/ Balls	48 Pins/balls
SAM4N16	LQFP,TFBGA and VFBGA	LQFP and QFN	-
SAM4N8	LQFP,TFBGA and VFBGA	LQFP and QFN	LQFP and QFN

4.1 Overview of the 100-lead LQFP Package


Figure 4-1. Orientation of the 100-lead LQFP Package



4.2 Overview of the 100-ball TFBGA Package

The 100-ball TFBGA package has a 0.8 mm ball pitch and respects the Green Standards. Its dimensions are 9 x 9 x 1.1 mm.

Figure 4-2. Orientation of the 100-ball TFBGA Package






4.3 Overview of the 100-ball VFBGA Package

The 100-ball VFBGA package has a 0.65 mm ball pitch and respects the Green Standards. Its dimensions are 7x 7x 1 mm.

Figure 4-3. Orientation of the 100-ball VFBGA Package

Top View





4.4 100-lead LQFP, TFBGA and VFBGA Pinout

Table 4-2. SAM4N8/16 100-lead LQFP Pinout

ADVREF
GND
PB0/AD4
PC29/AD13
PB1/AD5
PC30/AD14
PB2/AD6
PC31/AD15
PB3/AD7
VDDIN
VDDOUT
PA17/PGMD5/
AD0
PC26
PA18/PGMD6/
AD1
PA21/AD8
VDDCORE
PC27
PA19/PGMD7/
AD2
PC15/AD11
PA22/AD9
PC13/AD10
PA23
PC12/AD12
PA20/AD3
PC0

26	GND
27	VDDIO
28	PA16/PGMD4
29	PC7
30	PA15/PGMD3
31	PA14/PGMD2
32	PC6
33	PA13/PGMD1
34	PA24
35	PC5
36	VDDCORE
37	PC4
38	PA25
39	PA26
40	PC3
41	PA12/PGMD0
42	PA11/PGMM3
43	PC2
44	PA10/PGMM2
45	GND
46	PA9/PGMM1
47	PC1
48	PA8/XOUT32/
40	PGMM0
49	PA7/XIN32/
	PGMNVALID
50	VDDIO

51	TDI/PB4
52	PA6/PGMNOE
53	PA5/PGMRDY
54	PC28
55	PA4/PGMNCMD
56	VDDCORE
57	PA27
58	PC8
59	PA28
60	NRST
61	TST
62	PC9
63	PA29
64	PA30
65	PC10
66	PA3
67	PA2/PGMEN2
68	PC11
69	VDDIO
70	GND
71	PC14
72	PA1/PGMEN1
73	PC16
74	PA0/PGMEN0
75	PC17

76	TDO/TRACESWO/ PB5
77	JTAGSEL
78	PC18
79	TMS/SWDIO/PB6
80	PC19
81	PA31
82	PC20
83	TCK/SWCLK/PB7
84	PC21
85	VDDCORE
86	PC22
87	ERASE/PB12
88	PB10
89	PB11
90	PC23
91	VDDIO
92	PC24
93	PB13/DAC0
94	PC25
95	GND
96	PB8/XOUT
97	PB9/PGMCK/XIN
98	VDDIO
99	PB14
100	VDDPLL



Table 4-3. SAM4N8/16 100-ball TFBGA Pinout

A1	PB1/AD5
A2	PC29
А3	VDDIO
A4	PB9/PGMCK/XIN
A5	PB8/XOUT
A6	PB13/DAC0
A7	PB11
A8	PB10
A9	TMS/SWDIO/PB6
A10	JTAGSEL
B1	PC30
B2	ADVREF
В3	GND
B4	PB14
B5	PC21
В6	PC20
В7	PA31
В8	PC19
В9	PC18
B10	TDO/TRACESWO/ PB5
C1	PB2/AD6
C2	VDDPLL
C3	PC25
C4	PC23
C5	ERASE/PB12

C6	TCK/SWCLK/PB7
C7	PC16
C8	PA1/PGMEN1
C9	PC17
C10	PA0/PGMEN0
D1	PB3/AD7
D2	PB0/AD4
D3	PC24
D4	PC22
D5	GND
D6	GND
D7	VDDCORE
D8	PA2/PGMEN2
D9	PC11
D10	PC14
E1	PA17/PGMD5/ AD0
E2	PC31
E3	VDDIN
E4	GND
E5	GND
E6	NRST
E7	PA29/AD13
E8	PA30/AD14
E9	PC10
E10	PA3

F1	PA18/PGMD6/
	AD1
F2	PC26
F3	VDDOUT
F4	GND
F5	VDDIO
F6	PA27
F7	PC8
F8	PA28
F9	TST
F10	PC9
G1	PA21/AD8
G2	PC27
G3	PA15/PGMD3
G4	VDDCORE
G5	VDDCORE
G6	PA26
G7	PA12/PGMD0
G8	PC28
G9	PA4/PGMNCMD
G10	PA5/PGMRDY
H1	PA19/PGMD7/ AD2
H2	PA23
НЗ	PC7
H4	PA14/PGMD2
H5	PA13/PGMD1

H6	PC4
H7	PA11/PGMM3
Н8	PC1
Н9	PA6/PGMNOE
H10	TDI/PB4
J1	PC15/AD11
J2	PC0
J3	PA16/PGMD4
J4	PC6
J5	PA24
J6	PA25
J7	PA10/PGMM2
J8	GND
J9	VDDCORE
J10	VDDIO
K1	PA22/AD9
K2	PC13/AD10
K3	PC12/AD12
K4	PA20/AD3
K5	PC5
K6	PC3
K7	PC2
K8	PA9/PGMM1
K9	PA8/XOUT32/ PGMM0
K10	PA7/XIN32/ PGMNVALID



Table 4-4. SAM4N8/16 100-ball VFBGA Pinout

i abie 4	I-4. SAM4N8/16 100
A1	ADVREF
A2	VDDPLL
А3	PB9/PGMCK/XIN
A4	PB8/XOUT
A5	JTAGSEL
A6	PB11
A7	PB10
A8	PC20
A9	PC19
A10	TDO/TRACESWO/ PB5
B1	GND
B2	PC25
В3	PB14
B4	PB13/DAC0
B5	PC23
В6	PC21
В7	TCK/SWCLK/PB7
B8	PA31
В9	PC18
B10	PC17
C1	PB0/AD4
C2	PC29
C3	PC24
C4	ERASE/PB12
C5	VDDCORE

C6	PC9
C7	TMS/SWDIO/PB6
C8	PA1/PGMEN1
C9	PA0/PGMEN0
C10	PC16
D1	PB1/AD5
D2	PC30
D3	PC31
D4	PC22
D5	PC5
D6	PA29/AD13
D7	PA30/AD14
D8	GND
D9	PC14
D10	PC11
E1	VDDIN
E2	PB3/AD7
E3	PB2/AD6
E4	GND
E5	GND
E6	GND
E7	VDDIO
E8	PC10
E9	PA2/PGMEN2
E10	PA3


F1	VDDOUT
F2	PA18/PGMD6/AD1
F3	PA17/PGMD5/AD0
F4	GND
F5	GND
F6	PC26
F7	PA4/PGMNCMD
F8	PA28
F9	TST
F10	PC8
G1	PC15/AD11
G2	PA19/PGMD7/AD2
G3	PA21/PGMD9/AD8
G4	PA15/PGMD3
G5	PC3
G6	PA10/PGMM2
G7	PC1
G8	PC28
G9	NRST
G10	PA27
H1	PC13/AD10
H2	PA22/AD9
НЗ	PC27
H4	PA14/PGMD2
H5	PC4

H6	PA12/PGMD0
H7	PA9/PGMM1
Н8	VDDCORE
Н9	PA6/PGMNOE
H10	PA5/PGMRDY
J1	PA20/AD3
J2	PC12/AD12
J3	PA16/PGMD4
J4	PC6
J5	PA24
J6	PA25
J7	PA11/PGMM3
J8	VDDCORE
J9	VDDCORE
J10	TDI/PB4
K1	PA23
K2	PC0
К3	PC7
K4	PA13/PGMD1
K5	PA26
K6	PC2
K7	VDDIO
K8	VDDIO
K9	PA8/XOUT32/PGM M0
K10	PA7/XIN32/PGMN VALID




4.5 Overview of the 64-lead LQFP Package

Figure 4-4. Orientation of the 64-lead LQFP Package



4.6 Overview of the 64-lead QFN Package

Figure 4-5. Orientation of the 64-lead QFN Package





4.7 64-lead LQFP and QFN Pinout

Table 4-5. 64-pin SAM4N8/16 Pinout

1	ADVREF
2	GND
3	PB0/AD4
4	PB1/AD5
5	PB2/AD6
6	PB3/AD7
7	VDDIN
8	VDDOUT
9	PA17/PGMD5/AD0
10	PA18/PGMD6/AD1
11	PA21/PGMD9/AD8
12	VDDCORE
13	PA19/PGMD7/AD2
14	PA22/PGMD10/AD 9
15	PA23/PGMD11
16	PA20/PGMD8/AD3

illout	
17	GND
18	VDDIO
19	PA16/PGMD4
20	PA15/PGMD3
21	PA14/PGMD2
22	PA13/PGMD1
23	PA24/PGMD12
24	VDDCORE
25	PA25/PGMD13
26	PA26/PGMD14
27	PA12/PGMD0
28	PA11/PGMM3
29	PA10/PGMM2
30	PA9/PGMM1
31	PA8/XOUT32/PG MM0
32	PA7/XIN32/XOUT 32/PGMNVALID
OFN poolsone must be seen	

33	TDI/PB4
34	PA6/PGMNOE
35	PA5/PGMRDY
36	PA4/PGMNCMD
37	PA27/PGMD15
38	PA28
39	NRST
40	TST
41	PA29
42	PA30
43	PA3
44	PA2/PGMEN2
45	VDDIO
46	GND
47	PA1/PGMEN1
48	PA0/PGMEN0


49	TDO/TRACESWO/ PB5
50	JTAGSEL
51	TMS/SWDIO/PB6
52	PA31
53	TCK/SWCLK/PB7
54	VDDCORE
55	ERASE/PB12
56	PB10
57	PB11
58	VDDIO
59	PB13/DAC0
60	GND
61	XOUT/PB8
62	XIN/PGMCK/PB9
63	PB14
64	VDDPLL

Note: The bottom pad of the QFN package must be connected to ground.




4.8 Overview of the 48-lead LQFP Package

Figure 4-6. Orientation of the 48-lead LQFP Package



4.9 Overview of the 48-lead QFN Package

Figure 4-7. Orientation of the 48-lead QFN Package





4.10 48-lead LQFP and QFN Pinout

Table 4-6. 48-pin SAM4N8 Pinout

1	ADVREF
2	GND
3	PB0/AD4
4	PB1/AD5
5	PB2/AD6
6	PB3/AD7
7	VDDIN
8	VDDOUT
9	PA17/PGMD5/AD0
10	PA18/PGMD6/AD1
11	PA19/PGMD7/AD2
12	PA20/AD3

13	VDDIO
14	PA16/PGMD4
15	PA15/PGMD3
16	PA14/PGMD2
17	PA13/PGMD1
18	VDDCORE
19	PA12/PGMD0
20	PA11/PGMM3
21	PA10/PGMM2
22	PA9/PGMM1
23	PA8/XOUT32/PG MM0
24	PA7/XIN32/PGMN VALID
OENL	sockage must be ser

25	TDI/PB4
26	PA6/PGMNOE
27	PA5/PGMRDY
28	PA4/PGMNCMD
29	NRST
30	TST
31	PA3
32	PA2/PGMEN2
33	VDDIO
34	GND
35	PA1/PGMEN1
36	PA0/PGMEN0


37	TDO/TRACESWO/ PB5
38	JTAGSEL
39	TMS/SWDIO/PB6
40	TCK/SWCLK/PB7
41	VDDCORE
42	ERASE/PB12
43	PB10
44	PB11
45	XOUT/PB8
46	XIN/P/PB9/GMCK
47	VDDIO
48	VDDPLL

Note: The bottom pad of the QFN package must be connected to ground.



5. SAM4N Mechanical Characteristics

Figure 5-1. 100-lead LQFP Package Mechanical Drawing



COTROL DIMENSIONS ARE IN MILLIMETERS.

DINILIAS	10113 /1		IVIILLEIIVIL	LILINO.	
MILLIMETER				INCH	
MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
_		1.60		_	0.063
0.05		0.15	0.002	_	0.006
1.35	1.40	1.45	0.053	0.055	0.057
16	6.00 B	SC.	0.630 BSC.		
1.	4.00 B	SC.	0.	551 BS	SC.
10	5.00 B	SC.	0.	630 BS	SC.
1.	4.00 B	SC.	0.	551 BS	SC.
0.08		0.20	0.003	_	0.008
0.08	_	_	0.003	_	_
0,	3.5*	7*	0,	3.5*	7*
0,	_	_	0,	_	_
11"	12*	13°	11*	12°	13°
11*	12*	13*	11*	12°	13°
0.09	_	0.20	0.004	_	0.008
0.45	0.60	0.75	0.018	0.024	0.030
1	.00 RE	F	0.	039 RI	EF
0.20			0.008		
0.17	0.20	0.27	0.007	0.008	0.011
0.50 BSC.		0.0	20 BS	D	
12.00		0.472			
12.00		0.472			
TOLERANCES OF FOR			RM AND	POSIT	ION
0.20		0.008			
0.20		0.008			
0.08		0.003			
0.08			(0.003	
	MMIN. —— 0.05 1.35 11 1. 1. 0.08 0.08 0° 0° 11° 111° 0.09 0.45 1 0.20 0.17	MILLIMETI MIN. NOM.	MIN. NOM. MAX. — 0.05 — 0.15 1.35 1.40 1.45 16.00 BSC. 14.00 BSC. 14.00 BSC. 0.08 — 0.20 0.08 — 0.20 0.08 — 13' 0' 3.5' 7' 0' — — 11' 12' 13' 11' 12' 13' 0.09 — 0.20 0.45 0.60 0.75 1.00 REF 0.20 — — — 0.17 0.20 0.27 0.50 BSC. 12.00 TOLERANCES ○F FOI 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20 0.20	MIN. NOM. MAX. MIN. ———————————————————————————————————	MILLIMETER INCH MIN. NOM. MAX. MIN. NOM. — 0.05 — 0.15 0.002 — 1.35 1.40 1.45 0.053 0.055 16.00 BSC. 0.551 BS 14.00 BSC. 0.551 BS 14.00 BSC. 0.551 BS 0.08 — 0.20 0.003 — 0.08 — 0.20 0.003 — 0 3.5' 7' 0' 3.5' 0' — 0.00 0.003 — 11' 12' 13' 11' 12' 11' 12' 13' 11' 12' 11' 12' 13' 11' 12' 11' 12' 13' 11' 12' 0.09 — 0.20 0.004 — 0.45 0.60 0.75 0.018 0.024 1.00 REF 0.039 RI 0.20 0.27 0.007 0.008 0.50 BSC. 0.020 BSC 12.00 0.472 12.00 0.472 TOLERANCES OF FORM AND POSIT OLOGO 0.20 0.008 0.20 0.008 0.20 0.008 0.20 0.008 0.20 0.008 0.20 0.008 0.20 0.008 0.20 0.008

 $Note: \quad 1. \ \, This \ drawing \ is \ for \ general \ information \ only. \ Refer \ to \ JEDEC \ Drawing \ MS-026 \ for \ additional \ information.$

Table 5-1. Device and LQFP Package Maximum Weight

	_	
SAM4N	800	mg

Table 5-2. LQFP Package Reference

JEDEC Drawing Reference	MS-026
JESD97 Classification	e3

Table 5-3. LQFP Package Characteristics

Moisture Sensitivity Level	3
----------------------------	---



Figure 5-2. 100-ball TFBGA Package Drawing




Table 5-4. TFBGA Package Reference - Soldering Information (Substrate Level)

	, ,
Ball Land	Diameter 0.35 mm
Soldering Mask Opening	350 μm

Table 5-5. Device and 100-ball TFBGA Package Maximum Weight

SAM4N	140	mg

Table 5-6. 100-ball TFBGA Package Characteristics


Moisture Sensitivity Level	3
----------------------------	---

Table 5-7. 100-ball TFBGA Package Reference

JEDEC Drawing Reference	MO-275-DDAC-01
JESD97 Classification	e8



Figure 5-3. 100-ball VFBGA Package Drawing



		Symbol	Common Dimensions
Package :			VFBGA
Body Size:	X	E D	7.000±0.100 7.000±0.100
Ball Pitch :	X Y	eE eD	0.650 0.650
Total Thickness :		А	1.000 MAX
Mold Thickness :		М	0.450 Ref.
Substrate Thickness :		s	0.210 Ref.
Ball Diameter :			0.300
Stand Off :		A1	0.160 ~ 0.260
Ball Width :		b	0.270 ~ 0.370
Package Edge Tolerance :		aaa	0.100
Mold Flatness :		bbb	0.100
Coplanarity:		ddd	0.080
Ball Offset (Package) :		eee	0.150
Ball Offset (Ball) :		fff	0.080
Ball Count :		n	100
Edge Ball Center to Center : X		E1 D1	5.850 5.850
Corner Ball Center to Package Edge: X		J	0.575 0.575



Table 5-8. VFBGA Package Reference - Soldering Information (Substrate Level)

Ball Land	Diameter 0.27 mm
Soldering Mask Opening	275 μm

Table 5-9. Device and 100-ball VFBGA Package Maximum Weight

SAM4N	75	mg

Table 5-10. 100-ball VFBGA Package Characteristics

Moisture Sensitivity Level	3	
Moisture Sensitivity Level	J	

Table 5-11. 100-ball VFBGA Package Reference

JEDEC Drawing Reference	MO-275-BBE-1
JESD97 Classification	e8



Figure 5-4. 64-lead LQFP Package Drawing






Table 5-12. 64-lead LQFP Package Dimensions (in mm)

Cumbal		Millimeter			Inch	
Symbol	Min	Nom	Max	Min	Nom	Max
А	_	_	1.60	_	_	0.063
A1	0.05	_	0.15	0.002	_	0.006
A2	1.35	1.40	1.45	0.053	0.055	0.057
D		12.00 BSC			0.472 BSC	
D1		10.00 BSC			0.383 BSC	
Е		12.00 BSC			0.472 BSC	
E1		10.00 BSC			0.383 BSC	
R2	0.08	_	0.20	0.003	_	0.008
R1	0.08	_	-	0.003	_	-
q	0°	3.5°	7°	0°	3.5°	7°
θ_1	0°	_	-	0°	_	-
θ_2	11°	12°	13°	11°	12°	13°
θ_3	11°	12°	13°	11°	12°	13°
С	0.09	_	0.20	0.004	_	0.008
L	0.45	0.60	0.75	0.018	0.024	0.030
L1		1.00 REF			0.039 REF	
S	0.20	_	_	0.008	_	_
b	0.17	0.20	0.27	0.007	0.008	0.011
е		0.50 BSC.			0.020 BSC.	
D2		7.50			0.285	
E2		7.50			0.285	
	Tolerances of Form and Position					
aaa	0.20			0.008		
bbb	0.20			0.008		
ccc		0.08			0.003	
ddd		0.08			0.003	

Table 5-13. Device and LQFP Package Maximum Weight

SAM4N 750 mg	
------------------------------	--

Table 5-14. LQFP Package Reference

JEDEC Drawing Reference	MS-026
JESD97 Classification	e3

Table 5-15. LQFP Package Characteristics

Moisture Sensitivity Level	3



Figure 5-5. 64-pad QFN Package Drawing






Table 5-16. 64-pad QFN Package Dimensions (in mm)

Symbol		Millimeter			Inch	
Cymbol	Min	Nom	Max	Min	Nom	Max
Α	_	_	090	_	_	0.035
A1	_	_	0.05	_	_	0.001
A2	_	0.65	0.70	_	0.026	0.028
А3		0.20 REF			0.008 REF	
b	0.23	0.25	0.28	0.009	0.010	0.011
D		9.00 BSC		0.354 BSC		
D2	6.95	7.10	7.25	0.274	0.280	0.285
E		9.00 BSC		0.354 BSC		
E2	6.95	7.10	7.25	0.274	0.280	0.285
L	0.35	0.40	0.45	0.014	0.016	0.018
е		0.50 BSC		0.020 BSC		
R	0.125	_	_	0.0005	_	_
		Tolerand	es of Form and	Position		
aaa	0.10				0.004	
bbb	0.10				0.004	
CCC		0.05			0.002	

Table 5-17. Device and QFN Package Maximum Weight (Preliminary)

SAM4N	280	mg

Table 5-18. QFN Package Reference


JEDEC Drawing Reference	MO-220
JESD97 Classification	e3

Table 5-19. QFN Package Characteristics

Moisture Sensitivity Level	3



Figure 5-6. 48-lead LQFP Package Drawing



	М	M	INCH		
	Min	Max	Min	Max	
А	_	1, 60	-	, 063	
С	0, 09	0. 16	. 004	. 006	
A2	1. 35	1. 45	. 053	. 057	
D	9, 00	BSC	. 354 BSC		
D1	7, 00 BSC		. 276 BSC		
E	9, 00 BSC		. 354 BSC		
E1	7, 00	BSC	. 276	BSC	
J	0, 05	0, 15	. 002	. 006	
L	0, 45	0, 75	. 018	. 030	
е	0, 5	O BSC	. 01	97 BSC	
f	0.17	17 0.27 .007		. 011	



Table 5-20. 48-lead LQFP Package Dimensions (in mm)

Cumah al		Millimeter			Inch		
Symbol	Min	Nom	Max	Min	Nom	Max	
Α	_	_	1.60	_	_	0.063	
A1	0.05	_	0.15	0.002	_	0.006	
A2	1.35	1.40	1.45	0.053	0.055	0.057	
D		9.00 BSC			0.354SC		
D1		7.00 BSC			0.276 BSC		
Е		9.00 BSC			0.354 BSC		
E1		7.00 BSC			0.276 BSC		
R2	0.08	_	0.20	0.003	_	0.008	
R1	0.08	_	-	0.003	_	-	
q	0°	3.5°	7°	0°	3.5°	7°	
θ_1	0°	_	_	0°	_	_	
θ_2	11°	12°	13°	11°	12°	13°	
θ_3	11°	12°	13°	11°	12°	13°	
С	0.09	_	0.20	0.004	_	0.008	
L	0.45	0.60	0.75	0.018	0.024	0.030	
L1		1.00 REF			0.039 REF		
S	0.20	_	_	0.008	_	_	
b	0.17	0.20	0.27	0.007	0.008	0.011	
е		0.50 BSC.			0.020 BSC.		
D2		5.50			0.217		
E2		5.50	.50 0.217				
Tolerances of Form and Position							
aaa		0.20		0.008			
bbb		0.20			0.008		
ccc		0.08			0.003		
ddd		0.08			0.003		

Table 5-21. Device and LQFP Package Maximum Weight

SAM4N	190	mg

Table 5-22. LQFP Package Characteristics

Moisture Sensitivity Level	3

Table 5-23. LQFP Package Reference

JEDEC Drawing Reference	MS-026
JESD97 Classification	e3



Figure 5-7. 48-pad QFN Package Drawing






Table 5-24. 48-pad QFN Package Dimensions (in mm)

Symbol		Millimeter		Inch			
Symbol	Min	Nom	Max	Min	Nom	Max	
А	-	_	090	_	-	0.035	
A1	_	_	0.05	_	_	0.002	
A2	_	0.65	0.70	_	0.026	0.028	
А3		0.20 REF			0.008 REF		
b	0.18	0.20	0.23	0.007	0.008	0.009	
D		7.00 BSC		0.276 BSC			
D2	5.45	5.60	5.75	0.215	0.220	0.226	
E		7.00 BSC			0.274 BSC		
E2	5.45	5.60	5.75	0.215	0.220	0.226	
L	0.35	0.40	0.45	0.014	0.016	0.018	
е		0.50 BSC			0.020 BSC		
R	0.09	_	_	0.004	_	_	
	Tolerances of Form and Position						
aaa	0.10			0.004			
bbb	0.10			0.004			
CCC	0.05				0.002		

Table 5-25. Device and QFN Package Maximum Weight

SAM4N	142	mg

Table 5-26. QFN Package Characteristics

Moisture Sensitivity Level	3
----------------------------	---

Table 5-27. QFN Package Reference

JEDEC Drawing Reference	MO-220
JESD97 Classification	e3



6. Ordering Information

Table 6-1. Ordering Codes for SAM4N Devices

Ordering Code	MRL	Flash (Kbytes)	RAM (Kbytes)	Package	Conditioning	Package Type	Temperature Operating Range	
ATSAM4N16CA-CFU	Α	1024	80	VFBGA 100	Tray	Green	Industrial	
ATSAM4N16CA-CFUR	Α	1024	80	VFBGA 100	Reel	Green	-40°C to 85°C	
ATSAM4N16CA-CU	Α	1024	80	TFBGA100	Tray	Green	Industrial	
ATSAM4N16CA-CUR	Α	1024	80	TFBGA100	Reel	Green	-40°C to 85°C	
ATSAM4N16CA-AU	Α	1024	80	QFP100	Tray	Green	Industrial	
ATSAM4N16CA-AUR	Α	1024	80	QFP100	Reel	Green	-40°C to 85°C	
ATSAM4N16BA-AU	Α	1024	80	QFP64	Tray	Green	Industrial	
ATSAM4N16BA-AUR	Α	1024	80	QFP64	Reel	Green	-40°C to 85°C	
ATSAM4N16BA-MU	Α	1024	80	QFN64	Tray	Green	Industrial	
ATSAM4N16BA-MUR	Α	1024	80	QFN64	Reel	Green	-40°C to 85°C	
ATSAM4N8CA-CFU	Α	512	64	VFBGA 100	Tray	Green	Industrial -40°C to 85°C	
ATSAM4N8CA-CFUR	Α	512	64	VFBGA 100	Reel	Green		
ATSAM4N8CA-CU	Α	512	64	TFBGA100	Tray	Green	Industrial	
ATSAM4N8CA-CUR	Α	512	64	TFBGA100	Reel	Green	-40°C to 85°C	
ATSAM4N8CA-AU	Α	512	64	QFP100	Tray	Green	Industrial	
ATSAM4N8CA-AUR	Α	512	64	QFP100	Reel	Green	-40°C to 85°C	
ATSAM4N8BA-AU	Α	512	64	QFP64	Tray	Green	Industrial	
ATSAM4N8BA-AUR	Α	512	64	QFP64	Reel	Green	-40°C to 85°C	
ATSAM4N8BA-MU	Α	512	64	QFN64	Tray	Green	Industrial -40°C to 85°C	
ATSAM4N8BA-MUR	Α	512	64	QFN64	Reel	Green		
ATSAM4N8AA-AU	Α	512	64	QFP48	Tray	Green	Industrial -40°C to 85°C	
ATSAM4N8AA-AUR	Α	512	64	QFP48	Reel	Green		
ATSAM4N8AA-MU	Α	512	64	QFN48	Tray	Green	Industrial	
ATSAM4N8AA-MUR	Α	512	64	QFN48	Reel	Green	-40°C to 85°C	



Revision History

Doc. Rev. 11158AS		Change Request Ref.
	First Issue	





Atmel Corporation

1600 Technology Drive San Jose, CA 95110 USA

Tel: (+1) (408) 441-0311 **Fax:** (+1) (408) 487-2600

www.atmel.com

Atmel Asia Limited

Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon

Tel: (+852) 2245-6100 **Fax:** (+852) 2722-1369

HONG KONG

Atmel Munich GmbH

Business Campus
Parkring 4
D-85748 Garching b. Munich
GERMANY

Tel: (+49) 89-31970-0 **Fax**: (+49) 89-3194621

Atmel Japan G.K.

16F Shin-Osaki Kangyo Bldg 1-6-4 Osaki, Shinagawa-ku

Tokyo 141-0032 JAPAN

Tel: (+81) (3) 6417-0300

Fax: (+81) (3) 6417-0370

© 2013 Atmel Corporation. All rights reserved. / Rev.: 11158AS-ATARM-06-Jun-13

Atmel[®], Atmel logo and combinations thereof, Enabling Unlimited Possibilities[®], and others are registered trademarks or trademarks or trademarks of Atmel Corporation or its subsidiaries. ARM[®], Cortex[®], Thumb[®]-2 and others are registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION), DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.