## Access line ultra-low-power 32-bit MCU Arm ${ }^{\circledR}$-based Cortex ${ }^{\circledR}$-M0+, up to 192KB Flash, 20KB SRAM, 6KB EEPROM, ADC

## Datasheet - production data

## Features

- Ultra-low-power platform
- 1.65 V to 3.6 V power supply
- -40 to $125^{\circ} \mathrm{C}$ temperature range
- $0.29 \mu \mathrm{~A}$ Standby mode ( 3 wakeup pins)
- $0.43 \mu \mathrm{~A}$ Stop mode (16 wakeup lines)
- $0.86 \mu$ A Stop mode + RTC + 20-Kbyte RAM retention
- Down to $93 \mu \mathrm{~A} / \mathrm{MHz}$ in Run mode
- $5 \mu \mathrm{~s}$ wakeup time (from Flash memory)
- $\quad 41 \mu \mathrm{~A} 12$-bit ADC conversion at 10 ksps
- Core: Arm ${ }^{\circledR} 32$-bit Cortex ${ }^{\circledR}$-M0+ with MPU
- From 32 kHz up to 32 MHz max.
- 0.95 DMIPS/MHz
- Memories
- Up to 192-Kbyte Flash memory with ECC(2 banks with read-while-write capability)
- 20 -Kbyte RAM
- 6 Kbytes of data EEPROM with ECC
- 20-byte backup register
- Sector protection against R/W operation
- Up to 84 fast I/Os (78 I/Os 5V tolerant)
- Reset and supply management
- Ultra-safe, low-power BOR (brownout reset) with 5 selectable thresholds
- Ultra-low-power POR/PDR
- Programmable voltage detector (PVD)
- Clock sources
- 1 to 25 MHz crystal oscillator
- 32 kHz oscillator for RTC with calibration
- High speed internal 16 MHz factory-trimmed RC (+/-1\%)
- Internal low-power 37 kHz RC
- Internal multispeed low-power 65 kHz to 4.2 MHz RC
- PLL for CPU clock
- Pre-programmed bootloader
- USART, I2C, SPI supported
- Development support
- Serial wire debug supported

- Rich Analog peripherals
- 12-bit ADC 1.14 Msps up to 16 channels (down to 1.65 V )
- 2x ultra-low-power comparators (window mode and wake up capability, down to 1.65 V )
- 7-channel DMA controller, supporting ADC, SPI, I2C, USART, Timers
- Up to 10x peripheral communication interfaces
- $4 x$ USART ( 2 with ISO 7816 , IrDA), $1 \times$ UART (low power)
- Up to 6x SPI 16 Mbits/s
- $3 x$ I2C (2 with SMBus/PMBus)
- $11 x$ timers: $2 \times 16$-bit with up to 4 channels, $2 \times 16$-bit with up to 2 channels, $1 \times 16$-bit ultra-low-power timer, 1x SysTick, 1x RTC, 2x 16-bit basic, and 2x watchdogs (independent/window)
- CRC calculation unit, 96-bit unique ID
- All packages are ECOPACK2

Table 1. Device summary

| Reference | Part number |
| :---: | :--- |
| STM32L071x8 | STM32L071V8, STM32L071K8, <br> STM32L071C8 |
| STM32L071xB | STM32L071VB, STM32L071RB, <br> STM32L071CB, STM32L071KB |
| STM32L071xZ | STM32L071VZ, STM32L071RZ, <br> STM32L071CZ, STM32L071KZ |

## Contents

1 Introduction ..... 10
2 Description ..... 11
2.1 Device overview ..... 12
2.2 Ultra-low-power device continuum ..... 14
3 Functional overview ..... 15
3.1 Low-power modes ..... 15
3.2 Interconnect matrix ..... 19
3.3 Arm® Cortex®-M0+ core with MPU ..... 20
3.4 Reset and supply management ..... 21
3.4.1 Power supply schemes ..... 21
3.4.2 Power supply supervisor ..... 21
3.4.3 Voltage regulator ..... 22
3.5 Clock management ..... 22
3.6 Low-power real-time clock and backup registers ..... 25
3.7 General-purpose inputs/outputs (GPIOs) ..... 25
3.8 Memories ..... 26
3.9 Boot modes ..... 26
3.10 Direct memory access (DMA) ..... 27
3.11 Analog-to-digital converter (ADC) ..... 27
3.12 Temperature sensor ..... 27
3.12.1 Internal voltage reference ( $\mathrm{V}_{\text {REFINT }}$ ) ..... 28
3.13 Ultra-low-power comparators and reference voltage ..... 28
3.14 Timers and watchdogs ..... 29
3.14.1 General-purpose timers (TIM2, TIM3, TIM21 and TIM22) ..... 29
3.14.2 Low-power Timer (LPTIM) ..... 30
3.14.3 Basic timer (TIM6, TIM7) ..... 30
3.14.4 SysTick timer ..... 30
3.14.5 Independent watchdog (IWDG) ..... 30
3.14.6 Window watchdog (WWDG) ..... 30
3.15 Communication interfaces ..... 31
3.15.1 I2C bus ..... 31
3.15.2 Universal synchronous/asynchronous receiver transmitter (USART) ..... 32
3.15.3 Low-power universal asynchronous receiver transmitter (LPUART) ..... 32
3.15.4 Serial peripheral interface (SPI)/Inter-integrated sound (I2S) ..... 33
3.16 Cyclic redundancy check (CRC) calculation unit ..... 33
3.17 Serial wire debug port (SW-DP) ..... 33
4 Pin descriptions ..... 34
5 Memory mapping ..... 55
6 Electrical characteristics ..... 56
6.1 Parameter conditions ..... 56
6.1.1 Minimum and maximum values ..... 56
6.1.2 Typical values ..... 56
6.1.3 Typical curves ..... 56
6.1.4 Loading capacitor ..... 56
6.1.5 Pin input voltage ..... 56
6.1.6 Power supply scheme ..... 57
6.1.7 Current consumption measurement ..... 57
6.2 Absolute maximum ratings ..... 58
6.3 Operating conditions ..... 60
6.3.1 General operating conditions ..... 60
6.3.2 Embedded reset and power control block characteristics ..... 62
6.3.3 Embedded internal reference voltage ..... 63
6.3.4 Supply current characteristics ..... 64
6.3.5 Wakeup time from low-power mode ..... 77
6.3.6 External clock source characteristics ..... 79
6.3.7 Internal clock source characteristics ..... 83
6.3.8 PLL characteristics ..... 86
6.3.9 Memory characteristics ..... 87
6.3.10 EMC characteristics ..... 88
6.3.11 Electrical sensitivity characteristics ..... 90
6.3.12 I/O current injection characteristics ..... 91
6.3.13 I/O port characteristics ..... 92
6.3.14 NRST pin characteristics ..... 96
6.3.15 12-bit ADC characteristics ..... 97
6.3.16 Temperature sensor characteristics ..... 102
6.3.17 Comparators ..... 103
6.3.18 Timer characteristics ..... 104
6.3.19 Communications interfaces ..... 104
7 Package information ..... 113
7.1 LQFP100 package information ..... 113
7.2 UFBGA100 package information ..... 116
7.3 LQFP64 package information ..... 118
7.4 UFBGA64 package information ..... 121
7.5 TFBGA64 package information ..... 123
7.6 WLCSP49 package information ..... 126
7.7 LQFP48 package information ..... 129
7.8 UFQFPN48 package information ..... 132
7.9 LQFP32 package information ..... 135
7.10 UFQFPN32 package information ..... 138
7.11 Thermal characteristics ..... 141
7.11.1 Reference document ..... 142
8 Ordering information ..... 143
9 Revision history ..... 144

## List of tables

Table 1. Device summary ..... 1
Table 2. Ultra-low-power STM32L071xx device features and peripheral counts ..... 12
Table 3. Functionalities depending on the operating power supply range ..... 16
Table 4. CPU frequency range depending on dynamic voltage scaling ..... 17
Table 5. Functionalities depending on the working mode (from Run/active down to standby) ..... 17
Table 6. STM32L0xx peripherals interconnect matrix ..... 19
Table 7. Temperature sensor calibration values ..... 28
Table 8. Internal voltage reference measured values. ..... 28
Table 9. Timer feature comparison. ..... 29
Table 10. Comparison of I2C analog and digital filters ..... 31
Table 11. STM32L071xx $I^{2} \mathrm{C}$ implementation ..... 31
Table 12. USART implementation ..... 32
Table 13. SPI/I2S implementation ..... 33
Table 14. Legend/abbreviations used in the pinout table ..... 40
Table 15. STM32L071xxx pin definition ..... 40
Table 16. Alternate functions port A ..... 49
Table 17. Alternate functions port $B$ ..... 50
Table 18. Alternate functions port C ..... 51
Table 19. Alternate functions port D ..... 52
Table 20. Alternate functions port E ..... 53
Table 21. Alternate functions port H ..... 54
Table 22. Voltage characteristics ..... 58
Table 23. Current characteristics ..... 59
Table 24. Thermal characteristics ..... 59
Table 25. General operating conditions ..... 60
Table 26. Embedded reset and power control block characteristics. ..... 62
Table 27. Embedded internal reference voltage calibration values ..... 63
Table 28. Embedded internal reference voltage ..... 63
Table 29. Current consumption in Run mode, code with data processing running from Flash memory ..... 65
Table 30. Current consumption in Run mode vs code type, code with data processing running from Flash memory ..... 66
Table 31. Current consumption in Run mode, code with data processing running from RAM ..... 67
Table 32. Current consumption in Run mode vs code type, code with data processing running from RAM ..... 68
Table 33. Current consumption in Sleep mode ..... 69
Table 34. Current consumption in Low-power run mode ..... 70
Table 35. Current consumption in Low-power sleep mode ..... 71
Table 36. Typical and maximum current consumptions in Stop mode ..... 72
Table 37. Typical and maximum current consumptions in Standby mode ..... 73
Table 38. Average current consumption during Wakeup ..... 74
Table 39. Peripheral current consumption in Run or Sleep mode ..... 75
Table 40. Peripheral current consumption in Stop and Standby mode ..... 77
Table 41. Low-power mode wakeup timings ..... 77
Table 42. High-speed external user clock characteristics. ..... 79
Table 43. Low-speed external user clock characteristics ..... 80
Table 44. HSE oscillator characteristics ..... 81
Table 45. LSE oscillator characteristics ..... 82
Table 46. 16 MHz HSI 16 oscillator characteristics ..... 83
Table 47. LSI oscillator characteristics ..... 84
Table 48. MSI oscillator characteristics ..... 84
Table 49. PLL characteristics ..... 86
Table 50. RAM and hardware registers ..... 87
Table 51. Flash memory and data EEPROM characteristics ..... 87
Table 52. Flash memory and data EEPROM endurance and retention ..... 87
Table 53. EMS characteristics ..... 88
Table 54. EMI characteristics ..... 89
Table 55. ESD absolute maximum ratings ..... 90
Table 56. Electrical sensitivities ..... 90
Table 57. I/O current injection susceptibility ..... 91
Table 58. I/O static characteristics ..... 92
Table 59. Output voltage characteristics ..... 94
Table 60. I/O AC characteristics . ..... 95
Table 61. NRST pin characteristics ..... 96
Table 62. ADC characteristics ..... 97
Table 63. $\quad R_{\text {AIN }}$ max for $f_{A D C}=16 \mathrm{MHz}$ ..... 99
Table 64. ADC accuracy. ..... 99
Table 65. Temperature sensor calibration values. ..... 102
Table 66. Temperature sensor characteristics ..... 102
Table 67. Comparator 1 characteristics ..... 103
Table 68. Comparator 2 characteristics ..... 103
Table 69. TIMx characteristics ..... 104
Table 70. I2C analog filter characteristics ..... 105
Table 71. SPI characteristics in voltage Range 1 ..... 105
Table 72. SPI characteristics in voltage Range 2 ..... 107
Table 73. SPI characteristics in voltage Range 3 ..... 108
Table 74. I2S characteristics ..... 111
Table 75. LQPF100-100-pin, $14 \times 14 \mathrm{~mm}$ low-profile quad flat package mechanical data ..... 113
Table 76. UFBGA100-100-pin, $7 \times 7 \mathrm{~mm}, 0.50 \mathrm{~mm}$ pitch, ultra fine pitch ball grid array package mechanical data ..... 116
Table 77. UFBGA100 recommended PCB design rules ( 0.5 mm pitch BGA) ..... 117
Table 78. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package mechanical data ..... 118
Table 79. UFBGA64-64-ball, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch ultra profile fine pitch ball grid array package mechanical data ..... 121
Table 80. UFBGA64 recommended PCB design rules ( 0.5 mm pitch BGA) ..... 122
Table 81. TFBGA64-64-ball, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch thin profile fine pitch ball grid array package outline ..... 123
Table 82. TFBGA64 recommended PCB design rules ( 0.5 mm pitch BGA). ..... 124
Table 83. WLCSP49-49-pin, $3.294 \times 3.258 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch wafer level chip scale package mechanical data ..... 127
Table 84. WLCSP49 recommended PCB design rules ( 0.4 mm pitch) ..... 128
Table 85. LQFP48-48-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat package mechanical data. ..... 130
Table 86. UFQFPN48-48 leads, $7 \times 7 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch, ultra thin fine pitch quad flat package mechanical data ..... 133
Table 87. LQFP32-32-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat package mechanical data. ..... 136
Table 88. UFQFPN32-32-pin, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch ultra thin fine pitch quad flat package mechanical data ..... 139Table 89. Thermal characteristics141
Table 90. Document revision history ..... 144

## List of figures

Figure 1. STM32L071xx block diagram ..... 13
Figure 2. Clock tree ..... 24
Figure 3. STM32L071xx LQFP100 pinout ..... 34
Figure 4. STM32L071xx UFBGA100 ballout ..... 35
Figure 5. STM32L071xx LQFP64 pinout ..... 35
Figure 6. STM32L071xx UFBGA64/TFBGA64 ballout ..... 36
Figure 7. STM32L071xx WLCSP49 ballout ..... 37
Figure 8. STM32L071xx LQFP48 pinout ..... 38
Figure 9. STM32L071xx UFQFPN48 ..... 38
Figure 10. STM32L071xx LQFP32 pinout ..... 39
Figure 11. STM32L071xx UFQFPN32 pinout ..... 39
Figure 12. Pin loading conditions ..... 56
Figure 13. Pin input voltage ..... 56
Figure 14. Power supply scheme ..... 57
Figure 15. Current consumption measurement scheme ..... 57
Figure 16. IDD vs VDD, at $\mathrm{TA}=25 / 55 / 85 / 105^{\circ} \mathrm{C}$, Run mode, code running from Flash memory, Range 2, HSE, 1WS ..... 66
Figure 17. IDD vs VDD, at $\mathrm{TA}=25 / 55 / 85 / 105^{\circ} \mathrm{C}$, Run mode, code running from Flash memory, Range 2, HSI16, 1WS ..... 67
Figure 18. IDD vs VDD, at $\mathrm{TA}=25^{\circ} \mathrm{C}$, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at $64 \mathrm{KHz}, 0 \mathrm{WS}$ ..... 71
Figure 19. IDD vs VDD, at TA= $25 / 55 / 85 / 105 / 125^{\circ} \mathrm{C}$, Stop mode with RTC enabled and running on LSE Low drive ..... 72
Figure 20. IDD vs VDD, at $\mathrm{TA}=25 / 55 / 85 / 105 / 125^{\circ} \mathrm{C}$, Stop mode with RTC disabled, all clocks OFF ..... 73
Figure 21. High-speed external clock source AC timing diagram ..... 79
Figure 22. Low-speed external clock source AC timing diagram ..... 80
Figure 23. HSE oscillator circuit diagram ..... 81
Figure 24. Typical application with a 32.768 kHz crystal ..... 82
Figure 25. HSI16 minimum and maximum value versus temperature ..... 84
Figure 26. VIH/VIL versus VDD (CMOS I/Os) ..... 93
Figure 27. VIH/VIL versus VDD (TTL I/Os) ..... 93
Figure 28. I/O AC characteristics definition ..... 96
Figure 29. Recommended NRST pin protection ..... 97
Figure 30. ADC accuracy characteristics ..... 100
Figure 31. Typical connection diagram using the ADC ..... 101
Figure 32. Power supply and reference decoupling ( $\mathrm{V}_{\mathrm{REF}+}$ not connected to $\mathrm{V}_{\mathrm{DDA}}$ ) ..... 101
Figure 33. Power supply and reference decoupling ( $\mathrm{V}_{\text {REF+ }}$ connected to $\mathrm{V}_{\text {DDA }}$ ) ..... 102
Figure 34. SPI timing diagram - slave mode and CPHA = 0 ..... 109
Figure 35. SPI timing diagram - slave mode and CPHA $=1^{(1)}$ ..... 109
Figure 36. SPI timing diagram - master mode ${ }^{(1)}$ ..... 110
Figure 37. $\mathrm{I}^{2} \mathrm{~S}$ slave timing diagram (Philips protocol) ${ }^{(1)}$ ..... 112
Figure 38. $I^{2} S$ master timing diagram (Philips protocol) ${ }^{(1)}$ ..... 112
Figure 39. LQFP100-100-pin, $14 \times 14 \mathrm{~mm}$ low-profile quad flat package outline ..... 113
Figure 40. LQFP100-100-pin, $14 \times 14 \mathrm{~mm}$ low-profile quad flat recommended footprint ..... 114
Figure 41. LQFP100 marking example (package top view) ..... 115
Figure 42. UFBGA100-100-pin, $7 \times 7 \mathrm{~mm}, 0.50 \mathrm{~mm}$ pitch, ultra fine pitch ball
grid array package outline ..... 116
Figure 43. UFBGA100-100-pin, $7 \times 7 \mathrm{~mm}, 0.50 \mathrm{~mm}$ pitch, ultra fine pitch ball grid array package recommended footprint ..... 117
Figure 44. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package outline ..... 118
Figure 45. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat recommended footprint ..... 119
Figure 46. LQFP64 marking example (package top view) ..... 120
Figure 47. UFBGA64 - 64-ball, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch ultra profile fine pitch ball grid array package outline ..... 121
Figure 48. UFBGA64-64-ball, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch ultra profile fine pitch ball grid array package recommended footprint ..... 122
Figure 49. TFBGA64-64-ball, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch thin profile fine pitch ball grid array package outline ..... 123
Figure 50. TFBGA64-64-ball, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch, thin profile fine pitch ball ,grid array recommended footprint ..... 124
Figure 51. TFBGA64 marking example (package top view) ..... 125
Figure 52. WLCSP49-49-pin, $3.294 \times 3.258 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch wafer level chip scale package outline. ..... 126
Figure 53. WLCSP49-49-pin, $3.294 \times 3.258 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch wafer level chip scale recommended footprint. ..... 127
Figure 54. WLCSP49 marking example (package top view) ..... 128
Figure 55. LQFP48-48-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat package outline ..... 129
Figure 56. LQFP48-48-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat recommended footprint ..... 130
Figure 57. LQFP48 marking example (package top view) ..... 131
Figure 58. UFQFPN48-48 leads, $7 \times 7 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch, ultra thin fine pitch quad flat package outline ..... 132
Figure 59. UFQFPN48-48 leads, $7 \times 7 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch, ultra thin fine pitch quad flat package recommended footprint ..... 133
Figure 60. UFQFPN48 marking example (package top view) ..... 134
Figure 61. LQFP32-32-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat package outline ..... 135
Figure 62. LQFP32-32-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat recommended footprint ..... 136
Figure 63. LQFP32 marking example (package top view) ..... 137
Figure 64. UFQFPN32-32-pin, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch ultra thin fine pitch quad flat package outline. ..... 138
Figure 65. UFQFPN32-32-pin, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch ultra thin fine pitch quad flat recommended footprint. ..... 139
Figure 66. UFQFPN32 marking example (package top view) ..... 140
Figure 67. Thermal resistance ..... 142

## 1 Introduction

The ultra-low-power STM32L071xx are offered in 10 different package types from 32 pins to 100 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L071xx microcontrollers suitable for a wide range of applications:

- Gas/water meters and industrial sensors
- Healthcare and fitness equipment
- Remote control and user interface
- PC peripherals, gaming, GPS equipment
- Alarm system, wired and wireless sensors, video intercom

This STM32L071xx datasheet should be read in conjunction with the STM32L0x1xx reference manual (RM0377).
For information on the Arm ${ }^{\circledR(\mathrm{a})} \mathrm{Cortex}^{\circledR}$ - $\mathrm{M} 0+$ core please refer to the Cortex ${ }^{\circledR}-\mathrm{M} 0+$ Technical Reference Manual, available from the www.arm.com website.

Figure 1 shows the general block diagram of the device family.

[^0]
## 2 Description

The access line ultra-low-power STM32L071xx microcontrollers incorporate the highperformance Arm Cortex-M0+32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), high-speed embedded memories (up to 192 Kbytes of Flash program memory, 6 Kbytes of data EEPROM and 20 Kbytes of RAM) plus an extensive range of enhanced I/Os and peripherals.

The STM32L071xx devices provide high power efficiency for a wide range of performance. It is achieved with a large choice of internal and external clock sources, an internal voltage adaptation and several low-power modes.

The STM32L071xx devices offer several analog features, one 12-bit ADC with hardware oversampling, two ultra-low-power comparators, several timers, one low-power timer (LPTIM), four general-purpose 16-bit timers and two basic timer, one RTC and one SysTick which can be used as timebases. They also feature two watchdogs, one watchdog with independent clock and window capability and one window watchdog based on bus clock.

Moreover, the STM32L071xx devices embed standard and advanced communication interfaces: up to three I2Cs, two SPIs, one I2S, four USARTs, a low-power UART (LPUART), .

The STM32L071xx also include a real-time clock and a set of backup registers that remain powered in Standby mode.

The ultra-low-power STM32L071xx devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to $+125^{\circ} \mathrm{C}$ temperature range. A comprehensive set of power-saving modes allows the design of low-power applications.

### 2.1 Device overview

Table 2. Ultra-low-power STM32L071xx device features and peripheral counts

| Peripheral |  | $\begin{aligned} & \text { STM32L } \\ & \text { 071K8 } \end{aligned}$ | $\begin{aligned} & \text { STM32L } \\ & \text { 071C8 } \end{aligned}$ | $\begin{gathered} \text { STM32L } \\ \text { 071V8 } \end{gathered}$ | $\begin{aligned} & \text { STM32L } \\ & \text { 071KB } \end{aligned}$ | STM32L 071CB | STM32L 071VB | STM32L <br> 071RB | $\begin{aligned} & \text { STM32L } \\ & 071 \mathrm{KZ} \end{aligned}$ | $\begin{aligned} & \text { STM32L } \\ & \text { 071CZ } \end{aligned}$ | $\begin{aligned} & \text { STM32L } \\ & \text { 071VZ } \end{aligned}$ | $\begin{gathered} \text { STM32 } \\ \text { L } \\ \text { 071RZ } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Flash (Kbytes) |  | 64 Kbytes |  |  | 128 Kbytes |  |  |  | 192 Kbytes |  |  |  |
| Data EEPROM (Kbytes) |  | 3 Kbytes |  |  | 6 Kbytes |  |  |  |  |  |  |  |
| RAM (Kbytes) |  | 20 Kbytes |  |  |  |  |  |  |  |  |  |  |
| Timers | Generalpurpose | 4 |  |  |  |  |  |  |  |  |  |  |
|  | Basic | 2 |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{array}{\|l} \text { LPTIME } \\ \hline \text { R } \end{array}$ | 1 |  |  |  |  |  |  |  |  |  |  |
| RTC/SYSTICK/IWDG /WWDG |  | 1/1/1/1 |  |  |  |  |  |  |  |  |  |  |
| Com. interfaces | SPI/I2S | $4(3)^{(1) / 0}$ | $6(4)^{(2) / 1}$ |  | $4(3)^{(1)} / 0$ | $6(4)^{(2) / 1}$ |  |  | $4(3)^{(1)} / 0$ | $6(4)^{(2) / 1}$ |  |  |
|  | $1^{2} \mathrm{C}$ | 2 | 3 |  | 2 | 3 |  |  | 2 | 3 |  |  |
|  | USART | 3 | 4 |  | $4^{(3)}$ | 4 |  |  | $4^{(3)}$ | 4 |  |  |
|  | LPUART | 1 |  |  |  |  |  |  |  |  |  |  |
| GPIOs |  | 23 | 37 | 84 | $25^{(3)}$ | $40^{(4)}$ | 84 | $51^{(5)}$ | $25^{(3)}$ | $40^{(4)}$ | 84 | $51^{(5)}$ |
| Clocks: <br> HSE/LSE/HSI/MSI/LS <br> I |  | 1/1/1/1/1 |  |  |  |  |  |  |  |  |  |  |
| 12-bit sync ADC <br> Number of | hronized channels | $\begin{gathered} 1 \\ 10 \end{gathered}$ | 1 13 | 1 16 | 1 10 | 13 ${ }^{1}{ }^{(4)}$ | 1 16 | 1 $166^{(5)}$ | 1 10 | 13 ${ }^{1}{ }^{(4)}$ | 1 16 | 1 $166^{(5)}$ |
| Comparators |  | 2 |  |  |  |  |  |  |  |  |  |  |
| Max. CPU frequency |  | 32 MHz |  |  |  |  |  |  |  |  |  |  |
| Operating voltage |  | 1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option 1.65 to 3.6 V without BOR option |  |  |  |  |  |  |  |  |  |  |
| Operating temperatures |  | Ambient temperature: -40 to $+125^{\circ} \mathrm{C}$ Junction temperature: -40 to $+130^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |  |  |  |
| Packages |  | UFQFPN 32 | $\begin{array}{\|c\|} \hline \text { LQFP/ } \\ \text { UFQFPN } \\ 48 \end{array}$ | LQFP/ UFBGA 100 | UFQFPN/ LQFP32 | LQFP/ <br> UFQFPN48 <br> WLCSP49 | LQFP/ UFBGA 100 | $\begin{gathered} \text { LQFP/ } \\ \text { TFBGA } \\ 64 \end{gathered}$ | UFQFPN/ LQFP32 | LQFP/ UFQFPN48 WLCSP49 | LQFP/ UFBGA 100 | $\begin{gathered} \text { LQFP/ } \\ \text { TFBGA } \\ 64 \end{gathered}$ |

1. 3 SPI interfaces are USARTs operating in SPI master mode.
2. 4 SPI interfaces are USARTs operating in SPI master mode.
3. UFQFPN32 has 2 GPIOs and 1 UART less than LQFP32.
4. LQFP48 and UFQFPN48 have three GPIOs less than WLCSP49.
5. TFBGA64 has one GPIO, one ADC input less than LQFP64.

Figure 1. STM32L071xx block diagram


### 2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of core and features, from 8-bit proprietary core up to Arm ${ }^{\circledR}$ Cortex ${ }^{\circledR}-\mathrm{M} 4$, including Arm ${ }^{\circledR}$ Cortex ${ }^{\circledR}-\mathrm{M} 3$ and Arm ${ }^{\circledR}$ Cortex ${ }^{\circledR}-\mathrm{M} 0+$. The STM32Lx series are the best choice to answer your needs in terms of ultra-low-power features. The STM32 ultra-low-power series are the best solution for applications such as gaz/water meter, keyboard/mouse or fitness and healthcare application. Several built-in features like LCD drivers, dual-bank memory, low-power run mode, operational amplifiers, 128-bit AES, DAC, crystal-less USB and many other definitely help you building a highly cost optimized application by reducing BOM cost. STMicroelectronics, as a reliable and long-term manufacturer, ensures as much as possible pin-to-pin compatibility between all STM8Lx and STM32Lx on one hand, and between all STM32Lx and STM32Fx on the other hand. Thanks to this unprecedented scalability, your legacy application can be upgraded to respond to the latest market feature and efficiency requirements.

## 3 Functional overview

### 3.1 Low-power modes

The ultra-low-power STM32L071xx support dynamic voltage scaling to optimize its power consumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range $1\left(\mathrm{~V}_{\mathrm{DD}}\right.$ range limited to $1.71-3.6 \mathrm{~V}$ ), with the CPU running at up to 32 MHz
- Range 2 (full $\mathrm{V}_{\mathrm{DD}}$ range), with a maximum CPU frequency of 16 MHz
- $\quad$ Range 3 (full $\mathrm{V}_{\mathrm{DD}}$ range), with a maximum CPU frequency limited to 4.2 MHz

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

- Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

- Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the lowspeed clock ( $\max 131 \mathrm{kHz}$ ), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In Lowpower run mode, the clock frequency and the number of enabled peripherals are both limited.

- Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in low-power mode to minimize the regulator's operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz .
When wakeup is triggered by an event or an interrupt, the system reverts to the Run mode with the regulator on.

## Stop mode with RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the $\mathrm{V}_{\text {CORE }}$ domain are stopped, the PLL, MSI RC, HSE crystal and HSI RC oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.
Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.
The device can be woken up from Stop mode by any of the EXTI line, in $3.5 \mu \mathrm{~s}$, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on), it can be the RTC alarm/tamper/timestamp/wakeup events, the USART/I2C/LPUART/LPTIMER wakeup events.

- Stop mode without RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are disabled.
Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.
The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in $3.5 \mu \mathrm{~s}$, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on). It can also be wakened by the USART/I2C/LPUART/LPTIMER wakeup events.

- Standby mode with RTC

The Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire $\mathrm{V}_{\text {CORE }}$ domain is powered off. The PLL, MSI RC, HSE crystal and HSI RC oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).
The device exits Standby mode in $60 \mu$ s when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

- Standby mode without RTC

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire $\mathrm{V}_{\text {CORE }}$ domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).
The device exits Standby mode in $60 \mu$ s when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.
Note: The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.

Table 3. Functionalities depending on the operating power supply range

| Operating power supply range ${ }^{(1)}$ | Functionalities depending on the operating power <br> supply range |  |
| :---: | :---: | :---: |
|  | ADC operation | Dynamic voltage scaling <br> range |
| $\mathrm{V}_{\mathrm{DD}}=1.65$ to 1.71 V | ADC only, conversion time <br> up to 570 ksps | Range 2 or <br> range 3 |
| $\mathrm{~V}_{\mathrm{DD}}=1.71$ to $1.8 \mathrm{~V}^{(2)}$ | ADC only, conversion time <br> up to 1.14 Msps | Range 1 , range 2 or range 3 |
| $\mathrm{~V}_{\mathrm{DD}}=1.8$ to $2.0 \mathrm{~V}^{(2)}$ | Conversion time up to 1.14 <br> Msps | Range1, range 2 or range 3 |

Table 3. Functionalities depending on the operating power supply range (continued)

| Operating power supply range ${ }^{(1)}$ | Functionalities depending on the operating power <br> supply range |  |
| :---: | :---: | :---: |
|  | ADC operation | Dynamic voltage scaling <br> range |
| $\mathrm{V}_{\mathrm{DD}}=2.0$ to 2.4 V | Conversion time up to 1.14 <br> Msps | Range 1, range 2 or range 3 <br> $\mathrm{~V}_{\mathrm{DD}}=2.4$ to 3.6 V |
| Conversion time up to 1.14 <br> Msps | Range 1, range 2 or range 3 |  |

1. GPIO speed depends on $V_{D D}$ voltage. Refer to Table 60: I/O AC characteristics for more information about I/O speed.
2. CPU frequency changes from initial to final must respect "fcpu initial $<4^{*}$ fcpu final". It must also respect 5 $\mu s$ delay between two changes. For example to switch from 4.2 MHz to 32 MHz , you can switch from 4.2 MHz to 16 MHz , wait $5 \mu \mathrm{~s}$, then switch from 16 MHz to 32 MHz .

Table 4. CPU frequency range depending on dynamic voltage scaling

| CPU frequency range | Dynamic voltage scaling range |
| :---: | :---: |
| 16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws) | Range 1 |
| 8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws) | Range 2 |
| 32 kHz to 4.2 MHz (0ws) | Range 3 |

Table 5. Functionalities depending on the working mode (from Run/active down to standby) ${ }^{(1)(2)}$

| IPs | Run/Active | Sleep | Lowpower run | Lowpower sleep | Stop |  | Standby |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Wakeup capability |  | Wakeup capability |
| CPU | Y | -- | Y | -- | -- |  | -- |  |
| Flash memory | 0 | 0 | 0 | 0 | -- |  | -- |  |
| RAM | Y | Y | Y | Y | Y |  | -- |  |
| Backup registers | Y | Y | Y | Y | Y |  | Y |  |
| EEPROM | 0 | 0 | 0 | 0 | -- |  | -- |  |
| Brown-out reset (BOR) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| DMA | 0 | 0 | 0 | 0 | -- |  | -- |  |
| Programmable Voltage Detector (PVD) | 0 | 0 | 0 | 0 | 0 | 0 | - |  |
| Power-on/down reset (POR/PDR) | Y | Y | Y | Y | Y | Y | Y | Y |

Table 5. Functionalities depending on the working mode (from Run/active down to standby) (continued) ${ }^{(1)(2)}$

| IPs | Run/Active | Sleep | Lowpower run | Lowpower sleep | Stop |  | Standby |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Wakeup capability |  | Wakeup capability |
| High Speed Internal (HSI) | 0 | 0 | -- | -- | (3) |  | -- |  |
| High Speed External (HSE) | 0 | 0 | 0 | 0 | -- |  | -- |  |
| Low Speed Internal (LSI) | 0 | 0 | 0 | 0 | 0 |  | O |  |
| Low Speed External (LSE) | 0 | 0 | 0 | 0 | 0 |  | O |  |
| Multi-Speed Internal (MSI) | 0 | 0 | Y | Y | -- |  | -- |  |
| Inter-Connect Controller | Y | Y | Y | Y | Y |  | -- |  |
| RTC | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| RTC Tamper | 0 | 0 | 0 | 0 | 0 | 0 | O | 0 |
| Auto WakeUp (AWU) | 0 | 0 | 0 | 0 | 0 | 0 | O | 0 |
| USART | 0 | 0 | 0 | 0 | $\mathrm{O}^{(4)}$ | 0 | -- |  |
| LPUART | 0 | 0 | 0 | 0 | $\mathrm{O}^{(4)}$ | 0 | -- |  |
| SPI | 0 | 0 | 0 | 0 | -- |  | -- |  |
| I2C | 0 | 0 | -- | -- | $\mathrm{O}^{(5)}$ | 0 | -- |  |
| ADC | 0 | 0 | -- | -- | -- |  | -- |  |
| Temperature sensor | 0 | 0 | 0 | 0 | 0 |  | -- |  |
| Comparators | 0 | 0 | 0 | 0 | 0 | 0 | -- |  |
| 16-bit timers | 0 | 0 | 0 | 0 | -- |  | -- |  |
| LPTIMER | 0 | 0 | 0 | 0 | 0 | 0 |  |  |
| IWDG | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| WWDG | 0 | 0 | 0 | 0 | -- |  | -- |  |
| SysTick Timer | 0 | 0 | 0 | 0 |  |  | -- |  |
| GPIOs | 0 | 0 | 0 | 0 | 0 | 0 |  | 2 pins |
| Wakeup time to Run mode | $0 \mu \mathrm{~s}$ | $0.36 \mu \mathrm{~s}$ | $3 \mu \mathrm{~s}$ | $32 \mu \mathrm{~s}$ |  | $3.5 \mu \mathrm{~s}$ |  | $50 \mu \mathrm{~s}$ |

Table 5. Functionalities depending on the working mode (from Run/active down to standby) (continued) ${ }^{(1)(2)}$

| IPs | Run/Active | Sleep | Lowpower run | Low- <br> power <br> sleep | Stop | Standby |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Wakeup capability | Wakeup capability |
| Consumption <br> $V_{D D}=1.8$ to 3.6 V <br> (Typ) | Down to $140 \mu \mathrm{~A} / \mathrm{MHz}$ (from Flash memory) | Down to $37 \mu \mathrm{~A} / \mathrm{MHz}$ (from Flash memory) | Down to $8 \mu \mathrm{~A}$ | Down to$4.5 \mu \mathrm{~A}$ | $\begin{gathered} 0.4 \mu \mathrm{~A}(\mathrm{No} \\ \mathrm{RTC}) \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 0.28 \mu \mathrm{~A}(\mathrm{No} \\ \mathrm{RTC}) \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} \end{gathered}$ |
|  |  |  |  |  | $\begin{gathered} 0.8 \mu \mathrm{~A} \text { (with } \\ \mathrm{RTC} \text { ) } \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 0.65 \mu \mathrm{~A} \text { (with } \\ \text { RTC) } \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} \end{gathered}$ |
|  |  |  |  |  | $\begin{gathered} 0.4 \mu \mathrm{~A}(\mathrm{No} \\ \mathrm{RTC}) \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 0.29 \mu \mathrm{~A}(\mathrm{No} \\ \mathrm{RTC}) \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{gathered}$ |
|  |  |  |  |  | $1 \mu \mathrm{~A}$ (with RTC) $V_{D D}=3.0 \mathrm{~V}$ | $\begin{gathered} 0.85 \mu \mathrm{~A} \text { (with } \\ \text { RTC) } \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{gathered}$ |

1. Legend:
$" Y$ " = Yes (enable).
"O" = Optional can be enabled/disabled by software)
"-" = Not available
2. The consumption values given in this table are preliminary data given for indication. They are subject to slight changes.
3. Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need it anymore.
4. UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep running the HSI clock.
5. I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up the HSI during reception.

### 3.2 Interconnect matrix

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

Table 6. STM32L0xx peripherals interconnect matrix

| Interconnect <br> source | Interconnect <br> destination | Interconnect action | Run | Sleep | Low- <br> power <br> run | Low- <br> power <br> sleep | Stop |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TIM2,TIM21, <br> TIM22 | Timer input channel, <br> trigger from analog <br> signals comparison | Y | Y | Y | Y | - |
|  | LPTIM | Timer input channel, <br> trigger from analog <br> signals comparison | Y | Y | Y | Y | Y |
| TIMx | TIMx | Timer triggered by other <br> timer | Y | Y | Y | Y | - |

Table 6. STM32L0xx peripherals interconnect matrix (continued)

| Interconnect <br> source | Interconnect <br> destination | Interconnect action | Run | SleepLow- <br> RTC <br> power <br> run | TIM21 | Low- <br> power <br> sleep | Stop |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LPTIM | Timer triggered by Auto <br> wake-up | Y | Y | Y | Y | - |
| All clock <br> source triggered by RTC <br> event | TIMx | Y | Y | Y | Y | Y |  |
|  | Clock source used as <br> input channel for RC <br> measurement and <br> trimming | Y | Y | Y | Y | - |  |
|  | TIMx | Timer input channel and <br> trigger | Y | Y | Y | Y | - |

### 3.3 Arm ${ }^{\circledR}$ Cortex ${ }^{\circledR}-\mathrm{M0}+$ core with MPU

The Cortex-M0+ processor is an entry-level 32-bit Arm Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture that is easy to learn and program
- ultra-low power, energy-efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness, with integrated Memory Protection Unit (MPU).

The Cortex-M0+ processor is built on a highly area and power optimized 32-bit processor core, with a 2-stage pipeline Von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.
Owing to its embedded Arm core, the STM32L071xx are compatible with all Arm tools and software.

## Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L071xx embed a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels and 4 priority levels.
The Cortex-M0+ processor closely integrates a configurable Nested Vectored Interrupt Controller (NVIC), to deliver industry-leading interrupt performance. The NVIC:

- includes a Non-Maskable Interrupt (NMI)
- provides zero jitter interrupt option
- provides four interrupt priority levels

The tight integration of the processor core and NVIC provides fast execution of Interrupt Service Routines (ISRs), dramatically reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to abandon and restart loadmultiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.
To optimize low-power designs, the NVIC integrates with the sleep modes, that include a deep sleep function that enables the entire device to enter rapidly stop or standby mode.

This hardware block provides flexible interrupt management features with minimal interrupt latency.

### 3.4 Reset and supply management

### 3.4.1 Power supply schemes

- $\quad \mathrm{V}_{\mathrm{DD}}=1.65$ to 3.6 V : external power supply for I/Os and the internal regulator. Provided externally through $V_{D D}$ pins.
- $\quad \mathrm{V}_{\text {SSA }}, \mathrm{V}_{\mathrm{DDA}}=1.65$ to 3.6 V : external analog power supplies for ADC reset blocks, RCs and PLL. $V_{D D A}$ and $V_{S S A}$ must be connected to $V_{D D}$ and $V_{S S}$, respectively.


### 3.4.2 Power supply supervisor

The devices have an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.
Two versions are available:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V .
- The other version without BOR operates between 1.65 V and 3.6 V .

After the $\mathrm{V}_{\mathrm{DD}}$ threshold is reached ( 1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V . When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on $\mathrm{V}_{\mathrm{DD}}$ at least 1 ms after it exits the POR area.
Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V . To reduce the power consumption in Stop mode, it is possible to automatically switch off the
internal reference voltage $\left(\mathrm{V}_{\text {REFINT }}\right)$ in Stop mode. The device remains in reset mode when $V_{D D}$ is below a specified threshold, $V_{\text {POR/PDR }}$ or $V_{B O R}$, without the need for any external reset circuit.

Note: $\quad$ The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the startup time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.
The devices feature an embedded programmable voltage detector (PVD) that monitors the $\mathrm{V}_{\text {DD/VDDA }}$ power supply and compares it to the $\mathrm{V}_{\text {PVD }}$ threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V , chosen by software, with a step around 200 mV . An interrupt can be generated when $\mathrm{V}_{\text {DD/VDDA }}$ drops below the $\mathrm{V}_{\mathrm{PVD}}$ threshold and/or when $V_{D D / V D D A}$ is higher than the $V_{P V D}$ threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

### 3.4.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32 KHz oscillator, RCC_CSR).


### 3.5 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler

To get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.

- Safe clock switching

Clock sources can be changed safely on the fly in Run mode through a configuration register.

- Clock management

To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.

- System clock source

Three different clock sources can be used to drive the master clock SYSCLK:

- 1-25 MHz high-speed external crystal (HSE), that can supply a PLL
- 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLLMultispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies ( $65 \mathrm{kHz}, 131 \mathrm{kHz}, 262 \mathrm{kHz}, 524 \mathrm{kHz}, 1.05 \mathrm{MHz}, 2.1$ $\mathrm{MHz}, 4.2 \mathrm{MHz}$ ). When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a $\pm 0.5 \%$ accuracy.
- Auxiliary clock source

Two ultra-low-power clock sources that can be used to drive the real-time clock:

- $\quad 32.768 \mathrm{kHz}$ low-speed external crystal (LSE)
- $\quad 37 \mathrm{kHz}$ low-speed internal RC (LSI), also used to drive the independent watchdog. The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.
- RTC clock source

The LSI, LSE or HSE sources can be chosen to clock the RTC, whatever the system clock.

- Startup clock

After reset, the microcontroller restarts by default with an internal 2.1 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.

- Clock security system (CSS)

This feature can be enabled by software. If an HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.
Another clock security system can be enabled, in case of failure of the LSE it provides an interrupt or wakeup event which is generated if enabled.

- Clock-out capability (MCO: microcontroller clock output)

It outputs one of the internal clocks for external use by the application.
Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz . See Figure 2 for details on the clock tree.

Figure 2. Clock tree


### 3.6 Low-power real-time clock and backup registers

The real time clock (RTC) and the 5 backup registers are supplied in all modes including standby mode. The backup registers are five 32-bit registers used to store 20 bytes of user application data. They are not reset by a system reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatically correction for 28, 29 (leap year), 30, and 31 day of the month
- Two programmable alarms with wake up from Stop and Standby mode capability
- Periodic wakeup from Stop and Standby with programmable resolution and period
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock ( 50 or 60 Hz ) can be used to enhance the calendar precision.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- 2 anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 37 kHz )
- The high-speed external clock


### 3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated alternate function registers. All GPIOs are high current capable. Each GPIO output, speed can be slowed ( $40 \mathrm{MHz}, 10 \mathrm{MHz}, 2 \mathrm{MHz}, 400 \mathrm{kHz}$ ). The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to a dedicated IO bus with a toggling speed of up to 32 MHz .

## Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 29 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 84 GPIOs can be connected to the 16 configurable interrupt/event lines. The 13 other lines are connected to PVD, RTC, USARTs, I2C, LPUART, LPTIMER or comparator events.

### 3.8 Memories

The STM32L071xx devices have the following features:

- 20 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
- 64, 128 or 192 Kbytes of embedded Flash program memory
- 6 Kbytes of data EEPROM
- Information block containing 32 user and factory options bytes plus 8 Kbytes of system memory

Flash program and data EEPROM are divided into two banks. This allows writing in one bank while running code or reading data from the other bank.

The user options bytes are used to write-protect or read-out protect the memory (with 4 Kbyte granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no protection
- Level 1: memory readout protected.

The Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected

- Level 2: chip readout protected, debug features (Cortex-M0+ serial wire) and boot in RAM selection disabled (debugline fuse)

The firewall protects parts of code/data from access by the rest of the code that is executed outside of the protected area. The granularity of the protected code segment or the nonvolatile data segment is 256 bytes (Flash memory or EEPROM) against 64 bytes for the volatile data segment (RAM).

The whole non-volatile memory embeds the error correction code (ECC) feature

## $3.9 \quad$ Boot modes

At startup, BOOT0 pin and nBOOT1 option bit are used to select one of three boot options:

- Boot from Flash memory
- Boot from System memory
- Boot from embedded RAM

The boot loader is located in System memory. It is used to reprogram the Flash memory by using SPI1(PA4, PA5, PA6, PA7) or SPI2 (PB12, PB13, PB14, PB15), I2C1 (PB6, PB7) or I2C2 (PB10, PB11), USART1(PA9, PA10) or USART2(PA2, PA3). See STM32 ${ }^{\text {тм }}$ microcontroller system memory boot mode AN2606 for details.

### 3.10 Direct memory access (DMA)

The flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, $I^{2} \mathrm{C}$, USART, LPUART, general-purpose timers, and ADC.

### 3.11 Analog-to-digital converter (ADC)

A native 12-bit, extended to 16-bit through hardware oversampling, analog-to-digital converter is embedded into STM32L071xx device. It has up to 16 external channels and 3 internal channels (temperature sensor, voltage reference). Three channels, PA0, PA4 and PA5, are fast channels, while the others are standard channels.

The ADC performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.
The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of 1.14 MSPS even with a low CPU speed. The ADC consumption is low at all frequencies ( $\sim 25 \mu \mathrm{~A}$ at $10 \mathrm{kSPS}, \sim 240 \mu \mathrm{~A}$ at 1MSPS). An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller. It can operate from a supply voltage down to 1.65 V .

The ADC features a hardware oversampler up to 256 samples, this improves the resolution to 16 bits (see AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers.

### 3.12 Temperature sensor

The temperature sensor ( $\mathrm{T}_{\text {SENSE }}$ ) generates a voltage $\mathrm{V}_{\text {SENSE }}$ that varies linearly with temperature.
The temperature sensor is internally connected to the ADC_IN18 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Table 7. Temperature sensor calibration values

| Calibration value name | Description | Memory address |
| :---: | :--- | :---: |
| TSENSE_CAL1 | TS ADC raw data acquired at <br> temperature of $30^{\circ} \mathrm{C}$, <br> $V_{\text {DDA }}=3 \mathrm{~V}$ | $0 \times 1 \mathrm{FF} 8007 \mathrm{~A}-0 \times 1 \mathrm{FF} 8007 \mathrm{~B}$ |
| TSENSE_CAL2 | TS ADC raw data acquired at <br> temperature of $130^{\circ} \mathrm{C}$ <br> $\mathrm{V}_{\text {DDA }}=3 \mathrm{~V}$ | $0 \times 1 \mathrm{FF} 8007 \mathrm{E}-0 \times 1 \mathrm{FF} 8007 \mathrm{~F}$ |

### 3.12.1 Internal voltage reference ( $\mathrm{V}_{\text {REFINT }}$ )

The internal voltage reference ( $\mathrm{V}_{\text {REFINT }}$ ) provides a stable (bandgap) voltage output for the ADC and Comparators. $\mathrm{V}_{\text {REFINT }}$ is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the $\mathrm{V}_{\mathrm{DD}}$ value (when no external voltage, $\mathrm{V}_{\mathrm{REF}}$, is available for ADC). The precise voltage of $\mathrm{V}_{\text {REFINT }}$ is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 8. Internal voltage reference measured values

| Calibration value name | Description | Memory address |
| :---: | :--- | :---: |
| VREFINT_CAL | Raw data acquired at <br> temperature of $25^{\circ} \mathrm{C}$ <br> $V_{\text {DDA }}=3 \mathrm{~V}$ | $0 \times 1 \mathrm{FF} 80078-0 \times 1 \mathrm{FF} 80079$ |

### 3.13 Ultra-low-power comparators and reference voltage

The STM32L071xx embed two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with ultra low consumption
- One comparator with rail-to-rail inputs, fast or slow mode.
- The threshold can be one of the following:
- External I/O pins
- Internal reference voltage ( $\mathrm{V}_{\text {REFINT }}$ )
- $\quad$ submultiple of Internal reference voltage(1/4, $1 / 2,3 / 4$ ) for the rail to rail comparator.

Both comparators can wake up the devices from Stop mode, and be combined into a window comparator.
The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of $1 \mu \mathrm{~A}$ typical).

### 3.14 Timers and watchdogs

The ultra-low-power STM32L071xx devices include three general-purpose timers, one lowpower timer (LPTIM), one basic timer, two watchdog timers and the SysTick timer.
Table 9 compares the features of the general-purpose and basic timers.
Table 9. Timer feature comparison

| Timer | Counter <br> resolution | Counter type | Prescaler factor | DMA <br> request <br> generation | Capture/compare <br> channels | Complementary <br> outputs |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIM2, <br> TIM3 | 16 -bit | Up, down, <br> up/down | Any integer between <br> 1 and 65536 | Yes | 4 | No |
| TIM21, <br> TIM22 | 16-bit | Up, down, <br> up/down | Any integer between <br> 1 and 65536 | No | 2 | No |
| TIM6, <br> TIM7 | 16-bit | Up | Any integer between <br> 1 and 65536 | Yes | 0 | No |

### 3.14.1 General-purpose timers (TIM2, TIM3, TIM21 and TIM22)

There are four synchronizable general-purpose timers embedded in the STM32L071xx device (see Table 9 for differences).

## TIM2, TIM3

TIM2 and TIM3 are based on 16-bit auto-reload up/down counter. It includes a 16-bit prescaler. It features four independent channels each for input capture/output compare, PWM or one-pulse mode output.

The TIM2/TIM3 general-purpose timers can work together or with the TIM21 and TIM22 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.
TIM2/TIM3 have independent DMA request generation.
These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

## TIM21 and TIM22

TIM21 and TIM22 are based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. They have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together and be synchronized with the TIM2/TIM3, full-featured general-purpose timers.
They can also be used as simple time bases and be clocked by the LSE clock source $(32.768 \mathrm{kHz})$ to provide time bases independent from the main CPU clock.

### 3.14.2 Low-power Timer (LPTIM)

The low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / one shot mode
- Selectable software / hardware input trigger
- Selectable clock source
- Internal clock source: LSE, LSI, HSI or APB clock
- External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- Programmable digital glitch filter
- Encoder mode


### 3.14.3 Basic timer (TIM6, TIM7)

These timers can be used as a generic 16-bit timebase.

### 3.14.4 SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches ' 0 '.

### 3.14.5 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

### 3.14.6 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

### 3.15 Communication interfaces

### 3.15.1 $\quad I^{2} C$ bus

Up to three $I^{2} \mathrm{C}$ interfaces (I2C1 and I2C3) can operate in multimaster or slave modes.
Each $I^{2} \mathrm{C}$ interface can support Standard mode (Sm, up to $100 \mathrm{kbit} / \mathrm{s}$ ), Fast mode (Fm, up to 400 kbit/s) and Fast Mode Plus (Fm+, up to $1 \mathrm{Mbit} / \mathrm{s}$ ) with 20 mA output drive on some I/Os.

7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask) are also supported as well as programmable analog and digital noise filters.

Table 10. Comparison of I2C analog and digital filters

|  | Analog filter | Digital filter |
| :--- | :--- | :--- |
| Pulse width of <br> suppressed spikes | $\geq 50 \mathrm{~ns}$ | Programmable length from 1 to 15 <br> I2C peripheral clocks |
| Benefits | Available in Stop mode | 1. Extra filtering capability vs. <br> standard requirements. <br> 2. Stable length |
| Drawbacks | Variations depending on <br> temperature, voltage, process | Wakeup from Stop on address <br> match is not available when digital <br> filter is enabled. |

In addition, I2C1 and I2C3 provide hardware support for SMBus 2.0 and PMBus 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1/I2C3 also have a clock domain independent from the CPU clock, allowing the I2C1/I2C3 to wake up the MCU from Stop mode on address match.

Each I2C interface can be served by the DMA controller.
Refer to Table 11 for an overview of I2C interface features.
Table 11. STM32L071xx $I^{2} \mathrm{C}$ implementation

| I2C features $^{(\mathbf{1 )}}$ | I2C1 | I2C2 | I2C3 |
| :--- | :---: | :---: | :---: |
| 7-bit addressing mode | X | X | X |
| 10-bit addressing mode | X | X | X |
| Standard mode (up to 100 kbit/s) | X | X | X |
| Fast mode (up to 400 kbit/s) | X | X | X |
| Fast Mode Plus with 20 mA output drive I/Os (up to 1 <br> Mbit/s) | X | $\mathrm{X}^{(2)}$ | X |
| Independent clock | X | - | X |
| SMBus | X | - | X |
| Wakeup from STOP | X | - | X |

1. $\mathrm{X}=$ supported.
2. See Table 15: STM32L071xxx pin definition on page 40 for the list of I/Os that feature Fast Mode Plus capability

### 3.15.2 Universal synchronous/asynchronous receiver transmitter (USART)

The four USART interfaces (USART1, USART2, USART4 and USART5) are able to communicate at speeds of up to $4 \mathrm{Mbit} / \mathrm{s}$.
They provide hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 and USART2 also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode using baudrates up to 42 Kbaud .
All USART interfaces can be served by the DMA controller.
Table 12 for the supported modes and features of USART interfaces.
Table 12. USART implementation

| USART modes/features ${ }^{(1)}$ | USART1 and USART2 | USART4 and USART5 |
| :--- | :---: | :---: |
| Hardware flow control for modem | X | X |
| Continuous communication using DMA | X | X |
| Multiprocessor communication | X | X |
| Synchronous mode ${ }^{(2)}$ | X | X |
| Smartcard mode | X | - |
| Single-wire half-duplex communication | X | X |
| IrDA SIR ENDEC block | X | - |
| LIN mode | X | - |
| Dual clock domain and wakeup from Stop mode | X | - |
| Receiver timeout interrupt | X | - |
| Modbus communication | X | - |
| Auto baud rate detection (4 modes) | X |  |
| Driver Enable | X |  |

1. $X=$ supported.
2. This mode allows using the USART as an SPI master.

### 3.15.3 Low-power universal asynchronous receiver transmitter (LPUART)

The devices embed one Low-power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock. It can wake up the system from Stop mode using baudrates up to 46 Kbaud. The Wakeup events from Stop mode are programmable and can be:

- Start bit detection
- Or any received data frame
- Or a specific programmed data frame

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.

### 3.15.4 Serial peripheral interface (SPI)/Inter-integrated sound (I2S)

Up to two SPIs are able to communicate at up to $16 \mathrm{Mbits} / \mathrm{s}$ in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.
The USARTs with synchronous capability can also be used as SPI master.
One standard I2S interfaces (multiplexed with SPI2) is available. It can operate in master or slave mode, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When the I2S interfaces is configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

The SPIs can be served by the DMA controller.
Refer to Table 13 for the differences between SPI1 and SPI2.
Table 13. SPI/I2S implementation

| SPI features ${ }^{(1)}$ | SPI1 | SPI2 |
| :--- | :---: | :---: |
| Hardware CRC calculation | X | X |
| I2S mode | - | X |
| TI mode | X | X |

1. $\mathrm{X}=$ supported.

### 3.16 Cyclic redundancy check (CRC) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.
Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

### 3.17 Serial wire debug port (SW-DP)

An Arm SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

## 4 Pin descriptions

Figure 3. STM32L071xx LQFP100 pinout


1. The above figure shows the package top view.
2. PA11 and PA12 input/outputs (greyed out pins) are supplied by VDDIO2.

Figure 4. STM32L071xx UFBGA100 ballout


1. The above figure shows the package top view.
2. PA11 and PA12 input/outputs (greyed out pins) are supplied by VDDIO2.

Figure 5. STM32L071xx LQFP64 pinout


1. The above figure shows the package top view.
2. PA11 and PA12 input/outputs (greyed out pins) are supplied by VDDIO2.

Figure 6. STM32L071xx UFBGA64/TFBGA64 ballout


1. The above figure shows the package top view.
2. PA11 and PA12 input/outputs (greyed out pins) are supplied by VDDIO2.

Figure 7. STM32L071xx WLCSP49 ballout


1. The above figure shows the package top view.
2. PA11 and PA12 input/outputs (greyed out pins) are supplied by VDDIO2.

Figure 8. STM32L071xx LQFP48 pinout


1. The above figure shows the package top view.
2. PA11 and PA12 input/outputs (greyed out pins) are supplied by VDDIO2.

Figure 9. STM32L071xx UFQFPN48


1. The above figure shows the package top view.
2. PA11 and PA12 input/outputs (greyed out pins) are supplied by VDDIO2.

Figure 10. STM32L071xx LQFP32 pinout


1. The above figure shows the package top view.

Figure 11. STM32L071xx UFQFPN32 pinout


1. The above figure shows the package top view.
2. PA11 and PA12 input/outputs (greyed out pins) are supplied by VDDIO2.

Table 14. Legend/abbreviations used in the pinout table

| Name |  | Abbreviation | Definition |
| :---: | :---: | :---: | :---: |
| Pin name |  | Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name |  |
| Pin type |  | S | Supply pin |
|  |  | 1 | Input only pin |
|  |  | I/O | Input / output pin |
| I/O structure |  | FT | 5 V tolerant I/O |
|  |  | FTf | 5 V tolerant I/O, FM + capable |
|  |  | TC | Standard 3.3V I/O |
|  |  | B | Dedicated BOOTO pin |
|  |  | RST | Bidirectional reset pin with embedded weak pull-up resistor |
| Notes |  | Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset. |  |
| Pin functions | Alternate functions | Functions selected through GPIOx_AFR registers |  |
|  | Additional functions | Functions directly selected/enabled through peripheral registers |  |

Table 15. STM32L071xxx pin definition


Table 15. STM32L071xxx pin definition (continued)

| Pin number |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \infty \\ & \stackrel{\downarrow}{4} \\ & \stackrel{1}{0} \end{aligned}$ |  | $\begin{aligned} & \text { U } \\ & \text { oid } \\ & \text { O } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { ơ } \\ & 0 \\ & 0 \\ & \vdots \\ & 3 \end{aligned}$ | 음 민 | 8 <br> 0 <br> 0 <br> 0 <br> 1 | Pin name (function after reset) | $\begin{aligned} & \stackrel{0}{2} \\ & \underset{\sim}{2} \\ & \hline 1 \end{aligned}$ |  | $\begin{aligned} & \text { ¥1 } \\ & \text { Z } \end{aligned}$ | Alternate functions | Additional functions |
| - | - | 2 | 2 | 2 | A2 | B7 | 7 | C1 | PC13 | I/O | FT | - | - | RTC_TAMP1/ RTC_TS/ RTC_OUT/ WKUP2 |
| 2 | 1 | 3 | 3 | 3 | A1 | C6 | 8 | D1 | $\begin{aligned} & \text { PC14- } \\ & \text { OSC32_IN } \\ & (\text { PC14 }) \end{aligned}$ | I/O | FT | - | - | OSC32_IN |
| 3 | 2 | 4 | 4 | 4 | B1 | C7 | 9 | E1 | $\begin{gathered} \text { PC15- } \\ \text { OSC32_OUT } \\ \text { (PC15) } \end{gathered}$ | I/O | TC | - | - | OSC32_OUT |
| - | - | - | - | - | - | - | 10 | F2 | PH9 | I/O | FT | - | - | - |
| - | - | - | - | - | - | - | 11 | G2 | PH10 | I/O | FT | - | - | - |
| - | - | 5 | 5 | 5 | C1 | D6 | 12 | F1 | $\begin{gathered} \text { PHO-OSC_IN } \\ (\text { PHO) } \end{gathered}$ | I/O | TC | - | - | OSC_IN |
| - | - | 6 | 6 | 6 | D1 | D7 | 13 | G1 | $\begin{gathered} \text { PH1- } \\ \text { OSC_OUT } \\ (\text { PH1) } \end{gathered}$ | I/O | TC | - | - | OSC_OUT |
| 4 | 3 | 7 | 7 | 7 | E1 | D5 | 14 | H2 | NRST | I/O | - | - | - | - |
| - | - | - | - | 8 | E3 | C5 | 15 | H1 | PC0 | I/O | FTf | - | LPTIM1_IN1, EVENTOUT, LPUART1_RX, I2C3_SCL | ADC_IN10 |
| - | - | - | - | 9 | E2 | C4 | 16 | J2 | PC1 | I/O | FTf | - | LPTIM1_OUT, EVENTOUT, LPUART1_TX, I2C3_SDA | ADC_IN11 |
| - | - | - | - | 10 | F2 | E7 | 17 | J3 | PC2 | I/O | FTf | - | $\qquad$ | ADC_IN12 |
| - | - | - | - | 11 | - | - | 18 | K2 | PC3 | I/O | FT | - | LPTIM1_ETR, SPI2_MOSI/I2S2_ SD | ADC_IN13 |
| - | 4 | 8 | 8 | 12 | F1 | - | 19 | J1 | VSSA | S | - | - | - | - |
| - | - | - | - | - | - | - | 20 | K1 | VREF- | S | - | - | - | - |

Table 15. STM32L071xxx pin definition (continued)

| Pin number |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { N} \\ & \text { N} \\ & \text { O} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \infty \\ & \stackrel{\downarrow}{4} \\ & \stackrel{1}{0} \end{aligned}$ |  | $\begin{aligned} & \text { U } \\ & \text { DiL } \\ & \text { OU } \end{aligned}$ |  | $\begin{aligned} & \text { of } \\ & 0 \\ & 0 \\ & 0 \\ & 3 \end{aligned}$ | $\begin{aligned} & \text { 음 } \\ & \text { ì } \\ & \text { O } \end{aligned}$ | $\begin{aligned} & \text { O} \\ & \text { O} \\ & \text { M } \\ & 1 \end{aligned}$ | Pin name (function after reset) | $\begin{aligned} & \text { © } \\ & \underset{i}{2} \\ & \underset{i n}{2} \end{aligned}$ |  | $\begin{aligned} & \text { き } \\ & \mathbf{Z} \end{aligned}$ | Alternate functions | Additional functions |
| - | - | - | - | - | G1 | E6 | 21 | L1 | VREF+ | S | - | - | - | - |
| 5 | 5 | 9 | 9 | 13 | H1 | F7 | 22 | M1 | VDDA | S | - | - | - | - |
| 6 | 6 | 10 | 10 | 14 | G2 | E5 | 23 | L2 | PAO | 1/O | $\begin{gathered} \text { TT } \\ \text { a } \end{gathered}$ | - | TIM2_CH1, USART2_CTS, TIM2_ETR, USART4_TX, COMP1_OUT | ```COMP1_INM, ADC_IN0, RTC_TAMP2/ WKUP1``` |
| 7 | 7 | 11 | 11 | 15 | H2 | E4 | 24 | M2 | PA1 | 1/O | FT | - | EVENTOUT, TIM2_CH2, USART2_RTS/ USART2_DE, TIM21_ETR, USART4_RX | $\begin{gathered} \text { COMP1_INP, } \\ \text { ADC_IN1 } \end{gathered}$ |
| 8 | 8 | 12 | 12 | 16 | F3 | F6 | 25 | K3 | PA2 | 1/O | FT | - | $\begin{aligned} & \text { TIM21_CH1, } \\ & \text { TIM2_CH3, } \\ & \text { USART2_TX, } \\ & \text { LPUART1_TX, } \\ & \text { COMP2_OUT } \end{aligned}$ | $\begin{gathered} \text { COMP2_INM, } \\ \text { ADC_IN2 } \end{gathered}$ |
| 9 | 9 | 13 | 13 | 17 | G3 | G7 | 26 | L3 | PA3 | 1/O | FT | - | $\begin{aligned} & \text { TIM21_CH2, } \\ & \text { TIM2_CH4, } \\ & \text { USART2_RX, } \\ & \text { LPUART1_RX } \end{aligned}$ | $\begin{gathered} \text { COMP2_INP, } \\ \text { ADC_IN3 } \end{gathered}$ |
| - | - | - | - | 18 | C2 | - | 27 | D3 | VSS | S | - | - | - | - |
| - | - | - | - | 19 | D2 | - | 28 | H3 | VDD | S | - | - | - | - |
| 10 | 10 | 14 | 14 | 20 | H3 | F5 | 29 | M3 | PA4 | 1/O | TC | - | SPI1_NSS, USART2_CK, TIM22_ETR | COMP1_INM, COMP2_INM, ADC_IN4 |
| 11 | 11 | 15 | 15 | 21 | F4 | G6 | 30 | K4 | PA5 | 1/O | TC | - | $\begin{aligned} & \text { SPI1_SCK, } \\ & \text { TIM2_ETR, } \\ & \text { TIM2_CH1 } \end{aligned}$ | COMP1_INM, COMP2_INM, ADC_IN5 |

Table 15. STM32L071xxx pin definition (continued)

| Pin number |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \underset{N}{N} \\ & \underset{\sim}{u} \\ & \underset{O}{1} \end{aligned}$ |  | $\begin{aligned} & \infty \\ & \stackrel{\downarrow}{4} \\ & \stackrel{1}{0} \end{aligned}$ |  | $\begin{aligned} & \text { U } \\ & \text { OL } \\ & \text { Ó } \end{aligned}$ |  | 0 0 0 3 3 3 | 음 <br> $\stackrel{1}{4}$ <br> 1 | 8 <br> 0 <br> 0 <br> 0 <br> 1 | Pin name (function after reset) |  | 0 $0 \leq 1$ 0 0 0 0 0 0 | $\begin{aligned} & \text { ఖ } \\ & \mathbf{0} \end{aligned}$ | Alternate functions | Additional functions |
| 12 | 12 | 16 | 16 | 22 | G4 | G5 | 31 | L4 | PA6 | I/O | FT | - | SPI1 MISO TIM3 CH1, LPUART1_CTS, TIM22 CH1, EVENTOUT, COMP1_OUT | ADC_IN6 |
| 13 | 13 | 17 | 17 | 23 | H4 | F4 | 32 | M4 | PA7 | I/O | FT | - | SPI1_MOSI, TIM3_CH2, TIM22_CH2, EVENTOUT, COMP2_OUT | ADC_IN7 |
| - | - | - | - | 24 | H5 | - | 33 | K5 | PC4 | I/O | FT | - | EVENTOUT, <br> LPUART1_TX | ADC_IN14 |
| - | - | - | - | 25 | H6 | - | 34 | L5 | PC5 | I/O | FT | - | LPUART1_RX | ADC_IN15 |
| 14 | 14 | 18 | 18 | 26 | F5 | G4 | 35 | M5 | PB0 | I/O | FT | - | EVENTOUT, <br> TIM3_CH3 | $\begin{gathered} \text { ADC_IN8, } \\ \text { VREF_OUT } \end{gathered}$ |
| 15 | 15 | 19 | 19 | 27 | G5 | D3 | 36 | M6 | PB1 | I/O | FT | - | TIM3_CH4, LPUART1_RTS/ LPUART1_DE | ADC_IN9, VREF_OUT |
| - | - | 20 | 20 | 28 | G6 | E3 | 37 | L6 | PB2 | I/O | FT | - | LPTIM1_OUT, I2C3_SMBA | - |
| - | - | - | - | - | - | - | 38 | M7 | PE7 | I/O | FT | - | USART5_CK, USART5_RTS/ USART5_DE | - |
| - | - | - | - | - | - | - | 39 | L7 | PE8 | I/O | FT | - | USART4_TX | - |
| - | - | - | - | - | - | - | 40 | M8 | PE9 | I/O | FT | - | TIM2_CH1, TIM2_ETR, USART4_RX | - |
| - | - | - | - | - | - | - | 41 | L8 | PE10 | I/O | FT | - | TIM2_CH2, USART5_TX | - |
| - | - | - | - | - | - | - | 42 | M9 | PE11 | I/O | FT | - | TIM2_CH3, USART5_RX | - |
| - | - | - | - | - | - | - | 43 | L9 | PE12 | I/O | FT | - | TIM2_CH4, SPI1_NSS | - |

Table 15. STM32L071xxx pin definition (continued)

| Pin number |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { N} \\ & \text { N1 } \\ & \text { O} \end{aligned}$ |  |  |  |  |  | $\begin{aligned} & \text { of } \\ & 0 \\ & 0 \\ & 0 \\ & 3 \\ & 3 \end{aligned}$ | $\begin{aligned} & \text { 응 } \\ & \frac{1}{1} \\ & \text { O } \end{aligned}$ | $\begin{aligned} & \text { O} \\ & \vdots \\ & 0 \\ & \text { M } \\ & \frac{1}{2} \end{aligned}$ | Pin name (function after reset) |  | 0 0 0 0 $\vdots$ $\vdots$ 0 0 | $\begin{aligned} & \cong \\ & \mathbf{Z} \end{aligned}$ | Alternate functions | Additional functions |
| - | - | - | - | - | - | - | 44 | M10 | PE13 | I/O | FT | - | SPI1_SCK | - |
| - | - | - | - | - | - | - | 45 | M11 | PE14 | I/O | FT | - | SPI1_MISO | - |
| - | - | - | - | - | - | - | 46 | M12 | PE15 | I/O | FT | - | SPI1_MOSI | - |
| - | - | 21 | 21 | 29 | G7 | G3 | 47 | L10 | PB10 | I/O | FT | - | TIM2_CH3, LPUART1_TX, SPI2_SCK, I2C2_SCL, LPUART1_RX | - |
| - | - | 22 | 22 | 30 | H7 | F3 | 48 | L11 | PB11 | 1/O | FT | - | EVENTOUT, TIM2_CH4, LPUART1_RX, I2C2_SDA, LPUART1_TX | - |
| 16 | 16 | 23 | 23 | 31 | D6 | D4 | 49 | F12 | VSS | S | - | - | - | - |
| 17 | 17 | 24 | 24 | 32 | E5 | G2 | 50 | G12 | VDD | S | - | - | - | - |
| - | - | 25 | 25 | 33 | H8 | G1 | 51 | L12 | PB12 | I/O | FT | - | SPI2_NSS/I2S2 WS, LPUART1_RTS/ LPUART1_DE, I2C2 SMBA, EVENTOUT | - |
| - | - | 26 | 26 | 34 | G8 | F2 | 52 | K12 | PB13 | 1/O | FTf | - | $\begin{aligned} & \text { SPI2_SCK/I2S2_ } \\ & \text { CK, MCO, } \\ & \text { LPUART1_CTS, } \\ & \text { I2C2_SCL, } \\ & \text { TIM21_CH1 } \end{aligned}$ | - |
| - | - | 27 | 27 | 35 | F8 | F1 | 53 | K11 | PB14 | 1/O | FTf | - | SPI2_MISO/I2S2 MCK, RTC_OUT, LPUART1_RTS/ LPUART1_DE, I2C2_SDA, TIM21_CH2 | - |
| - | - | 28 | 28 | 36 | F7 | E1 | 54 | K10 | PB15 | I/O | FT | - | SPI2_MOSI/I2S2 <br> SD, RTC_REFIN | - |
| - | - | - | - | - | - | - | 55 | K9 | PD8 | I/O | FT | - | LPUART1_TX | - |

Table 15. STM32L071xxx pin definition (continued)

| Pin number |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathfrak{N} \\ & \underset{\sim}{\mathbf{N}} \\ & \underset{\sim}{1} \end{aligned}$ |  | $\begin{aligned} & \infty \\ & \stackrel{\downarrow}{4} \\ & \stackrel{1}{0} \end{aligned}$ |  | $\begin{aligned} & \underset{\circ}{0} \\ & \text { OL} \\ & \text { OU } \end{aligned}$ |  | $\begin{aligned} & 9 \\ & 0 \\ & 0 \\ & 0 \\ & 3 \\ & 3 \end{aligned}$ | 음 <br> $\stackrel{1}{4}$ <br> 1 | $\begin{aligned} & \text { O} \\ & \frac{0}{0} \\ & \text { M } \\ & \frac{1}{2} \end{aligned}$ | Pin name (function after reset) |  |  | $\begin{aligned} & \text { き } \\ & \mathbf{Z} \end{aligned}$ | Alternate functions | Additional functions |
| - | - | - | - | - | - | - | 56 | K8 | PD9 | I/O | FT | - | LPUART1_RX | - |
| - | - | - | - | - | - | - | 57 | J12 | PD10 | I/O | FT | - | - | - |
| - | - | - | - | - | - | - | 58 | J11 | PD11 | I/O | FT | - | LPUART1_CTS | - |
| - | - | - | - | - | - | - | 59 | J10 | PD12 | I/O | FT | - | LPUART1_RTS/ LPUART1_DE | - |
| - | - | - | - | - | - | - | 60 | H12 | PD13 | I/O | FT | - | - | - |
| - | - | - | - | - | - | - | 61 | H11 | PD14 | I/O | FT | - | - | - |
| - | - | - | - | - | - | - | 62 | H10 | PD15 | I/O | FT | - | - | - |
| - | - | - | - | 37 | F6 | - | 63 | E12 | PC6 | I/O | FT | - | $\begin{aligned} & \hline \text { TIM22_CH1, } \\ & \text { TIM3_CH1 } \end{aligned}$ | - |
| - | - | - | - | 38 | E7 | - | 64 | E11 | PC7 | I/O | FT | - | $\begin{aligned} & \hline \text { TIM22_CH2, } \\ & \text { TIM3_CH2 } \end{aligned}$ | - |
| - | - | - | - | 39 | E8 | - | 65 | E10 | PC8 | I/O | FT | - | $\begin{gathered} \text { TIM22_ETR, } \\ \text { TIM3_CH3 } \end{gathered}$ | - |
| - | - | - | - | 40 | D8 | - | 66 | D12 | PC9 | 1/O | FTf | - | $\begin{aligned} & \text { TIM21_ETR, } \\ & \text { TIM3_CH4, } \\ & \text { I2C3_SDA } \end{aligned}$ | - |
| 18 | 18 | 29 | 29 | 41 | D7 | D1 | 67 | D11 | PA8 | 1/O | FTf | - | MCO, EVENTOUT, USART1_CK, I2C3_SCL | - |
| 19 | 19 | 30 | 30 | 42 | C7 | E2 | 68 | D10 | PA9 | 1/O | FTf | - | $\begin{gathered} \text { MCO, } \\ \text { USART1_TX, } \\ \text { I2C1_SCL, } \\ \text { I2C3_SMBA } \end{gathered}$ | - |
| 20 | 20 | 31 | 31 | 43 | C6 | C1 | 69 | C12 | PA10 | I/O | FTf | - | $\begin{aligned} & \text { USART1_RX, } \\ & \text { I2C1_SDA } \end{aligned}$ | - |
| 21 | 21 | 32 | 32 | 44 | C8 | D2 | 70 | B12 | PA11 | 1/O | FT | - | SPI1_MISO, EVENTOUT, USART1_CTS, COMP1_OUT | - |

Table 15. STM32L071xxx pin definition (continued)

| Pin number |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\infty$ <br> $\stackrel{0}{4}$ <br> O <br> 1 |  |  |  | $\begin{aligned} & \text { of } \\ & 0 \\ & 0 \\ & 0 \\ & 3 \end{aligned}$ | 음 민 | $\begin{aligned} & \text { O} \\ & \frac{1}{O} \\ & \text { O} \\ & \stackrel{1}{J} \end{aligned}$ | Pin name (function after reset) | $\begin{aligned} & \stackrel{0}{2} \\ & \underset{2}{2} \\ & \hline 1 . \end{aligned}$ | 0 0 0 0 0 4 0 0 0 | $\begin{aligned} & \text { \# } \\ & \mathbf{Z} \end{aligned}$ | Alternate functions | Additional functions |
| 22 | 22 | 33 | 33 | 45 | B8 | B1 | 71 | A12 | PA12 | I/O | FT | - | SPI1_MOSI, EVENTOUT, USART1_RTS/ USART1_DE, COMP2_OUT | - |
| 23 | 23 | 34 | 34 | 46 | A8 | C2 | 72 | A11 | PA13 | I/O | FT | - | SWDIO, LPUART1_RX | - |
| - | - | - | - | - | - | - | 73 | C11 | VDD | S | - | - | - | - |
| - | - | 35 | 35 | 47 | D5 | - | 74 | F11 | VSS | S | - | - | - | - |
| - | 24 | 36 | 36 | 48 | E6 | A1 | 75 | G11 | VDDIO2 | S | - | - | - | - |
| 24 | 25 | 37 | 37 | 49 | A7 | B2 | 76 | A10 | PA14 | I/O | FT | - | $\begin{aligned} & \text { SWCLK, } \\ & \text { USART2_TX, } \\ & \text { LPUART1_TX } \end{aligned}$ | - |
| 25 | - | 38 | 38 | 50 | A6 | A2 | 77 | A9 | PA15 | I/O | FT | - | SPI1_NSS, TIM2_ETR, EVENTOUT, USART2_RX, TIM2_CH1, USART4_RTS/ USART4_DE | - |
| - | - | - | - | 51 | B7 | - | 78 | B11 | PC10 | I/O | FT | - | LPUART1_TX, USART4_TX | - |
| - | - | - | - | 52 | B6 | - | 79 | C10 | PC11 | I/O | FT | - | LPUART1_RX, USART4_RX | - |
| - | - | - | - | 53 | C5 | - | 80 | B10 | PC12 | I/O | FT | - | USART5_TX, USART4_CK | - |
| - | - | - | - | - | - | - | 81 | C9 | PDO | I/O | FT | - | $\begin{gathered} \text { TIM21_CH1, } \\ \text { SPI2_NSS/I2S2_W } \\ \text { S } \end{gathered}$ | - |
| - | - | - | - | - | - | - | 82 | B9 | PD1 | I/O | FT | - | $\underset{K}{\text { SPI2_SCK/I2S2_C }}$ | - |

Table 15. STM32L071xxx pin definition (continued)

| Pin number |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \underset{N}{N} \\ & \underset{\sim}{u} \\ & \underset{O}{1} \end{aligned}$ |  |  |  | $\begin{aligned} & \text { U } \\ & \text { O } \\ & \text { O } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { O} \\ & 0 \\ & 0 \\ & 0 \\ & 3 \end{aligned}$ | 음 닉 | $\begin{aligned} & \text { O} \\ & \vdots \\ & 0 \\ & 0 \\ & 10 \end{aligned}$ | Pin name (function after reset) | $\begin{aligned} & \stackrel{0}{2} \\ & \underset{\sim}{2} \\ & \end{aligned}$ |  | $\begin{aligned} & \text { き } \\ & \mathbf{Z} \end{aligned}$ | Alternate functions | Additional functions |
| - | - | - | - | 54 | B5 | - | 83 | C8 | PD2 | I/O | FT | - | LPUART1_RTS/ LPUART1_DE, TIM3 ETR, USART5_RX | - |
| - | - | - | - | - | - | - | 84 | B8 | PD3 | I/O | FT | - | USART2_CTS, SPI2_MISO/I2S2_ MCK | - |
| - | - | - | - | - | - | - | 85 | B7 | PD4 | I/O | FT | - | USART2_RTS/ USART2_DE, SPI2_MOSI/I2S2_S D | - |
| - | - | - | - | - | - | - | 86 | A6 | PD5 | I/O | FT | - | USART2_TX | - |
| - | - | - | - | - | - | - | 87 | B6 | PD6 | I/O | FT | - | USART2_RX | - |
| - | - | - | - | - | - | - | 88 | A5 | PD7 | I/O | FT | - | USART2_CK, TIM21_CH2 | - |
| 26 | - | 39 | 39 | 55 | A5 | A3 | 89 | A8 | PB3 | I/O | FT | - | SPI1_SCK, TIM2_CH2, EVENTOUT, USART1_RTS/ USART1_DE, USART5_TX | COMP2_INM |
| 27 | 26 | 40 | 40 | 56 | A4 | B3 | 90 | A7 | PB4 | I/O | FTf | - | SPI1_MISO, TIM3_CH1, TIM22_CH1, USART1_CTS, USART5_RX, I2C3_SDA | COMP2_INP |
| 28 | 27 | 41 | 41 | 57 | C4 | A4 | 91 | C5 | PB5 | I/O | FT | - | SPI1_MOSI, LPTIM1_IN1, I2C1_SMBA, TIM3_CH2/TIM22 CH2, USART1_CK, USART5_CK, USART5_RTS/ USART5_DE | COMP2_INP |

Table 15. STM32L071xxx pin definition (continued)

| Pin number |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \underset{N}{N} \\ & \underset{\sim}{U} \\ & \underset{\sim}{1} \end{aligned}$ |  | $\begin{aligned} & \infty \\ & \stackrel{\infty}{4} \\ & \stackrel{1}{u} \end{aligned}$ |  |  |  | $\begin{aligned} & \text { of } \\ & 0 \\ & 0 \\ & 0 \\ & 3 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & \text { O} \\ & \text { O} \\ & 0 \\ & 10 \\ & \hline \end{aligned}$ | Pin name (function after reset) |  |  | $\begin{aligned} & \text { き } \\ & \mathbf{Z} \end{aligned}$ | Alternate functions | Additional functions |
| 29 | 28 | 42 | 42 | 58 | D3 | B4 | 92 | B5 | PB6 | I/O | FTf | - | $\begin{aligned} & \hline \text { USART1_TX, } \\ & \text { I2C1_SCL, } \\ & \text { LPTIM1_ETR, } \end{aligned}$ | COMP2_INP |
| 30 | 29 | 43 | 43 | 59 | C3 | C3 | 93 | B4 | PB7 | I/O | FTf | - | USART1_RX, I2C1_SDA, LPTIM1_IN2, USART4_CTS | COMP2 INP, VREF_PVD_IN |
| 31 | 30 | 44 | 44 | 60 | B4 | A5 | 94 | A4 | BOOT0 | I | - | - | - | - |
| - | - | 45 | 45 | 61 | B3 | B5 | 95 | A3 | PB8 | I/O | FTf | - | I2C1_SCL | - |
| - | - | 46 | 46 | 62 | A3 | A6 | 96 | B3 | PB9 | I/O | FTf | - | $\begin{gathered} \text { EVENTOUT, } \\ \text { I2C1_SDA, } \\ \text { SPI2_NSS/I2S2_W } \\ \mathrm{S} \end{gathered}$ | - |
| - | - | - | - | - | - | - | 97 | C3 | PE0 | I/O | FT | - | EVENTOUT | - |
| - | - | - | - | - | - | - | 98 | A2 | PE1 | I/O | FT | - | EVENTOUT | - |
| 32 | 31 | 47 | 47 | 63 | D4 | - | 99 | D3 | VSS | S | - | - | - | - |
| - | 32 | 48 | 48 | 64 | E4 | A7 | 100 | C4 | VDD | S | - | - | - | - |

1. UFQFPN32 pinout differs from other STM32 devices except STM32L07xxx and STM32L8xxx.
Table 16. Alternate functions port A

| Port |  | AFO | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SPI1/SPI2/I2S2/ USART1/2/ <br> LPUART1/LPTI M1/ TIM2/21/22/ EVENTOUT/ SYS_AF | $\begin{array}{\|l} \hline \text { SPI1/SPI2/I2S2/ } \\ \text { I2C1/TIM2/21 } \end{array}$ | SPI1/SPI2/I2S2/ LPUART1/ USART5/LPTIM 1/TIM2/3/EVEN TOUT/ SYS_AF | I2C1/ EVENTOUT | I2C1/USART1/2 <br> /LPUART1/ TIM3/22/ EVENTOUT | SPI2/I2S2/I2C2/ USART1/ TIM2/21/22 | I2C1/2\| <br> LPUART1/ USART4/ UASRT5/TIM21 I EVENTOUT | I2C3/LPUART1/ COMP1/2I TIM3 |
| $\begin{aligned} & \mathbb{4} \\ & \stackrel{\rightharpoonup}{0} \\ & \hline \end{aligned}$ | PA0 | - | - | TIM2_CH1 |  | USART2_CTS | TIM2_ETR | USART4_TX | COMP1_OUT |
|  | PA1 | EVENTOUT |  | TIM2_CH2 |  | USART2_RTS/ USART2_DE | TIM21_ETR | USART4_RX | - |
|  | PA2 | TIM21_CH1 |  | TIM2_CH3 |  | USART2_TX | - | LPUART1_TX | COMP2_OUT |
|  | PA3 | TIM21_CH2 |  | TIM2_CH4 |  | USART2_RX | - | LPUART1_RX | - |
|  | PA4 | SPI1_NSS | - | - |  | USART2_CK | TIM22_ETR | - | - |
|  | PA5 | SPI1_SCK | - | TIM2_ETR |  |  | TIM2_CH1 | - | - |
|  | PA6 | SPI1_MISO |  | TIM3_CH1 |  | LPUART1_CTS | TIM22_CH1 | EVENTOUT | COMP1_OUT |
|  | PA7 | SPI1_MOSI |  | TIM3_CH2 |  | - | TIM22_CH2 | EVENTOUT | COMP2_OUT |
|  | PA8 | MCO |  |  | EVENTOUT | USART1_CK | - | - | I2C3_SCL |
|  | PA9 | MCO |  | - |  | USART1_TX | - | I2C1_SCL | I2C3_SMBA |
|  | PA10 | - |  | - |  | USART1_RX | - | I2C1_SDA | - |
|  | PA11 | SPI1_MISO | - | EVENTOUT |  | USART1_CTS | - | - | COMP1_OUT |
|  | PA12 | SPI1_MOSI | - | EVENTOUT |  | USART1_RTS/ USART1_DE | - | - | COMP2_OUT |
|  | PA13 | SWDIO | - |  | - | - | - | LPUART1_RX | - |
|  | PA14 | SWCLK | - | - | - | USART2_TX | - | LPUART1_TX | - |
|  | PA15 | SPI1_NSS |  | TIM2_ETR | EVENTOUT | USART2_RX | TIM2_CH1 | USART4_RTS/ USART4_DE | - |


| Table 17. Alternate functions port B |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port |  | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
|  |  | SPI1/SPI2/I2S2/ USART1/2/ LPUART1/ LPTIM1/ TIM2/21/22/ EVENTOUT/ SYS_AF | SPI1/SPI2/I2S2/I 2C1/TIM2/21 | SPI1/SPI2/I2S2/ LPUART1/ USART5/LPTIM 1/TIM2/3/EVENT OUT/ SYS_AF | I2C1/ EVENTOUT | I2C1/USART1/2\| LPUART1/ TIM3/22/ EVENTOUT | SP12/I2S2/I2C2/ USART1/ TIM2/21/22 | 12C1/2\| <br> LPUART1/ USART4/ UASRT5/TIM21/ EVENTOUT | I2C3/LPUART1/ COMP $1 / 2 /$ TIM3 |
| $\begin{aligned} & m \\ & \mathrm{t} \\ & \mathrm{~L} \end{aligned}$ | PB0 | EVENTOUT |  | TIM3_CH3 |  | - | - | - | - |
|  | PB1 | - |  | TIM3_CH4 |  | LPUART1_RTS/ LPUART1_DE | - | - | - |
|  | PB2 | - | - | LPTIM1_OUT |  | - | - | - | 12C3_SMBA |
|  | PB3 | SPI1_SCK |  | TIM2_CH2 |  | EVENTOUT | USART1_RTS/ USART1_DE | USART5_TX | - |
|  | PB4 | SPI1_MISO |  | TIM3_CH1 |  | TIM22_CH1 | USART1_CTS | USART5_RX | 12C3_SDA |
|  | PB5 | SPI1_MOSI |  | LPTIM1_IN1 | 12C1_SMBA | $\begin{aligned} & \text { TIM3_CH2/ } \\ & \text { TIM22_CH2 } \end{aligned}$ | USART1_CK | USART5_CK, USART5_RTS/ USART5_DE | - |
|  | PB6 | USART1_TX | 12C1_SCL | LPTIM1_ETR |  | - | - | - | - |
|  | PB7 | USART1_RX | I2C1_SDA | LPTIM1_IN2 |  | - | - | USART4_CTS | - |
|  | PB8 | - |  | - |  | 12C1_SCL | - | - | - |
|  | PB9 | - |  | EVENTOUT | - | 12C1_SDA | $\begin{aligned} & \text { SPI2_NSS/ } \\ & \text { I2S2_WS } \end{aligned}$ | - | - |
|  | PB10 | - |  | TIM2_CH3 |  | LPUART1_TX | SPI2_SCK | 12C2_SCL | LPUART1_RX |
|  | PB11 | EVENTOUT |  | TIM2_CH4 |  | LPUART1_RX | - | I2C2_SDA | LPUART1_TX |
|  | PB12 | SPI2_NSS/I2S2_WS |  | LPUART1 RTS/ LPUART1_DE |  |  | 12C2_SMBA | EVENTOUT | - |
|  | PB13 | SPI2_SCK/I2S2_CK |  | MCO |  | LPUART1_CTS | 12C2_SCL | TIM21_CH1 | - |
|  | PB14 | $\begin{aligned} & \text { SPI2_MISO/ } \\ & \text { I2S2_MCK } \end{aligned}$ |  | RTC_OUT |  | LPUART1_RTS/ LPUART1_DE | 12C2_SDA | TIM21_CH2 | - |
|  | PB15 | $\begin{aligned} & \text { SPI2_MOSI/ } \\ & \text { I2S2_SD } \end{aligned}$ |  | RTC_REFIN | - | - | - | - | - |

Table 18. Alternate functions port C

| Port |  | AFO | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SPI1/SPI2/I2S2/ USART1/2l LPUART1/ LPTIM1/ TIM2/21/22\| EVENTOUT/ SYS_AF | SPI1/SPI2/I2S2/I2C1/ TIM2/21 | SPI1/SPI2/I2S2/ LPUART1/ USART5/ LPTIM1/TIM2/3 /EVENTOUT/SYS_AF | I2C1/ EVENTOUT | I2C1/USART1/2\| LPUART1/ TIM3/22/ EVENTOUT | $\begin{gathered} \text { SPI2/I2S2 } \\ \text { /I2C2/ } \\ \text { USART1/ } \\ \text { TIM2/21/22 } \end{gathered}$ | \|2C1/2| <br> LPUART1/ USART4/ UASRT5/TIM21/E VENTOUT | I2C3/LPUART1/ COMP1/2/ TIM3 |
| $\begin{aligned} & 0 \\ & \mathrm{t} \\ & 0 \end{aligned}$ | PC0 | LPTIM1_IN1 |  | EVENTOUT |  |  |  | LPUART1_RX | 12C3_SCL |
|  | PC1 | LPTIM1_OUT |  | EVENTOUT |  |  |  | LPUART1_TX | I2C3_SDA |
|  | PC2 | LPTIM1_IN2 |  | SPI2_MISO/ I2S2 MCK |  |  |  |  |  |
|  | PC3 | LPTIM1_ETR |  | $\begin{aligned} & \hline \text { SPI2_MOSI/ } \\ & \text { I2S2_SD } \end{aligned}$ |  |  |  |  |  |
|  | PC4 | EVENTOUT |  | LPUART1_TX |  |  |  |  |  |
|  | PC5 |  |  | LPUART1_RX |  |  |  |  |  |
|  | PC6 | TIM22_CH1 |  | TIM3_CH1 |  |  |  |  |  |
|  | PC7 | TIM22_CH2 |  | TIM3_CH2 |  |  |  |  |  |
|  | PC8 | TIM22_ETR |  | TIM3_CH3 |  |  |  |  |  |
|  | PC9 | TIM21_ETR |  | TIM3_CH4 |  |  |  |  | 12C3_SDA |
|  | PC10 | LPUART1_TX |  |  |  |  |  | USART4_TX |  |
|  | PC11 | LPUART1_RX |  |  |  |  |  | USART4_RX |  |
|  | PC12 |  |  | USART5_TX |  |  |  | USART4_CK |  |
|  | PC13 |  |  |  |  |  |  |  |  |
|  | PC14 |  |  |  |  |  |  |  |  |
|  | PC15 |  |  |  |  |  |  |  |  |


| Port |  | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SPI1/SPI2/I2S2/ USART1/2/ LPUART1/ LPTIM1/ TIM2/21/22/ EVENTOUT/ SYS_AF | SPI1/SPI2/I2S2/I2C1/ TIM2/21 | $\begin{aligned} & \text { SPI1/SPI2/I2S2/ } \\ & \text { LPUART1/ } \\ & \text { USART5// } \\ & \text { LPTIM1/TIM2/3 } \\ & \text { /EVENTOUT/ } \\ & \text { SYS_AF } \end{aligned}$ | I2C1/ <br> EVENTOUT | I2C1/USART1/2/ <br> LPUART1/ <br> TIM3/22/ <br> EVENTOUT | $\begin{aligned} & \text { SPI2/I2S2 } \\ & \text { /I2C2/ } \\ & \text { USART1/ } \\ & \text { TIM2/21/22 } \end{aligned}$ | I2C1/2/ <br> LPUART1/ <br> USART4/ <br> UASRT5/TIM21/E VENTOUT | I2C3/LPUART1/ COMP1/2/TIM3 |
| $\begin{aligned} & \square \\ & \stackrel{\rightharpoonup}{0} \\ & 0 \end{aligned}$ | PD0 | TIM21_CH1 | SPI2_NSS/I2S2_WS | - | - | - | - | - | - |
|  | PD1 | - | SPI2_SCK/I2S2_CK | - | - | - | - | - | - |
|  | PD2 | LPUART1_RTS/ <br> LPUART1_DE |  | TIM3_ETR | - | - | - | USART5_RX | - |
|  | PD3 | USART2_CTS |  | SPI2_MISO/ I2S2_MCK | - | - | - | - | - |
|  | PD4 | USART2_RTS/ USART2_DE | SPI2_MOSI/I2S2_SD | - | - | - | - | - | - |
|  | PD5 | USART2_TX | - | - | - | - | - | - | - |
|  | PD6 | USART2_RX | - | - | - | - | - | - | - |
|  | PD7 | USART2_CK | TIM21_CH2 | - | - | - | - | - | - |
|  | PD8 | LPUART1_TX |  | - | - | - | - | - | - |
|  | PD9 | LPUART1_RX |  | - | - | - | - | - | - |
|  | PD10 | - |  | - | - | - | - | - | - |
|  | PD11 | LPUART1_CTS |  | - | - | - | - | - | - |
|  | PD12 | LPUART1_RTS/ LPUART1_DE |  | - | - | - | - | - | - |
|  | PD13 | - |  | - | - | - | - | - | - |
|  | PD14 | - |  | - | - | - | - | - | - |
|  | PD15 |  |  | - | - | - | - | - | - |

Table 20．Alternate functions port E

| $\stackrel{N}{4}$ |  | 1 | ＇ | ＇ | ＇ | ， | ＇ | 1 | 1 | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | 1 | ＇ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\stackrel{\circ}{4}$ |  | ＇ | ＇ | ＇ | 1 | ， | ＇ | 1 |  |  | $\begin{aligned} & \underset{\sim}{\underset{\sim}{r}} \\ & \underset{\sim}{\underset{\sim}{r}} \\ & \underset{\sim}{\underset{\sim}{r}} \end{aligned}$ |  |  | ， | ＇ | ＇ | 1 |
| $\stackrel{\stackrel{1}{4}}{4}$ |  | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | 1 | 1 | ＇ | ＇ | 1 | ＇ | ＇ | ＇ | ＇ |
| $\underset{4}{\underset{4}{4}}$ |  | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | 1 | ＇ | ＇ | ＇ | 1 | ＇ | ＇ | ＇ | ＇ |
| $\stackrel{N}{4}$ |  | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | 1 | ＇ | ＇ | ＇ | ＇ | － | ＇ | ＇ | ＇ |
| $\stackrel{N}{\mathbb{N}}$ |  |  |  |  | $\begin{aligned} & \overline{U_{1}^{\prime}} \\ & \sum_{i}^{M} \end{aligned}$ | $\begin{aligned} & \stackrel{N}{I} \\ & U^{\prime} \\ & \sum_{i}^{M} \end{aligned}$ | $\begin{aligned} & \frac{M}{\top} \\ & \sum_{1}^{\prime} \\ & \sum_{1}^{M} \end{aligned}$ | $\begin{aligned} & \Psi_{I}^{\prime} \\ & \underbrace{\prime} \\ & \sum_{i}^{\prime} \end{aligned}$ | 1 | ＇ |  | ＇ | ＇ | $\begin{aligned} & \text { の } \\ & \underset{\sim}{\boldsymbol{Z}} \\ & \frac{\stackrel{1}{0}}{\infty} \end{aligned}$ |  | $\begin{aligned} & 0 \\ & \frac{0}{\Sigma} \\ & \bar{\Sigma} \\ & \frac{\bar{\top}}{\omega} \end{aligned}$ |  |
| $\underset{\underset{4}{4}}{\square}$ |  |  |  |  |  | ， | ＇ | ＇ |  |  |  |  | ＇ | ＇ |  |  |  |
| $\stackrel{\circ}{4}$ |  | ＇ | ＇ | ＇ |  | $\begin{aligned} & \mathbb{N} \\ & \mathbf{U} \\ & { }^{\prime} \\ & {\underset{N}{1}}^{\prime} \end{aligned}$ |  | $\begin{aligned} & \stackrel{N}{N} \\ & \underset{U}{\prime} \\ & \underset{N}{N} \\ & i \end{aligned}$ | 1 | ＇ | $\begin{aligned} & \bar{I} \\ & \Xi^{\prime} \\ & \underset{V}{N} \end{aligned}$ |  | $\stackrel{M}{\top}$ $\vdots$ $\stackrel{N}{N}$ $i$ |  | ＇ | ＇ | ＇ |
|  | $\pm$ | 음 | $\stackrel{\Gamma}{\alpha}$ | $\underset{\sim}{\text { W゙ }}$ | ய | 亗 | $\begin{array}{\|l\|l} \stackrel{4}{\mathrm{~L}} \end{array}$ | $\begin{array}{\|l\|l} \stackrel{\leftrightarrow}{\square} \\ \hline \end{array}$ | $\stackrel{\rightharpoonup}{\square}$ | $\stackrel{\infty}{\stackrel{\sim}{\square}}$ | $\begin{aligned} & \text { 름 } \\ & \hline \end{aligned}$ | 음 | $\underset{\underset{\sim}{\omega}}{\underset{\sim}{2}}$ | $\underset{\sim}{\underset{\sim}{\sim}}$ | $\frac{m}{\stackrel{m}{\alpha}}$ | $\underset{\sim}{\underset{\sim}{4}}$ | $\stackrel{\square}{\square}$ |


| Table 21. Alternate functions port H |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port |  | AFO | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
|  |  | SPI1/SPI2\| I2S2/USART1/2| LPUART1/ LPTIM1/ TIM2/21/22| EVENTOUT/ SYS_AF | SPI1/SPI2/I2S2 /I2C1/TIM2/21 | SPI1/SPI2/I2S2/ LPUART1/ USART5/ LPTIM1/TIM2/3/ EVENTOUT/ SYS_AF | I2C1/ EVENTOUT | I2C1/USART1/2\| <br> LPUART1/ TIM3/22/ EVENTOUT | SP12/I2S2/I2C2/ USART1/ TIM2/21/22 | I2C1/2\| LPUART1/ USART4/ UASRT5/TIM21/ EVENTOUT | I2C3/ LPUART1/ COMP1/2/ TIM3 |
| $\begin{aligned} & \text { I } \\ & \text { 士 } \end{aligned}$ | PH0 |  | - | - | - | - | - | - | - |
|  | PH1 | - | - | - | - | - | - | - | - |

## 5 Memory mapping

Refer to the product line reference manual for details on the memory mapping as well as the boundary addresses for all peripherals.

## 6 Electrical characteristics

### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to $\mathrm{V}_{\mathrm{Ss}}$.

### 6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on $100 \%$ of the devices with an ambient temperature at $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{A}} \max$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3 \sigma$ ).

### 6.1.2 Typical values

Unless otherwise specified, typical data are based on $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ (for the $1.65 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where $95 \%$ of the devices have an error less than or equal to the value indicated (mean $\pm 2 \sigma$ ).

### 6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 12.

### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 13.

| Figure 12. Pin loading conditions <br> ai17851c | Figure 13. Pin input voltage |
| :---: | :---: |

### 6.1.6 Power supply scheme

Figure 14. Power supply scheme


### 6.1.7 Current consumption measurement

Figure 15. Current consumption measurement scheme


### 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in Table 22: Voltage characteristics, Table 23: Current characteristics, and Table 24: Thermal characteristics may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard. Extended mission profiles are available on demand.

Table 22. Voltage characteristics

| Symbol | Definition | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{S S}$ | External main supply voltage (including $\left.\mathrm{V}_{\mathrm{DDA}}, \mathrm{V}_{\mathrm{DDIO} 2} \mathrm{~V}_{\mathrm{DD}}\right)^{(1)}$ | -0.3 | 4.0 | V |
| $\mathrm{V}_{\text {IN }}{ }^{(2)}$ | Input voltage on FT and FTf pins | $\mathrm{V}_{\text {SS }}-0.3$ | $\mathrm{V}_{\mathrm{DD}}+4.0$ |  |
|  | Input voltage on TC pins | $\mathrm{V}_{\text {SS }}-0.3$ | 4.0 |  |
|  | Input voltage on BOOT0 | $\mathrm{V}_{S S}$ | $\mathrm{V}_{\mathrm{DD}}+4.0$ |  |
|  | Input voltage on any other pin | $\mathrm{V}_{\text {SS }}-0.3$ | 4.0 |  |
| $\left\|\Delta V_{\text {D }}\right\|$ | Variations between different $\mathrm{V}_{\mathrm{DDx}}$ power pins | - | 50 | mV |
| $\left\|V_{\text {DDA }}-V_{\text {DDx }}\right\|$ | Variations between any $V_{D D x}$ and $V_{D D A}$ power pins ${ }^{(3)}$ | - | 300 |  |
| $\left\|\Delta V_{S S}\right\|$ | Variations between all different ground pins including $V_{\text {REF- }}$ pin | - | 50 |  |
| $\mathrm{V}_{\text {REF+ }}-\mathrm{V}_{\text {DDA }}$ | Allowed voltage difference for $\mathrm{V}_{\text {REF+ }}>\mathrm{V}_{\text {DDA }}$ | - | 0.4 | V |
| $\mathrm{V}_{\text {ESD }}$ (HBM) | Electrostatic discharge voltage (human body model) | see Section 6.3.11 |  |  |

1. All main power $\left(\mathrm{V}_{\mathrm{DD}}\right.$, , $\left.\mathrm{V}_{\mathrm{DDA}}\right)$ and ground $\left(\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{SSA}}\right)$ pins must always be connected to the external power supply, in the permitted range.
2. $\mathrm{V}_{I N}$ maximum must always be respected. Refer to Table 23 for maximum allowed injected current values.
3. It is recommended to power $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{DDA}}$ from the same source. A maximum difference of 300 mV between $V_{D D}$ and $V_{D D A}$ can be tolerated during power-up and device operation. $V_{\text {DDIO2 }}$ is independent from $V_{D D}$ and $V_{D D A}$ : its value does not need to respect this rule.

Table 23. Current characteristics

| Symbol | Ratings | Max. | Unit |
| :---: | :---: | :---: | :---: |
| $\Sigma I_{\text {VDD }}{ }^{(2)}$ | Total current into sum of all $\mathrm{V}_{\text {DD }}$ power lines (source) ${ }^{(1)}$ | 105 | mA |
| $\Sigma l_{\text {VSS }}{ }^{(2)}$ | Total current out of sum of all $\mathrm{V}_{\text {SS }}$ ground lines (sink) ${ }^{(1)}$ | 105 |  |
| $\Sigma l_{\text {VDDIO2 }}$ | Total current into $\mathrm{V}_{\text {DDIO2 }}$ power line (source) | 25 |  |
| $\mathrm{I}_{\text {VDD(PIN }}$ | Maximum current into each $\mathrm{V}_{\mathrm{DD}}$ power pin (source) ${ }^{(1)}$ | 100 |  |
| $\mathrm{I}_{\mathrm{VSS}}$ (PIN) | Maximum current out of each $\mathrm{V}_{\text {SS }}$ ground pin (sink) ${ }^{(1)}$ | 100 |  |
| 10 | Output current sunk by any I/O and control pin except FTf pins | 16 |  |
|  | Output current sunk by FTf pins | 22 |  |
|  | Output current sourced by any I/O and control pin | -16 |  |
| $\Sigma l_{\text {IO(PIN }}$ | Total output current sunk by sum of all IOs and control pins except PA11 and PA12 ${ }^{(2)}$ | 90 |  |
|  | Total output current sunk by PA11 and PA12 | 25 |  |
|  | Total output current sourced by sum of all IOs and control pins ${ }^{(2)}$ | -90 |  |
| $\mathrm{I}_{\text {INJ(PIN })}$ | Injected current on FT, FTf, RST and B pins | $-5 /+0^{(3)}$ |  |
|  | Injected current on TC pin | $\pm 5^{(4)}$ |  |
| $\Sigma 1_{\operatorname{INJ}(\mathrm{PIN})}$ | Total injected current (sum of all I/O and control pins) ${ }^{(5)}$ | $\pm 25$ |  |

1. All main power ( $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DDA}}$ ) and ground $\left(\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{SSA}}\right)$ pins must always be connected to the external power supply, in the permitted range.
2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
3. Positive current injection is not possible on these $I / O$. A negative injection is induced by $\mathrm{V}_{I N}<\mathrm{V}_{S S}$. $\mathrm{I}_{\mathrm{INJ}(\mathrm{PIN})}$ must never be exceeded. Refer to Table 22 for maximum allowed input voltage values.
4. A positive injection is induced by $\mathrm{V}_{\mathbb{I N}^{\prime}}>\mathrm{V}_{D D}$ while a negative injection is induced by $\mathrm{V}_{I N}<\mathrm{V}_{S S}$. I INJ/PIN/ must never be exceeded. Refer to Table 22: Voltage characteristics for the maximum allowed input voltage values.
5. When several inputs are submitted to a current injection, the maximum $\Sigma l_{\mathbb{I N J ( P I N )}}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 24. Thermal characteristics

| Symbol | Ratings | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Maximum junction temperature | 150 | ${ }^{\circ} \mathrm{C}$ |

### 6.3 Operating conditions

### 6.3.1 General operating conditions

Table 25. General operating conditions

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {HCLK }}$ | Internal AHB clock frequency | - | 0 | 32 |  |
| $\mathrm{f}_{\text {PCLK1 }}$ | Internal APB1 clock frequency | - | 0 | 32 | MHz |
| $\mathrm{f}_{\text {PCLK2 }}$ | Internal APB2 clock frequency | - | 0 | 32 |  |
| $V_{D D}$ | Standard operating voltage | BOR detector disabled | 1.65 | 3.6 | V |
|  |  | BOR detector enabled, at power-on | 1.8 | 3.6 |  |
|  |  | BOR detector disabled, after power-on | 1.65 | 3.6 |  |
| $V_{\text {DDA }}$ | Analog operating voltage (all features) | Must be the same voltage as $\mathrm{V}_{\mathrm{DD}}{ }^{(1)}$ | 1.65 | 3.6 | V |
| $\mathrm{V}_{\text {DDIO2 }}$ | Standard operating voltage | - | 1.65 | 3.6 | V |
| $\mathrm{V}_{\mathrm{IN}}$ | Input voltage on FT, FTf and RST pins ${ }^{(2)}$ | $2.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | -0.3 | 5.5 | V |
|  |  | $1.65 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 2.0 \mathrm{~V}$ | -0.3 | 5.2 |  |
|  | Input voltage on BOOT0 pin | - | 0 | 5.5 |  |
|  | Input voltage on TC pin | - | -0.3 | $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |

Table 25. General operating conditions (continued)

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation at $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ (range 6) or $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}\left(\right.$ rage 7) ${ }^{(3)}$ | UFBGA100 package | - | 351 | mW |
|  |  | LQFP100 package | - | 488 |  |
|  |  | UFBGA64 package | - | 308 |  |
|  |  | TFBGA64 package | - | 313 |  |
|  |  | LQFP64 package | - | 435 |  |
|  |  | WLCSP49 package | - | 417 |  |
|  |  | LQFP48 package | - | 370 |  |
|  |  | UFQFPN48 package | - | 714 |  |
|  |  | UFQFPN32 package | - | 556 |  |
|  |  | LQFP32 package | - | 333 |  |
|  | Power dissipation at $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ (range 3) ${ }^{(3)}$ | UFBGA100 package | - | 88 |  |
|  |  | LQFP100 package | - | 122 |  |
|  |  | UFBGA64 package | - | 77 |  |
|  |  | TFBGA64 package | - | 78 |  |
|  |  | LQFP64 package | - | 109 |  |
|  |  | WLCSP49 package | - | 104 |  |
|  |  | LQFP48 package | - | 93 |  |
|  |  | UFQFPN48 package | - | 179 |  |
|  |  | UFQFPN32 package | - | 139 |  |
|  |  | LQFP32 package | - | 83 |  |
| TA | Temperature range | Maximum power dissipation (range 6) | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
|  |  | Maximum power dissipation (range 7) | -40 | 105 |  |
|  |  | Maximum power dissipation (range 3) | -40 | 125 |  |
| TJ | Junction temperature range (range 6) | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ}$ | -40 | 105 |  |
|  | Junction temperature range (range 7) | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C}$ | -40 | 125 |  |
|  | Junction temperature range (range 3) | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ | -40 | 130 |  |

1. It is recommended to power $V_{D D}$ and $V_{D D A}$ from the same source. A maximum difference of 300 mV between $\mathrm{V}_{D D}$ and $V_{D D A}$ can be tolerated during power-up and normal operation.
2. To sustain a voltage higher than $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$, the internal pull-up/pull-down resistors must be disabled.
3. If $T_{A}$ is lower, higher $P_{D}$ values are allowed as long as $T_{J}$ does not exceed $T_{J}$ max (see Table 24: Thermal characteristics on page 59).

### 6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in Table 25.

Table 26. Embedded reset and power control block characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{V D D}{ }^{(1)}$ | $V_{D D}$ rise time rate | BOR detector enabled | 0 | - | $\infty$ | $\mu \mathrm{s} / \mathrm{V}$ |
|  |  | BOR detector disabled | 0 | - | 1000 |  |
|  | $V_{D D}$ fall time rate | BOR detector enabled | 20 | - | $\infty$ |  |
|  |  | BOR detector disabled | 0 | - | 1000 |  |
| $\mathrm{T}_{\text {RSTTEMPO }}{ }^{(1)}$ | Reset temporization | $V_{D D}$ rising, BOR enabled | - | 2 | 3.3 | ms |
|  |  | $\mathrm{V}_{\mathrm{DD}}$ rising, BOR disabled ${ }^{(2)}$ | 0.4 | 0.7 | 1.6 |  |
| $\mathrm{V}_{\text {POR/PDR }}$ | Power-on/power down reset threshold | Falling edge | 1 | 1.5 | 1.65 | V |
|  |  | Rising edge | 1.3 | 1.5 | 1.65 |  |
| $V_{\text {BORO }}$ | Brown-out reset threshold 0 | Falling edge | 1.67 | 1.7 | 1.74 |  |
|  |  | Rising edge | 1.69 | 1.76 | 1.8 |  |
| $V_{\text {BOR1 }}$ | Brown-out reset threshold 1 | Falling edge | 1.87 | 1.93 | 1.97 |  |
|  |  | Rising edge | 1.96 | 2.03 | 2.07 |  |
| $V_{\text {BOR2 }}$ | Brown-out reset threshold 2 | Falling edge | 2.22 | 2.30 | 2.35 |  |
|  |  | Rising edge | 2.31 | 2.41 | 2.44 |  |
| $V_{\text {BOR3 }}$ | Brown-out reset threshold 3 | Falling edge | 2.45 | 2.55 | 2.6 |  |
|  |  | Rising edge | 2.54 | 2.66 | 2.7 |  |
| $V_{\text {BOR4 }}$ | Brown-out reset threshold 4 | Falling edge | 2.68 | 2.8 | 2.85 |  |
|  |  | Rising edge | 2.78 | 2.9 | 2.95 |  |
| $\mathrm{V}_{\text {PVD0 }}$ | Programmable voltage detector threshold 0 | Falling edge | 1.8 | 1.85 | 1.88 |  |
|  |  | Rising edge | 1.88 | 1.94 | 1.99 |  |
| $\mathrm{V}_{\text {PVD1 }}$ | PVD threshold 1 | Falling edge | 1.98 | 2.04 | 2.09 |  |
|  |  | Rising edge | 2.08 | 2.14 | 2.18 |  |
| $\mathrm{V}_{\text {PVD2 }}$ | PVD threshold 2 | Falling edge | 2.20 | 2.24 | 2.28 |  |
|  |  | Rising edge | 2.28 | 2.34 | 2.38 |  |
| $\mathrm{V}_{\text {PVD3 }}$ | PVD threshold 3 | Falling edge | 2.39 | 2.44 | 2.48 |  |
|  |  | Rising edge | 2.47 | 2.54 | 2.58 |  |
| $\mathrm{V}_{\text {PVD4 }}$ | PVD threshold 4 | Falling edge | 2.57 | 2.64 | 2.69 |  |
|  |  | Rising edge | 2.68 | 2.74 | 2.79 |  |
| $\mathrm{V}_{\text {PVD5 }}$ | PVD threshold 5 | Falling edge | 2.77 | 2.83 | 2.88 |  |
|  |  | Rising edge | 2.87 | 2.94 | 2.99 |  |

Table 26. Embedded reset and power control block characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {PVD6 }}$ | PVD threshold 6 | Falling edge | 2.97 | 3.05 | 3.09 | V |
|  |  | Rising edge | 3.08 | 3.15 | 3.20 |  |
| $V_{\text {hyst }}$ | Hysteresis voltage | BOR0 threshold | - | 40 | - | mV |
|  |  | All BOR and PVD thresholds excepting BOR0 | - | 100 | - |  |

1. Guaranteed by characterization results.
2. Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.

### 6.3.3 Embedded internal reference voltage

The parameters given in Table 28 are based on characterization results, unless otherwise specified.

Table 27. Embedded internal reference voltage calibration values

| Calibration value name | Description | Memory address |
| :---: | :--- | :---: |
| VREFINT_CAL | Raw data acquired at <br> temperature of $25^{\circ} \mathrm{C}$ <br> $\mathrm{V}_{\text {DDA }}=3 \mathrm{~V}$ | $0 \times 1 \mathrm{FF} 80078-0 \times 1 \mathrm{FF} 80079$ |

Table 28. Embedded internal reference voltage ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {REFINT out }}{ }^{(2)}$ | Internal reference voltage | $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<+125^{\circ} \mathrm{C}$ | 1.202 | 1.224 | 1.242 | V |
| TVREFINT | Internal reference startup time | - | - | 2 | 3 | ms |
| $V_{\text {VREF_MEAS }}$ | $V_{\text {DDA }}$ and $V_{\text {REF }}$ voltage during <br> $V_{\text {REFINT }}$ factory measure | - | 2.99 | 3 | 3.01 | V |
| AVREF_meas | Accuracy of factory-measured $V_{\text {REFINT }}$ value ${ }^{(3)}$ | Including uncertainties due to ADC and $V_{\text {DDA }} / V_{\text {REF+ }}$ values | - | - | $\pm 5$ | mV |
| $\mathrm{T}_{\text {Coeff }}{ }^{(4)}$ | Temperature coefficient | $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<+125^{\circ} \mathrm{C}$ | - | 25 | 100 | ppm/ ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{A}_{\text {Coeff }}{ }^{(4)}$ | Long-term stability | 1000 hours, $\mathrm{T}=25^{\circ} \mathrm{C}$ | - | - | 1000 | ppm |
| $V_{\text {DDCoeff }}{ }^{(4)}$ | Voltage coefficient | $3.0 \mathrm{~V}<\mathrm{V}_{\mathrm{DDA}}<3.6 \mathrm{~V}$ | - | - | 2000 | ppm/V |
| $\mathrm{T}_{\text {S_vrefint }}{ }^{(4)(5)}$ | ADC sampling time when reading the internal reference voltage | - | 5 | 10 | - | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {ADC_BUF }}{ }^{(4)}$ | Startup time of reference voltage buffer for ADC | - | - | - | 10 | $\mu \mathrm{s}$ |
| $I_{\text {BUF_ADC }}{ }^{(4)}$ | Consumption of reference voltage buffer for ADC | - | - | 13.5 | 25 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {VREF_OUT }}{ }^{(4)}$ | VREF_OUT output current ${ }^{(6)}$ | - | - | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {VREF_OUT }}{ }^{(4)}$ | VREF_OUT output load | - | - | - | 50 | pF |

Table 28. Embedded internal reference voltage ${ }^{(1)}$ (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{l}_{\text {LPBUF }}{ }^{(4)}$ | Consumption of reference voltage buffer for VREF_OUT and COMP | - | - | 730 | 1200 | nA |
| $\mathrm{V}_{\text {REFINT_DIV1 }}{ }^{(4)}$ | 1/4 reference voltage | - | 24 | 25 | 26 | $\begin{gathered} \% \\ \mathrm{~V}_{\text {REFINT }} \end{gathered}$ |
| $\mathrm{V}_{\text {REFINT_DIV2 }}{ }^{(4)}$ | 1/2 reference voltage | - | 49 | 50 | 51 |  |
| $\mathrm{V}_{\text {REFINT_DIV3 }}{ }^{(4)}$ | 3/4 reference voltage | - | 74 | 75 | 76 |  |

1. Refer to Table 40: Peripheral current consumption in Stop and Standby mode for the value of the internal reference current consumption ( (IREFINT).
2. Guaranteed by test in production.
3. The internal $\mathrm{V}_{\text {REF }}$ value is individually measured in production and stored in dedicated EEPROM bytes.
4. Guaranteed by design.
5. Shortest sampling time can be determined in the application by multiple iterations.
6. To guarantee less than $1 \%$ VREF_OUT deviation.

### 6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in Figure 15: Current consumption measurement scheme.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code if not specified otherwise.

The current consumption values are derived from the tests performed under ambient temperature and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 25: General operating conditions unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time and prefetch is adjusted depending on fHCLK frequency and voltage range to provide the best CPU performance unless otherwise specified.
- When the peripherals are enabled $\mathrm{f}_{\mathrm{APB} 1}=\mathrm{f}_{\mathrm{APB} 2}=\mathrm{f}_{\mathrm{APB}}$
- When PLL is ON, the PLL inputs are equal to $\mathrm{HSI}=16 \mathrm{MHz}$ (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used)
- The HSE user clock applied to OSCI_IN input follows the characteristic specified in Table 42: High-speed external user clock characteristics
- For maximum current consumption $V_{D D}=V_{D D A}=3.6 \mathrm{~V}$ is applied to all supply pins
- For typical current consumption $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDA}}=3.0 \mathrm{~V}$ is applied to all supply pins if not specified otherwise

The parameters given in Table 49, Table 25 and Table 26 are derived from tests performed under ambient temperature and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 25.

Table 29. Current consumption in Run mode, code with data processing running from Flash memory

| Symbol | Parameter | Condition |  | $\mathbf{f}_{\text {HCLK }}$ (MHz) | Typ | Max ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{D D}$ (Run from Flash memory) | Supply current in Run mode code executed from Flash memory | $f_{\text {HSE }}=f_{\text {HCLK }}$ up to 16 MHz included, $\mathrm{f}_{\mathrm{HSE}}=\mathrm{f}_{\mathrm{HCLL}} / 2$ above $16 \mathrm{MHz}(\mathrm{PLL} \mathrm{ON})^{(2)}$ | Range3, <br> Vcore=1.2 V <br> $\operatorname{VOS}[1: 0]=11$ | 1 | 190 | 250 | $\mu \mathrm{A}$ |
|  |  |  |  | 2 | 345 | 380 |  |
|  |  |  |  | 4 | 650 | 670 |  |
|  |  |  | Range2, <br> Vcore $=1.5 \mathrm{~V}$ <br> $\operatorname{VOS}[1: 0]=10$ | 4 | 0,8 | 0,86 | mA |
|  |  |  |  | 8 | 1,55 | 1,7 |  |
|  |  |  |  | 16 | 2,95 | 3,1 |  |
|  |  |  | Range1, <br> Vcore=1.8 V <br> $\operatorname{VOS}[1: 0]=01$ | 8 | 1,9 | 2,1 |  |
|  |  |  |  | 16 | 3,55 | 3,8 |  |
|  |  |  |  | 32 | 6,65 | 7,2 |  |
|  |  | MSI clock source | Range3, <br> Vcore=1.2 V <br> $\operatorname{VOS}[1: 0]=11$ | 0,065 | 39 | 130 | $\mu \mathrm{A}$ |
|  |  |  |  | 0,524 | 115 | 210 |  |
|  |  |  |  | 4,2 | 700 | 770 |  |
|  |  | HSI clock source (16MHz) | $\begin{gathered} \text { Range2, } \\ \text { Vcore=1.5 V } \\ \text { VOS[1:0]=10 } \end{gathered}$ | 16 | 2,9 | 3,2 | mA |
|  |  |  | $\begin{gathered} \text { Range1, } \\ \text { Vcore }=1.8 \mathrm{~V} \\ \text { VOS }[1: 0]=01 \end{gathered}$ | 32 | 7,15 | 7,4 |  |

1. Guaranteed by characterization results at $125^{\circ} \mathrm{C}$, unless otherwise specified.
2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 30. Current consumption in Run mode vs code type, code with data processing running from Flash memory

| Symbol | Parameter | Conditions |  |  | $\mathrm{f}_{\mathrm{HCLK}}$ | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{D D}$ (Run from Flash memory) | Supply current in Run mode, code executed from Flash memory | $f_{\text {HSE }}=f_{\text {HCLK }}$ up to 16 MHz included, $\mathrm{f}_{\mathrm{HSE}}$ $=\mathrm{f}_{\mathrm{HCLK}} / 2$ above 16 $\mathrm{MHz}(\mathrm{PLL} O N){ }^{1)}$ | $\begin{aligned} & \text { Range 3, } \\ & \mathrm{V}_{\text {CORE }}=1.2 \mathrm{~V}, \\ & \operatorname{VOS}[1: 0]=11 \end{aligned}$ | Dhrystone | 4 MHz | 650 | $\mu \mathrm{A}$ |
|  |  |  |  | CoreMark |  | 655 |  |
|  |  |  |  | Fibonacci |  | 485 |  |
|  |  |  |  | while(1) |  | 385 |  |
|  |  |  |  | while(1), 1WS, prefetch OFF |  | 375 |  |
|  |  |  |  | Dhrystone |  | 6,65 |  |
|  |  |  |  | CoreMark |  | 6,9 |  |
|  |  |  | Range 1, | Fibonacci | 32 MHz | 6,75 | A |
|  |  |  | VOS[1:0]=01 | while(1) |  | 5,8 |  |
|  |  |  |  | while(1), prefetch OFF |  | 5,5 |  |

1. Oscillator bypassed (HSEBYP $=1$ in RCC_CR register).

Figure 16. $I_{D D}$ vs $V_{D D}$, at $T_{A}=25 / 55 / 85 / 105{ }^{\circ} \mathrm{C}$, Run mode, code running from Flash memory, Range 2, HSE, 1WS


Figure 17. $I_{D D}$ vs $V_{D D}$, at $T_{A}=25 / 55 / 85 / 105{ }^{\circ} \mathrm{C}$, Run mode, code running from Flash memory, Range 2, HSI16, 1WS


Table 31. Current consumption in Run mode, code with data processing running from RAM

| Symbol | Parameter | Conditio |  | $\mathrm{f}_{\mathrm{HCLK}}$ (MHz) | Typ | Max ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{D D}$ (Run from RAM) | Supply current in Run mode code executed from RAM, Flash memory switched off | $f_{\text {HSE }}=f_{\text {HCLK }}$ up to 16 MHz included, $\mathrm{f}_{\mathrm{HSE}}=\mathrm{f}_{\mathrm{HCLL}} / 2$ above $16 \mathrm{MHz}(\text { (PLL ON) })^{(2)}$ | Range3, <br> Vcore=1.2 V <br> $\operatorname{VOS}[1: 0]=11$ | 1 | 175 | 230 | $\mu \mathrm{A}$ |
|  |  |  |  | 2 | 315 | 360 |  |
|  |  |  |  | 4 | 570 | 630 |  |
|  |  |  | Range2, <br> Vcore=1.5 V <br> $\operatorname{VOS}[1: 0]=10$ | 4 | 0,71 | 0,78 | mA |
|  |  |  |  | 8 | 1,35 | 1,6 |  |
|  |  |  |  | 16 | 2,7 | 3 |  |
|  |  |  | Range1, <br> Vcore $=1.8 \mathrm{~V}$ <br> $\operatorname{VOS}[1: 0]=01$ | 8 | 1,7 | 1,9 |  |
|  |  |  |  | 16 | 3,2 | 3,7 |  |
|  |  |  |  | 32 | 6,65 | 7,1 |  |
|  |  | MSI clock | Range3, <br> Vcore=1.2 V <br> $\operatorname{VOS}[1: 0]=11$ | 0,065 | 38 | 98 | $\mu \mathrm{A}$ |
|  |  |  |  | 0,524 | 105 | 160 |  |
|  |  |  |  | 4,2 | 615 | 710 |  |
|  |  | HSI clock source ( 16 MHz ) | $\begin{gathered} \text { Range2, } \\ \text { Vcore=1.5 V } \\ \text { VOS[1:0]=10 } \end{gathered}$ | 16 | 2,85 | 3 | mA |
|  |  |  | Range1, <br> Vcore=1.8 V <br> $\operatorname{VOS}[1: 0]=01$ | 32 | 6,85 | 7,3 |  |

1. Guaranteed by characterization results at $125^{\circ} \mathrm{C}$, unless otherwise specified.
2. Oscillator bypassed (HSEBYP $=1$ in RCC_CR register).

Table 32. Current consumption in Run mode vs code type, code with data processing running from RAM ${ }^{(1)}$

| Symbol | Parameter | Conditions |  |  | $\mathbf{f}_{\text {HCLK }}$ | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDD (Run from RAM) | Supply current in Run mode, code executed from RAM, Flash memory switched off | $f_{\text {HSE }}=f_{\text {HCLK }}$ up to 16 MHz included, $\mathrm{f}_{\mathrm{HSE}}=\mathrm{f}_{\mathrm{HCLK}} / 2$ above $16 \mathrm{MHz}(\mathrm{PLL} \mathrm{ON})^{(2)}$ | Range 3, <br> $V_{\text {CORE }}=1.2 \mathrm{~V}$, <br> $\operatorname{VOS}[1: 0]=11$ | Dhrystone | 4 MHz | 570 | $\mu \mathrm{A}$ |
|  |  |  |  | CoreMark |  | 670 |  |
|  |  |  |  | Fibonacci |  | 410 |  |
|  |  |  |  | while(1) |  | 375 |  |
|  |  |  |  | Dhrystone |  | 6,65 |  |
|  |  |  | Range 1, | CoreMark |  | 6,95 |  |
|  |  |  | $\operatorname{VOS[1:0]=01}$ | Fibonacci |  | 5,9 |  |
|  |  |  |  | while(1) |  | 5,2 |  |

1. Guaranteed by characterization results, unless otherwise specified.
2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 33. Current consumption in Sleep mode

| Symbol | Parameter | Condition |  | $\mathrm{f}_{\mathrm{HCLK}}$ (MHz) | Typ | Max ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{I}_{\mathrm{DD}} \\ & \text { (Sleep) } \end{aligned}$ | Supply current in Sleep mode, Flash memory switched OFF | $\mathrm{f}_{\text {HSE }}=\mathrm{f}_{\text {HCLK }}$ up to 16 MHz included, $\mathrm{f}_{\mathrm{HSE}}=\mathrm{f}_{\mathrm{HCLK}} / 2$ above $16 \mathrm{MHz}(\mathrm{PLL} \mathrm{ON})^{(2)}$ | Range3, <br> Vcore=1.2 V <br> $\operatorname{VOS}[1: 0]=11$ | 1 | 43,5 | 110 | $\mu \mathrm{A}$ |
|  |  |  |  | 2 | 72 | 140 |  |
|  |  |  |  | 4 | 130 | 200 |  |
|  |  |  | $\begin{gathered} \text { Range2, } \\ \text { Vcore }=1.5 \mathrm{~V} \\ \text { VOS[1:0]=10 } \end{gathered}$ | 4 | 160 | 220 |  |
|  |  |  |  | 8 | 305 | 380 |  |
|  |  |  |  | 16 | 590 | 690 |  |
|  |  |  | Range1, <br> Vcore=1.8 V <br> $\operatorname{VOS}[1: 0]=01$ | 8 | 370 | 460 |  |
|  |  |  |  | 16 | 715 | 840 |  |
|  |  |  |  | 32 | 1650 | 2000 |  |
|  |  | MSI clock | Range3, <br> Vcore=1.2 V <br> $\operatorname{VOS}[1: 0]=11$ | 0,065 | 18 | 93 |  |
|  |  |  |  | 0,524 | 31,5 | 110 |  |
|  |  |  |  | 4,2 | 140 | 230 |  |
|  |  | HSI clock source ( 16 MHz ) | Range2, <br> Vcore=1.5 V <br> $\operatorname{VOS}[1: 0]=10$ | 16 | 665 | 850 |  |
|  |  |  | $\begin{gathered} \text { Range1, } \\ \text { Vcore }=1.8 \mathrm{~V} \\ \text { VOS[1:0]=01 } \end{gathered}$ | 32 | 1750 | 2100 |  |
|  | Supply current in Sleep mode, Flash memory switched ON | $f_{\text {HSE }}=f_{\text {HCLK }}$ up to 16 MHz included, $\mathrm{f}_{\text {HSE }}=\mathrm{f}_{\text {HCLK }} / 2$ above $16 \mathrm{MHz}\left(\right.$ PLL ON) ${ }^{(2)}$ | Range3, <br> Vcore=1.2 V <br> $\operatorname{VOS}[1: 0]=11$ | 1 | 57,5 | 130 |  |
|  |  |  |  | 2 | 84 | 160 |  |
|  |  |  |  | 4 | 150 | 220 |  |
|  |  |  | Range2, <br> Vcore $=1.5 \mathrm{~V}$ <br> $\operatorname{VOS}[1: 0]=10$ | 4 | 170 | 240 |  |
|  |  |  |  | 8 | 315 | 400 |  |
|  |  |  |  | 16 | 605 | 710 |  |
|  |  |  | Range1, <br> Vcore $=1.8 \mathrm{~V}$ <br> $\operatorname{VOS}[1: 0]=01$ | 8 | 380 | 470 |  |
|  |  |  |  | 16 | 730 | 860 |  |
|  |  |  |  | 32 | 1650 | 2000 |  |
|  |  | MSI clock | Range3, <br> Vcore=1.2 V <br> $\operatorname{VOS}[1: 0]=11$ | 0,065 | 29,5 | 110 |  |
|  |  |  |  | 0,524 | 44,5 | 120 |  |
|  |  |  |  | 4,2 | 150 | 240 |  |
|  |  | HSI clock source (16MHz) | $\begin{gathered} \text { Range2, } \\ \text { Vcore=1.5 V } \\ \text { VOS[1:0]=10 } \end{gathered}$ | 16 | 680 | 930 |  |
|  |  |  | $\begin{gathered} \text { Range1, } \\ \text { Vcore=1.8 V } \\ \text { VOS[1:0]=01 } \end{gathered}$ | 32 | 1750 | 2200 |  |

1. Guaranteed by characterization results at $125^{\circ} \mathrm{C}$, unless otherwise specified.
2. Oscillator bypassed (HSEBYP $=1$ in RCC_CR register).

Table 34. Current consumption in Low-power run mode


1. Guaranteed by characterization results at $125^{\circ} \mathrm{C}$, unless otherwise specified.

Figure 18. $I_{D D}$ vs $V_{D D}$, at $T_{A}=25^{\circ} \mathrm{C}$, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS


Table 35. Current consumption in Low-power sleep mode

| Symbol | Parameter |  | Condition |  | Typ | $\underset{(1)}{\operatorname{Max}}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{I}_{\mathrm{DD}} \\ \text { (LP Sleep) } \end{gathered}$ | Supply current in Low-power sleep mode | All peripherals OFF, code executed from Flash memory, $\mathrm{V}_{\mathrm{DD}}$ from 1.65 to 3.6 V | $\begin{aligned} & \text { MSI clock }=65 \mathrm{kHz}, \\ & \mathrm{f}_{\mathrm{HCLK}}=32 \mathrm{kHz} \text {, } \\ & \text { Flash memory OFF } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=-40$ to $25^{\circ} \mathrm{C}$ | 4,7 | - | $\mu \mathrm{A}$ |
|  |  |  | $\begin{gathered} \text { MSI clock }=65 \mathrm{kHz}, \\ \mathrm{f}_{\mathrm{HCLK}}=32 \mathrm{kHz} \end{gathered}$ | $\mathrm{T}_{\mathrm{A}}=-40$ to $25^{\circ} \mathrm{C}$ | 17 | 24 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | 19,5 | 30 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ | 23 | 47 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | 32,5 | 70 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=-40$ to $25^{\circ} \mathrm{C}$ | 17 | 24 |  |
|  |  |  | MSI clock $=65 \mathrm{kHz}$, | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | 20 | 31 |  |
|  |  |  | $\mathrm{f}_{\mathrm{HCLK}}=65 \mathrm{kHz}$ | $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ | 23,5 | 47 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | 32,5 | 70 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=-40$ to $25^{\circ} \mathrm{C}$ | 19,5 | 27 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | 20,5 | 28 |  |
|  |  |  | $\begin{gathered} \text { MSI clock }=131 \mathrm{kHz}, \\ \mathrm{f}_{\text {HCLK }}=131 \mathrm{kHz} \end{gathered}$ | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | 22,5 | 33 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ | 26 | 50 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | 35 | 73 |  |

[^1]Table 36. Typical and maximum current consumptions in Stop mode

| Symbol | Parameter | Conditions | Typ | Max ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ (Stop) | Supply current in Stop mode | $\mathrm{T}_{\mathrm{A}}=-40$ to $25^{\circ} \mathrm{C}$ | 0,43 | 1,00 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | 0,735 | 2,50 |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | 2,25 | 4,90 |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ | 5,3 | 13,00 |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | 12,5 | 28,00 |  |

1. Guaranteed by characterization results at $125^{\circ} \mathrm{C}$, unless otherwise specified.

Figure 19. $I_{D D}$ vs $V_{D D}$, at $T_{A}=25 / 55 / 85 / 105 / 125^{\circ} \mathrm{C}$, Stop mode with RTC enabled and running on LSE Low drive


Figure 20. $I_{D D}$ vs $V_{D D}$, at $T_{A}=25 / 55 / 85 / 105 / 125^{\circ} \mathrm{C}$, Stop mode with RTC disabled, all clocks OFF


Table 37. Typical and maximum current consumptions in Standby mode

| Symbol | Parameter | Conditions |  | Typ | Max ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDD (Standby) | Supply current in Standby mode | Independent watchdog and LSI enabled | $\mathrm{T}_{\mathrm{A}}=-40$ to $25^{\circ} \mathrm{C}$ | 0,855 | 1,70 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | - | 2,90 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | - | 3,30 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ | - | 4,10 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | - | 8,50 |  |
|  |  | Independent watchdog and LSI OFF | $\mathrm{T}_{\mathrm{A}}=-40$ to $25^{\circ} \mathrm{C}$ | 0,29 | 0,60 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | 0,32 | 1,20 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | 0,5 | 2,30 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ | 0,94 | 3,00 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | 2,6 | 7,00 |  |

1. Guaranteed by characterization results at $125^{\circ} \mathrm{C}$, unless otherwise specified

Table 38. Average current consumption during Wakeup

| Symbol | parameter | System frequency | Current consumption during wakeup | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $I_{D D}$ (Wakeup from Stop) | Supply current during Wakeup from Stop mode | HSI | 1 | mA |
|  |  | HSI/4 | 0,7 |  |
|  |  | MSI clock $=4,2 \mathrm{MHz}$ | 0,7 |  |
|  |  | MSI clock $=1,05 \mathrm{MHz}$ | 0,4 |  |
|  |  | MSI clock $=65 \mathrm{KHz}$ | 0,1 |  |
| $\mathrm{I}_{\mathrm{DD}}$ (Reset) | Reset pin pulled down | - | 0,21 |  |
| $\mathrm{I}_{\mathrm{DD}}$ (Power-up) | BOR ON | - | 0,23 |  |
| IDD (Wakeup from StandBy) | With Fast wakeup set | MSI clock $=2,1 \mathrm{MHz}$ | 0,5 |  |
|  | With Fast wakeup disabled | MSI clock $=2,1 \mathrm{MHz}$ | 0,12 |  |

## On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following tables. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
- with all peripherals clocked OFF
- with only one peripheral clocked on

Table 39. Peripheral current consumption in Run or Sleep mode ${ }^{(1)}$

| Peripheral |  | Typical consumption, $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25{ }^{\circ} \mathrm{C}$ |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { Range 1, } \\ \mathrm{V}_{\mathrm{CORE}}=1.8 \mathrm{~V} \\ \mathrm{VOS}[1: 0]=01 \end{gathered}$ | $\begin{gathered} \text { Range 2, } \\ \mathrm{V}_{\text {CORE }}=1.5 \mathrm{~V} \\ \operatorname{VOS}[1: 0]=10 \end{gathered}$ | $\begin{gathered} \text { Range 3, } \\ \mathrm{v}_{\mathrm{CORE}}=1.2 \mathrm{~V} \\ \mathrm{VOS}[1: 0]=11 \end{gathered}$ | Low-power sleep and run |  |
| APB1 | CRS | 2.5 | 2 | 2 | 2 | $\mu \mathrm{A} / \mathrm{MHz}$ <br> (f HCLK) |
|  | I2C1 | 11 | 9.5 | 7.5 | 9 |  |
|  | I2C3 | 11 | 9 | 7 | 9 |  |
|  | LPTIM1 | 10 | 8.5 | 6.5 | 8 |  |
|  | LPUART1 | 8 | 6.5 | 5.5 | 6 |  |
|  | SPI2 | 9 | 4.5 | 3.5 | 4 |  |
|  | USART2 | 14.5 | 12 | 9.5 | 11 |  |
|  | USART4 | 5 | 4 | 3 | 5 |  |
|  | USART5 | 5 | 4 | 3 | 5 |  |
|  | TIM2 | 10.5 | 8.5 | 7 | 9 |  |
|  | TIM3 | 12 | 10 | 8 | 11 |  |
|  | TIM6 | 3.5 | 3 | 2.5 | 2 |  |
|  | TIM7 | 3.5 | 3 | 2.5 | 2 |  |
|  | WWDG | 3 | 2 | 2 | 2 |  |
| APB2 | ADC1 ${ }^{(2)}$ | 5.5 | 5 | 3.5 | 4 | $\mu \mathrm{A} / \mathrm{MHz}$ <br> (f $\mathrm{f}_{\mathrm{HCLK}}$ ) |
|  | SPI1 | 4 | 3 | 3 | 2.5 |  |
|  | USART1 | 14.5 | 11.5 | 9.5 | 12 |  |
|  | TIM21 | 7.5 | 6 | 5 | 5.5 |  |
|  | TIM22 | 7 | 6 | 5 | 6 |  |
|  | FIREWALL | 1.5 | 1 | 1 | 0.5 |  |
|  | DBGMCU | 1.5 | 1 | 1 | 0.5 |  |
|  | SYSCFG | 2.5 | 2 | 2 | 1.5 |  |

Table 39. Peripheral current consumption in Run or Sleep mode ${ }^{(1)}$ (continued)

| Peripheral |  | Typical consumption, $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { Range 1, } \\ \mathrm{V}_{\text {CORE }}=1.8 \mathrm{~V} \\ \operatorname{VOS}[1: 0]=01 \end{gathered}$ | $\begin{gathered} \text { Range 2, } \\ \mathrm{V}_{\mathrm{CORE}}=1.5 \mathrm{~V} \\ \operatorname{VOS}[1: 0]=10 \end{gathered}$ | $\begin{gathered} \text { Range 3, } \\ \mathrm{V}_{\mathrm{CORE}}=1.2 \mathrm{~V} \\ \operatorname{VOS}[1: 0]=11 \end{gathered}$ | Low-power sleep and run |  |
| Cortex- <br> M0+ core <br> I/O port | GPIOA | 3.5 | 3 | 2.5 | 2.5 | $\mu \mathrm{A} / \mathrm{MHz}$ (f $\mathrm{HCLK}^{\text {) }}$ |
|  | GPIOB | 3.5 | 2.5 | 2 | 2.5 |  |
|  | GPIOC | 8.5 | 6.5 | 5.5 | 7 |  |
|  | GPIOD | 1 | 0.5 | 0.5 | 0.5 |  |
|  | GPIOE | 8 | 6 | 5 | 6 |  |
|  | GPIOH | 1.5 | 1 | 1 | 0.5 |  |
| AHB | CRC | 1.5 | 1 | 1 | 1 | $\mu \mathrm{A} / \mathrm{MHz}$ (f ${ }_{\text {HCLK }}$ ) |
|  | FLASH | $0^{(3)}$ | $0^{(3)}$ | $0^{(3)}$ | $0^{(3)}$ |  |
|  | DMA1 | 10 | 8 | 6.5 | 8.5 |  |
| All enabled |  | 204 | 162 | 130 | 202 | $\mu \mathrm{A} / \mathrm{MHz}$ <br> (f $\mathrm{HCLK}^{\text {) }}$ |
| PWR |  | 2.5 | 2 | 2 | 1 | $\mu \mathrm{A} / \mathrm{MHz}$ <br> (f $\mathrm{f}_{\mathrm{HCLK}}$ ) |

1. Data based on differential $I_{D D}$ measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions: $\mathrm{f}_{\text {HCLK }}=32 \mathrm{MHz}$ (range 1), $\mathrm{f}_{\mathrm{HCLK}}=16 \mathrm{MHz}$ (range 2), $\mathrm{f}_{\mathrm{HCLK}}=4 \mathrm{MHz}$ (range 3), $f_{\text {HCLK }}=64 \mathrm{kHz}$ (Low-power run/sleep), $f_{\text {APB1 }}=f_{\text {HCLK }}, f_{A P B 2}=f_{\text {HCLK }}$, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.
2. HSI oscillator is OFF for this measure.
3. Current consumption is negligible and close to $0 \mu \mathrm{~A}$.

Table 40. Peripheral current consumption in Stop and Standby mode ${ }^{(1)}$

| Symbol | Peripheral | Typical consumption, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{PVD} / \mathrm{BOR})}$ | - | 0.7 | 1.2 |  |
| $\mathrm{I}_{\text {REFINT }}$ | - | - | 1.7 |  |
| - | LSE Low drive ${ }^{(2)}$ | 0.11 | 0,13 |  |
| - | LSI | 0.27 | 0.31 |  |
| - | IWDG | 0.2 | 0.3 |  |
| - | LPTIM1, Input 100 Hz | 0.01 | 0,01 | $\mu \mathrm{A}$ |
| - | LPTIM1, Input 1 MHz | 11 | 12 |  |
| - | LPUART1 | - | 0,5 |  |
| - | RTC | 0.16 | 0,3 |  |

1. LPTIM, LPUART peripherals can operate in Stop mode but not in Standby mode.
2. LSE Low drive consumption is the difference between an external clock on OSC32_IN and a quartz between OSC32_IN and OSC32_OUT.-

### 6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI or HSI16 RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is either the MSI oscillator in the range configured before entering Stop mode, the HSI16 or HSI16/4.
- $\quad$ Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and $V_{D D}$ supply voltage conditions summarized in Table 25.

Table 41. Low-power mode wakeup timings

| Symbol | Parameter | Conditions | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {WUSLEEP }}$ | Wakeup from Sleep mode | $\mathrm{f}_{\text {HCLK }}=32 \mathrm{MHz}$ | 7 | 8 | Number of clock cycles |
| $\begin{gathered} \mathrm{t}_{\text {WUSLEEP_ }} \\ \text { LP } \end{gathered}$ | Wakeup from Low-power sleep mode,$\mathrm{f}_{\mathrm{HCLK}}=262 \mathrm{kHz}$ | $\mathrm{f}_{\text {HCLK }}=262 \mathrm{kHz}$ <br> Flash memory enabled | 7 | 8 |  |
|  |  | $\mathrm{f}_{\text {HCLK }}=262 \mathrm{kHz}$ <br> Flash memory switched OFF | 9 | 10 |  |

Table 41. Low-power mode wakeup timings (continued)


### 6.3.6 External clock source characteristics

High-speed external user clock generated from an external source
In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.The external clock signal has to respect the I/O characteristics in Section 6.3.12. However, the recommended clock input waveform is shown in Figure 21.

Table 42. High-speed external user clock characteristics ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {HSE_ext }}$ | User external clock source frequency | CSS is ON or PLL is used | 1 | 8 | 32 | MHz |
|  |  | CSS is OFF, <br> PLL not used | 0 | 8 | 32 | MHz |
| $\mathrm{V}_{\text {HSEH }}$ | OSC_IN input pin high level voltage | - | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {HSEL }}$ | OSC_IN input pin low level voltage |  | $\mathrm{V}_{\text {SS }}$ | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}(\mathrm{HSE})} \\ & \mathrm{t}_{\mathrm{w}(\mathrm{HSE})} \end{aligned}$ | OSC_IN high or low time |  | 12 | - | - |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{r}(\mathrm{HSE})} \\ & \left.\mathrm{t}_{\mathrm{f}(\mathrm{HSE}}\right) \end{aligned}$ | OSC_IN rise or fall time |  | - | - | 20 |  |
| $\mathrm{C}_{\text {in(HSE) }}$ | OSC_IN input capacitance |  | - | 2.6 | - | pF |
| $\mathrm{DuCy}_{(\text {(HSE) }}$ | Duty cycle |  | 45 | - | 55 | \% |
| $\mathrm{I}_{\mathrm{L}}$ | OSC_IN Input leakage current | $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {DD }}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |

1. Guaranteed by design.

Figure 21. High-speed external clock source AC timing diagram


## Low-speed external user clock generated from an external source

The characteristics given in the following table result from tests performed using a lowspeed external clock source, and under ambient temperature and supply voltage conditions summarized in Table 25.

Table 43. Low-speed external user clock characteristics ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {LSE_ext }}$ | User external clock source frequency | - | 1 | 32.768 | 1000 | kHz |
| $V_{\text {LSEH }}$ | OSC32_IN input pin high level voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{D D}$ | V |
| $V_{\text {LSEL }}$ | OSC32_IN input pin low level voltage |  | $\mathrm{V}_{S S}$ | - | $0.3 \mathrm{~V}_{\text {DD }}$ |  |
| $t_{w(L S E)}$ <br> $\mathrm{t}_{\mathrm{w} \text { (LSE) }}$ | OSC32_IN high or low time |  | 465 | - | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{r}(\mathrm{LSE})} \\ & \mathrm{t}_{\mathrm{f}(\mathrm{LSE})} \end{aligned}$ | OSC32_IN rise or fall time |  | - | - | 10 |  |
| $\mathrm{C}_{\text {IN(LSE) }}$ | OSC32_IN input capacitance | - | - | 0.6 | - | pF |
| DuCy ${ }_{(L S E)}$ | Duty cycle | - | 45 | - | 55 | \% |
| $\mathrm{I}_{\mathrm{L}}$ | OSC32_IN Input leakage current | $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {DD }}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |

1. Guaranteed by design, not tested in production

Figure 22. Low-speed external clock source AC timing diagram


## High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 1 to 25 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in Table 44. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 44. HSE oscillator characteristics ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{OSC}}$ IN | Oscillator frequency | - | 1 |  | 25 | MHz |
| $\mathrm{R}_{\mathrm{F}}$ | Feedback resistor | - | - | 200 | - | $\mathrm{k} \Omega$ |
| $\mathrm{G}_{\mathrm{m}}$ | Maximum critical crystal <br> transconductance | Startup | - | - | 700 | $\mu \mathrm{A}$ <br> N |
| $\mathrm{t}_{\text {SU(H)SE) }}$ | Startup time | $\mathrm{V}_{\mathrm{DD}}$ is stabilized | - | 2 | - | ms |

1. Guaranteed by design.
2. Guaranteed by characterization results. $\mathrm{ISU}_{\text {(HSE })}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For $\mathrm{C}_{\mathrm{L} 1}$ and $\mathrm{C}_{\mathrm{L} 2}$, it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see Figure 23). $\mathrm{C}_{\mathrm{L} 1}$ and $\mathrm{C}_{\mathrm{L} 2}$ are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of $C_{L 1}$ and $C_{L 2}$. PCB and MCU pin capacitance must be included ( 10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing $\mathrm{C}_{\mathrm{L} 1}$ and $\mathrm{C}_{\mathrm{L} 2}$. Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Figure 23. HSE oscillator circuit diagram


## Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in Table 45. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 45. LSE oscillator characteristics ${ }^{(1)}$

| Symbol | Parameter | Conditions ${ }^{(2)}$ | Min ${ }^{(2)}$ | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| f LSE | LSE oscillator frequency |  | - | 32.768 | - | kHz |
| $\mathrm{G}_{\mathrm{m}}$ | Maximum critical crystal transconductance | LSEDRV[1:0]=00 lower driving capability | - | - | 0.5 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | LSEDRV[1:0]= 01 <br> medium low driving capability | - | - | 0.75 |  |
|  |  | $\text { LSEDRV[1:0] = } 10$ <br> medium high driving capability | - | - | 1.7 |  |
|  |  | LSEDRV[1:0]=11 <br> higher driving capability | - | - | 2.7 |  |
| $\mathrm{t}_{\text {SU(LSE) }}{ }^{(3)}$ | Startup time | $V_{D D}$ is stabilized | - | 2 | - | s |

1. Guaranteed by design.
2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
3. Guaranteed by characterization results. $\mathrm{t}_{\text {SU(LSE }}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer. To increase speed, address a lower-drive quartz with a high- driver mode.

Note: $\quad$ For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Figure 24. Typical application with a 32.768 kHz crystal


Note: $\quad$ An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

### 6.3.7 Internal clock source characteristics

The parameters given in Table 46 are derived from tests performed under ambient temperature and $V_{D D}$ supply voltage conditions summarized in Table 25.

High-speed internal 16 MHz (HSI16) RC oscillator
Table 46. 16 MHz HSI16 oscillator characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{HSI} 16}$ | Frequency | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | - | 16 | - | MHz |
| $\operatorname{TRIM}^{(1)(2)}$ | HSI16 usertrimmed resolution | Trimming code is not a multiple of 16 | - | $\pm 0.4$ | 0.7 | \% |
|  |  | Trimming code is a multiple of 16 | - | - | $\pm 1.5$ | \% |
| $\mathrm{ACC}_{(2)} \mathrm{SI} 16$ | Accuracy of the factory-calibrated HSI16 oscillator | $V_{\text {DDA }}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $-1^{(3)}$ | - | $1^{(3)}$ | \% |
|  |  | $\mathrm{V}_{\text {DDA }}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0$ to $55^{\circ} \mathrm{C}$ | -1.5 | - | 1.5 | \% |
|  |  | $V_{\text {DDA }}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-10$ to $70{ }^{\circ} \mathrm{C}$ | -2 | - | 2 | \% |
|  |  | $V_{\text {DDA }}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-10$ to $85^{\circ} \mathrm{C}$ | -2.5 | - | 2 | \% |
|  |  | $\mathrm{V}_{\text {DDA }}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-10$ to $105^{\circ} \mathrm{C}$ | -4 | - | 2 | \% |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DDA}}=1.65 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=-40 \text { to } 125^{\circ} \mathrm{C} \end{aligned}$ | -5.45 | - | 3.25 | \% |
| $\mathrm{t}_{\text {SU(HSI16) }}{ }^{(2)}$ | HSI16 oscillator startup time | - | - | 3.7 | 6 | $\mu \mathrm{s}$ |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{HSI} 16){ }^{(2)}}$ | HSI16 oscillator power consumption | - | - | 100 | 140 | $\mu \mathrm{A}$ |

1. The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 ( $0 \times 00,0 \times 10,0 \times 20,0 \times 30 \ldots 0 \times E 0$ ).
2. Guaranteed by characterization results.
3. Guaranteed by test in production.

Figure 25. HSI16 minimum and maximum value versus temperature


## Low-speed internal (LSI) RC oscillator

Table 47. LSI oscillator characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {LSI }}{ }^{(1)}$ | LSI frequency | 26 | 38 | 56 | kHz |
| $\mathrm{D}_{\mathrm{LSI}}{ }^{(2)}$ | LSI oscillator frequency drift <br> $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ | -10 | - | 4 | $\%$ |
| $\mathrm{t}_{\text {su(LSI) }}{ }^{(3)}$ | LSI oscillator startup time | - | - | 200 | $\mu \mathrm{~s}$ |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{LSI})}{ }^{(3)}$ | LSI oscillator power consumption | - | 400 | 510 | nA |

1. Guaranteed by test in production.
2. This is a deviation for an individual part, once the initial frequency has been measured.
3. Guaranteed by design.

## Multi-speed internal (MSI) RC oscillator

Table 48. MSI oscillator characteristics

| Symbol | Parameter | Condition | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{MSI}}$ | Frequency after factory calibration, done at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | MSI range 0 | 65.5 | - | kHz |
|  |  | MSI range 1 | 131 | - |  |
|  |  | MSI range 2 | 262 | - |  |
|  |  | MSI range 3 | 524 | - |  |
|  |  | MSI range 4 | 1.05 | - | MHz |
|  |  | MSI range 5 | 2.1 | - |  |
|  |  | MSI range 6 | 4.2 | - |  |
| $\mathrm{ACC}_{\text {MSI }}$ | Frequency error after factory calibration | - | $\pm 0.5$ | - | \% |
| $\mathrm{D}_{\text {TEMP(MSI) }}{ }^{(1)}$ | MSI oscillator frequency drift $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ | - | $\pm 3$ | - | \% |
|  | MSI oscillator frequency drift$\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 110^{\circ} \mathrm{C}$ | MSI range 0 | -8.9 | +7.0 |  |
|  |  | MSI range 1 | -7.1 | +5.0 |  |
|  |  | MSI range 2 | -6.4 | +4.0 |  |
|  |  | MSI range 3 | -6.2 | +3.0 |  |
|  |  | MSI range 4 | - 5.2 | +3.0 |  |
|  |  | MSI range 5 | -4.8 | +2.0 |  |
|  |  | MSI range 6 | -4.7 | +2.0 |  |
| $\mathrm{D}_{\text {Volt(MSI) }}{ }^{(1)}$ | MSI oscillator frequency drift $1.65 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | - | 2.5 | \%/V |

Table 48. MSI oscillator characteristics (continued)

| Symbol | Parameter | Condition | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{MSI})}{ }^{(2)}$ | MSI oscillator power consumption | MSI range 0 | 0.75 | - | $\mu \mathrm{A}$ |
|  |  | MSI range 1 | 1 | - |  |
|  |  | MSI range 2 | 1.5 | - |  |
|  |  | MSI range 3 | 2.5 | - |  |
|  |  | MSI range 4 | 4.5 | - |  |
|  |  | MSI range 5 | 8 | - |  |
|  |  | MSI range 6 | 15 | - |  |
| $\mathrm{t}_{\text {SU(MSI) }}$ | MSI oscillator startup time | MSI range 0 | 30 | - | $\mu \mathrm{s}$ |
|  |  | MSI range 1 | 20 | - |  |
|  |  | MSI range 2 | 15 | - |  |
|  |  | MSI range 3 | 10 | - |  |
|  |  | MSI range 4 | 6 | - |  |
|  |  | MSI range 5 | 5 | - |  |
|  |  | MSI range 6, Voltage range 1 and 2 | 3.5 | - |  |
|  |  | MSI range 6, Voltage range 3 | 5 | - |  |
| $\mathrm{t}_{\text {STAB(MSI) }}{ }^{(2)}$ | MSI oscillator stabilization time | MSI range 0 | - | 40 | $\mu \mathrm{s}$ |
|  |  | MSI range 1 | - | 20 |  |
|  |  | MSI range 2 | - | 10 |  |
|  |  | MSI range 3 | - | 4 |  |
|  |  | MSI range 4 | - | 2.5 |  |
|  |  | MSI range 5 | - | 2 |  |
|  |  | MSI range 6, Voltage range 1 and 2 | - | 2 |  |
|  |  | MSI range 3, Voltage range 3 | - | 3 |  |
| $\mathrm{f}_{\text {OVER(MSI) }}$ | MSI oscillator frequency overshoot | Any range to range 5 | - | 4 | MHz |
|  |  | Any range to range 6 | - | 6 |  |

1. This is a deviation for an individual part, once the initial frequency has been measured.
2. Guaranteed by characterization results.

### 6.3.8 PLL characteristics

The parameters given in Table 49 are derived from tests performed under ambient temperature and $V_{D D}$ supply voltage conditions summarized in Table 25.

Table 49. PLL characteristics

| Symbol | Parameter | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max ${ }^{(1)}$ |  |
| $\mathrm{f}_{\text {PLL_IN }}$ | PLL input clock ${ }^{(2)}$ | 2 | - | 24 | MHz |
|  | PLL input clock duty cycle | 45 | - | 55 | \% |
| fPLL_OUT | PLL output clock | 2 | - | 32 | MHz |
| tıock | $\begin{aligned} & \hline \text { PLL input }=16 \mathrm{MHz} \\ & \text { PLL VCO }=96 \mathrm{MHz} \end{aligned}$ | - | 115 | 160 | $\mu \mathrm{s}$ |
| Jitter | Cycle-to-cycle jitter | - |  | $\pm 600$ | ps |
| $\mathrm{I}_{\text {DDA }}(\mathrm{PLL})$ | Current consumption on $\mathrm{V}_{\text {DDA }}$ | - | 220 | 450 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{DD}}(\mathrm{PLL})$ | Current consumption on $\mathrm{V}_{\mathrm{DD}}$ | - | 120 | 150 |  |

1. Guaranteed by characterization results.
2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by fPLL_OUT.

### 6.3.9 Memory characteristics

## RAM memory

Table 50. RAM and hardware registers

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VRM | Data retention mode ${ }^{(1)}$ | STOP mode (or RESET) | 1.65 | - | - | V |

1. Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

## Flash memory and data EEPROM

Table 51. Flash memory and data EEPROM characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max $^{(1)}$ | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Operating voltage <br> Read / Write / Erase |  | 1.65 | - | 3.6 | V |
|  | Programming time for <br> word or half-page | Erasing | - | 3.28 | 3.94 | ms |
|  | Programming | - | 3.28 | 3.94 |  |  |

Table 51. Flash memory and data EEPROM characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max $^{(1)}$ | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ | Average current during <br> the whole programming / <br> erase operation |  | - | 500 | 700 | $\mu \mathrm{~A}$ |
|  | Maximum current (peak) <br> during the whole <br> programming / erase <br> operation | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ |  | - | 1.5 | 2.5 |
|  | mA |  |  |  |  |  |

1. Guaranteed by design.

Table 52. Flash memory and data EEPROM endurance and retention

| Symbol | Parameter | Conditions | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathbf{M i n}{ }^{(1)}$ |  |
| $\mathrm{N}_{\mathrm{CYC}}{ }^{(2)}$ | Cycling (erase / write) Program memory | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ | 10 | kcycles |
|  | Cycling (erase / write) EEPROM data memory |  | 100 |  |
|  | Cycling (erase / write) Program memory | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | 0.2 |  |
|  | Cycling (erase / write) EEPROM data memory |  | 2 |  |
| $\mathrm{t}_{\mathrm{RET}}{ }^{(2)}$ | Data retention (program memory) after 10 kcycles at $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | $\mathrm{T}_{\text {RET }}=+85^{\circ} \mathrm{C}$ | 30 | years |
|  | Data retention (EEPROM data memory) after 100 kcycles at $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  | 30 |  |
|  | Data retention (program memory) after 10 kcycles at $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{RET}}=+105^{\circ} \mathrm{C}$ | 10 |  |
|  | Data retention (EEPROM data memory) after 100 kcycles at $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ |  |  |  |
|  | Data retention (program memory) after 200 cycles at $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | $\mathrm{T}_{\text {RET }}=+125^{\circ} \mathrm{C}$ |  |  |
|  | Data retention (EEPROM data memory) after 2 kcycles at $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  |  |  |

1. Guaranteed by characterization results.
2. Characterization is done according to JEDEC JESD22-A117.

### 6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

## Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\text {SS }}$ through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.
The test results are given in Table 53. They are based on the EMS levels and classes defined in application note AN1709.

Table 53. EMS characteristics

| Symbol | Parameter | Conditions | Level/ <br> Class |
| :--- | :--- | :--- | :---: |
| $\mathrm{V}_{\text {FESD }}$ | Voltage limits to be applied on any I/O pin to <br> induce a functional disturbance | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{LQFP} 100, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, <br> $\mathrm{f}_{\mathrm{HCLK}}=32 \mathrm{MHz}$ <br> conforms to IEC 61000-4-2 | 3 B |
| $\mathrm{~V}_{\text {EFTB }}$ | Fast transient voltage burst limits to be <br> applied through 100 pF on $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ <br> pins to induce a functional disturbance | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, LQFP100, $\mathrm{T}_{\mathrm{A}}=+25$ <br> ${ }^{\circ} \mathrm{C}$, <br> $\mathrm{f}_{\mathrm{HCLK}}=32 \mathrm{MHz}$ <br> conforms to IEC 61000-4-4 | 4 A |

## Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations
The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials
Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

## Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 54. EMI characteristics

| Symbol | Parameter | Conditions | Monitored frequency band | Max vs. frequency range at 32 MHz | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{\text {EMI }}$ | Peak level | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \\ & \text { LQFP100 package } \\ & \text { compliant with IEC } 61967-2 \end{aligned}$ | 0.1 to 30 MHz | -7 | $\mathrm{dB} \mu \mathrm{V}$ |
|  |  |  | 30 to 130 MHz | 14 |  |
|  |  |  | 130 MHz to 1 GHz | 9 |  |
|  |  |  | EMI Level | 2 | - |

### 6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

## Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts $\times$ ( $n+1$ ) supply pins). This test conforms to the ANSI/JEDEC standard.

Table 55. ESD absolute maximum ratings

| Symbol | Ratings | Conditions | Class | Maximum <br> value $^{(1)}$ | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ESD(HBM) }}$ | Electrostatic discharge <br> voltage (human body model) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, <br> conforming to <br> ANSI/JEDEC JS-001 | 2 | 2000 | V |
| $\mathrm{~V}_{\mathrm{ESD}(\mathrm{CDM})}$ | Electrostatic discharge <br> voltage (charge device <br> model) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, <br> conforming to <br> ANSI/ESD STM5.3.1. | C 4 | 500 |  |

1. Guaranteed by characterization results.

## Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.
Table 56. Electrical sensitivities

| Symbol | Parameter | Conditions | Class |
| :---: | :---: | :---: | :---: |
| LU | Static latch-up class | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ conforming to JESD78A | II level A |

### 6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below $\mathrm{V}_{\mathrm{SS}}$ or above $\mathrm{V}_{\mathrm{DD}}$ (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

## Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5 \mu \mathrm{~A} /+0 \mu \mathrm{~A}$ range), or other functional failure (for example reset occurrence oscillator frequency deviation).
The test results are given in the Table 57.
Table 57. I/O current injection susceptibility

| Symbol | Description | Functional susceptibility |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Negative injection | Positive injection |  |
| $\mathrm{I}_{\text {INJ }}$ | Injected current on BOOT0 | -0 | $N A^{(1)}$ | mA |
|  | Injected current on PA0, PA4, PA5, PC15, PH0 and PH1 | -5 | 0 |  |
|  | Injected current on any other FT, FTf pins | $-5^{(2)}$ | $N A^{(1)}$ |  |
|  | Injected current on any other pins | $-5^{(2)}$ | +5 |  |

1. Current injection is not possible.
2. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

### 6.3.13 I/O port characteristics

## General input/output characteristics

Unless otherwise specified, the parameters given in Table 58 are derived from tests performed under the conditions summarized in Table 25. All I/Os are CMOS and TTL compliant.

Table 58. I/O static characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input low level voltage | $\begin{gathered} \text { TC, FT, FTf, RST } \\ \text { I/Os } \end{gathered}$ | - | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
|  |  | BOOTO pin | - | - | $0.14 \mathrm{~V}_{\mathrm{DD}}{ }^{(1)}$ |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high level voltage | All I/Os | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | - |  |
| $\mathrm{V}_{\text {hys }}$ | I/O Schmitt trigger voltage hysteresis (2) | Standard I/Os | - | $10 \% \mathrm{~V}_{\mathrm{DD}}{ }^{(3)}$ | - |  |
|  |  | BOOT0 pin | - | 0.01 | - |  |
| $\mathrm{I}_{\mathrm{Ikg}}$ | Input leakage current ${ }^{(4)}$ | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{DD}}$ All I/Os except for PA11, PA12, BOOT0 and FTf I/Os | - | - | $\pm 50$ | nA |
|  |  | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}},$ <br> PA11 and PA12 I/Os | - | - | -50/+250 |  |
|  |  | $\begin{gathered} \mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}} \\ \text { FTf I/Os } \end{gathered}$ | - | - | $\pm 100$ |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{IN}} \leq 5 \mathrm{~V}$ <br> All I/Os except for PA11, PA12, BOOT0 and FTf I/Os | - | - | 200 | nA |
|  |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\text {IN }} \leq 5 \mathrm{~V} \\ \text { FTf I/Os } \end{gathered}$ | - | - | 500 |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\text {IN }} \leq 5 \mathrm{~V}$ PA11, PA12 and BOOTO | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{PU}}$ | Weak pull-up equivalent resistor ${ }^{(5)}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ | 25 | 45 | 65 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\mathrm{PD}}$ | Weak pull-down equivalent resistor ${ }^{(5)}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ | 25 | 45 | 65 | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{10}$ | I/O pin capacitance | - | - | 5 | - | pF |

1. Guaranteed by characterization.
2. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.
3. With a minimum of 200 mV . Guaranteed by characterization results.
4. The max. value may be exceeded if negative current is injected on adjacent pins.
5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum ( $\sim 10 \%$ order).

Figure 26. $\mathrm{V}_{\mathrm{IH}} / \mathrm{V}_{\mathrm{IL}}$ versus VDD (CMOS I/Os)


Figure 27. $\mathrm{V}_{\mathrm{IH}} / \mathrm{V}_{\mathrm{IL}}$ versus VDD (TTL I/Os)


## Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to $\pm 8 \mathrm{~mA}$, and sink or source up to $\pm 15 \mathrm{~mA}$ with the non-standard $\mathrm{V}_{\mathrm{OL}} / \mathrm{V}_{\mathrm{OH}}$ specifications given in Table 59.
In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on $V_{D D}$, plus the maximum Run consumption of the MCU sourced on $V_{D D}$, cannot exceed the absolute maximum rating $I_{\operatorname{VDD}(\Sigma)}$ (see Table 23).
- The sum of the currents sunk by all the $\mathrm{I} / \mathrm{Os}$ on $\mathrm{V}_{\mathrm{SS}}$ plus the maximum Run consumption of the MCU sunk on $V_{S S}$ cannot exceed the absolute maximum rating $\mathrm{l}_{\mathrm{VSS}(\Sigma)}$ (see Table 23).


## Output voltage levels

Unless otherwise specified, the parameters given in Table 59 are derived from tests performed under ambient temperature and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 25. All I/Os are CMOS and TTL compliant.

Table 59. Output voltage characteristics

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}{ }^{(1)}$ | Output low level voltage for an I/O pin | $\begin{gathered} \text { CMOS port }{ }^{(2)}, \\ \mathrm{I}_{\mathrm{IO}}=+8 \mathrm{~mA} \\ 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V} \end{gathered}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}{ }^{(3)}$ | Output high level voltage for an I/O pin |  | $V_{D D}-0.4$ | - |  |
| $\mathrm{V}_{\mathrm{OL}}{ }^{(1)}$ | Output low level voltage for an I/O pin | $\begin{gathered} \mathrm{TTL} \text { port }^{(2)}, \\ \mathrm{I}_{\mathrm{IO}}=+8 \mathrm{~mA} \\ 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V} \end{gathered}$ | - | 0.4 |  |
| $\mathrm{V}_{\mathrm{OH}}{ }^{(3)(4)}$ | Output high level voltage for an I/O pin | $\begin{gathered} \mathrm{TTL} \text { port }^{(2)}, \\ \mathrm{I}_{\mathrm{IO}}=-6 \mathrm{~mA} \\ 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V} \end{gathered}$ | 2.4 | - |  |
| $\mathrm{V}_{\mathrm{OL}}{ }^{(1)(4)}$ | Output low level voltage for an I/O pin | $\begin{gathered} \mathrm{l}_{\mathrm{O}}=+15 \mathrm{~mA} \\ 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V} \end{gathered}$ | - | 1.3 |  |
| $\mathrm{V}_{\mathrm{OH}}{ }^{(3)(4)}$ | Output high level voltage for an I/O pin | $\begin{gathered} \mathrm{l}_{\mathrm{O}}=-15 \mathrm{~mA} \\ 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V} \end{gathered}$ | $\mathrm{V}_{\mathrm{DD}}-1.3$ | - |  |
| $\mathrm{V}_{\mathrm{OL}}{ }^{(1)(4)}$ | Output low level voltage for an I/O pin | $\begin{gathered} \mathrm{I}_{\mathrm{IO}}=+4 \mathrm{~mA} \\ 1.65 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.6 \mathrm{~V} \end{gathered}$ | - | 0.45 |  |
| $\mathrm{V}_{\mathrm{OH}}{ }^{(3)(4)}$ | Output high level voltage for an I/O pin | $\begin{gathered} \mathrm{I}_{\mathrm{IO}}=-4 \mathrm{~mA} \\ 1.65 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V} \end{gathered}$ | $\mathrm{V}_{\mathrm{DD}}-0.45$ | - |  |
| $\mathrm{V}_{\text {OLFM }+}{ }^{(1)(4)}$ | Output low level voltage for an FTf I/O pin in Fm+ mode | $\begin{gathered} \mathrm{I}_{\mathrm{IO}}=20 \mathrm{~mA} \\ 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V} \end{gathered}$ | - | 0.4 |  |
|  |  | $\begin{gathered} \mathrm{I}_{\mathrm{IO}}=10 \mathrm{~mA} \\ 1.65 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V} \end{gathered}$ | - | 0.4 |  |

1. The $\mathrm{I}_{\mathrm{O}}$ current sunk by the device must always respect the absolute maximum rating specified in Table 23. The sum of the currents sunk by all the I/Os (I/O ports and control pins) must always be respected and must not exceed $\Sigma \mathrm{I}_{\mathrm{O}(\mathrm{PIN})}$.
2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
3. The $l_{10}$ current sourced by the device must always respect the absolute maximum rating specified in Table 23. The sum of the currents sourced by all the I/Os (I/O ports and control pins) must always be respected and must not exceed $\Sigma I_{\mathrm{IO}}^{\mathrm{O}}$ (PIN).
4. Guaranteed by characterization results.

## Input/output AC characteristics

The definition and values of input/output AC characteristics are given in Figure 28 and Table 60, respectively.
Unless otherwise specified, the parameters given in Table 60 are derived from tests performed under ambient temperature and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 25.

Table 60. I/O AC characteristics ${ }^{(1)}$

| $\begin{aligned} & \text { OSPEEDRx[1:0] } \\ & \text { bit value }{ }^{(1)} \end{aligned}$ | Symbol | Parameter | Conditions | Min | Max ${ }^{(2)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | $\mathrm{f}_{\max (\mathrm{IO}) \text { out }}$ | Maximum frequency ${ }^{(3)}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V | - | 400 | kHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V}$ to 2.7 V | - | 100 |  |
|  | $\mathrm{t}_{\text {f(IO) out }}$ $\mathrm{t}_{\mathrm{r}(\mathrm{IO}) \text { out }}$ | Output rise and fall time | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V | - | 125 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V}$ to 2.7 V | - | 320 |  |
| 01 | $\mathrm{f}_{\max (10) \text { out }}$ | Maximum frequency ${ }^{(3)}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V | - | 2 | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V}$ to 2.7 V | - | 0.6 |  |
|  | $\mathrm{t}_{\text {f(IO) out }}$ $\mathrm{t}_{\mathrm{r}(\mathrm{IO}) \text { out }}$ | Output rise and fall time | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V | - | 30 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V}$ to 2.7 V | - | 65 |  |
| 10 | $\mathrm{F}_{\text {max(IO)out }}$ | Maximum frequency ${ }^{(3)}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V | - | 10 | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V}$ to 2.7 V | - | 2 |  |
|  | $\mathrm{t}_{\text {f(IO) out }}$ $\mathrm{t}_{\mathrm{r}(\mathrm{IO}) \text { out }}$ | Output rise and fall time | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V | - | 13 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V}$ to 2.7 V | - | 28 |  |
| 11 | $\mathrm{F}_{\text {max (IO)out }}$ | Maximum frequency ${ }^{(3)}$ | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V | - | 35 | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V}$ to 2.7 V | - | 10 |  |
|  | $\mathrm{t}_{\text {f(IO) out }}$ $\mathrm{t}_{\mathrm{r}}(\mathrm{IO})$ out | Output rise and fall time | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V | - | 6 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V}$ to 2.7 V | - | 17 |  |
| $\underset{\text { configuration }}{ }{ }^{(4)}$ | $\mathrm{f}_{\max (10) \text { out }}$ | Maximum frequency ${ }^{(3)}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to 3.6 V | - | 1 | MHz |
|  | $\mathrm{t}_{\mathrm{f} \text { (IO) out }}$ | Output fall time |  | - | 10 | ns |
|  | $\mathrm{t}_{\mathrm{r} \text { (IO)out }}$ | Output rise time |  | - | 30 |  |
|  | $\mathrm{f}_{\max (10) \mathrm{out}}$ | Maximum frequency ${ }^{(3)}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V}$ to 3.6 V | - | 350 | KHz |
|  | $\mathrm{t}_{\text {f(IO)out }}$ | Output fall time |  | - | 15 | ns |
|  | $\mathrm{t}_{\mathrm{r}(10) \text { out }}$ | Output rise time |  | - | 60 |  |
| - | $t_{\text {EXTIpw }}$ | Pulse width of external signals detected by the EXTI controller | - | 8 | - | ns |

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the line reference manual for a description of GPIO Port configuration register.
2. Guaranteed by design.
3. The maximum frequency is defined in Figure 28.
4. When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the line reference manual for a detailed description of $\mathrm{Fm}+\mathrm{I} / \mathrm{O}$ configuration.

Figure 28. I/O AC characteristics definition


### 6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, $R_{\text {PU }}$, except when it is internally driven low (see Table 61).
Unless otherwise specified, the parameters given in Table 61 are derived from tests performed under ambient temperature and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 25.

Table 61. NRST pin characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL(NRST }}{ }^{(1)}$ | NRST input low level voltage | - | $\mathrm{V}_{S S}$ | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}(\mathrm{NRST})}{ }^{(1)}$ | NRST input high level voltage | - | 1.4 | - | $\mathrm{V}_{\mathrm{DD}}$ |  |
| $\mathrm{V}_{\mathrm{OL}(\mathrm{NRST})}{ }^{(1)}$ | NRST output low level voltage | $\begin{gathered} \mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA} \\ 2.7 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<3.6 \mathrm{~V} \end{gathered}$ | - | - | 0.4 |  |
|  |  | $\begin{gathered} \mathrm{l}_{\mathrm{OL}}=1.5 \mathrm{~mA} \\ 1.65 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V} \end{gathered}$ | - | - |  |  |
| $\mathrm{V}_{\text {hys(NRST) }}{ }^{(1)}$ | NRST Schmitt trigger voltage hysteresis | - | - | $10 \% \mathrm{~V}_{\mathrm{DD}}{ }^{(2)}$ | - | mV |
| $\mathrm{R}_{\mathrm{PU}}$ | Weak pull-up equivalent resistor ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}$ | 25 | 45 | 65 | $k \Omega$ |
| $\mathrm{V}_{\mathrm{F}(\mathrm{NRST})}{ }^{(1)}$ | NRST input filtered pulse | - | - | - | 50 | ns |
| $\mathrm{V}_{\mathrm{NF}(\mathrm{NRST})^{1}}{ }^{(1)}$ | NRST input not filtered pulse | - | 350 | - | - | ns |

1. Guaranteed by design.
2. 200 mV minimum value
3. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around $10 \%$.

Figure 29. Recommended NRST pin protection


1. The reset network protects the device against parasitic resets.
2. The external capacitor must be placed as close as possible to the device.
3. The user must ensure that the level on the NRST pin can go below the $\mathrm{V}_{\mathrm{IL}(\mathrm{NRST})}$ max level specified in Table 61. Otherwise the reset will not be taken into account by the device.

### 6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in Table 62 are derived from tests performed under ambient temperature, $\mathrm{f}_{\text {PCLK }}$ frequency and $\mathrm{V}_{\text {DDA }}$ supply voltage conditions summarized in Table 25: General operating conditions.
Note: It is recommended to perform a calibration after each power-up.
Table 62. ADC characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DDA }}$ | Analog supply voltage for ADC ON | Fast channel | 1.65 | - | 3.6 | V |
|  |  | Standard channel | $1.75{ }^{(1)}$ | - | 3.6 |  |
| $\mathrm{V}_{\text {REF+ }}$ | Positive reference voltage | - | 1.65 |  | $\mathrm{V}_{\text {DDA }}$ | V |
| $\mathrm{V}_{\text {REF- }}$ | Negative reference voltage | - | - | 0 | - |  |
| $\mathrm{I}_{\text {DDA (ADC) }}$ | Current consumption of the ADC on $V_{\text {DDA }}$ and $V_{\text {REF }}$ | 1.14 Msps | - | 200 | - | $\mu \mathrm{A}$ |
|  |  | 10 ksps | - | 40 | - |  |
|  | Current consumption of the ADC on $V_{D D}{ }^{(2)}$ | 1.14 Msps | - | 70 | - |  |
|  |  | 10 ksps | - | 1 | - |  |
| $\mathrm{f}_{\text {ADC }}$ | ADC clock frequency | Voltage scaling Range 1 | 0.14 | - | 16 | MHz |
|  |  | Voltage scaling Range 2 | 0.14 | - | 8 |  |
|  |  | Voltage scaling Range 3 | 0.14 | - | 4 |  |
| $\mathrm{f}_{S}{ }^{(3)}$ | Sampling rate | 12-bit resolution | 0.01 | - | 1.14 | MHz |
| $\mathrm{f}_{\text {TRIG }}{ }^{(3)}$ | External trigger frequency | $\mathrm{f}_{\mathrm{ADC}}=16 \mathrm{MHz},$ 12-bit resolution | - | - | 941 | kHz |
|  |  | - | - | - | 17 | 1/f ${ }_{\text {ADC }}$ |
| $\mathrm{V}_{\text {AIN }}$ | Conversion voltage range | - | 0 | - | $\mathrm{V}_{\text {REF+ }}$ | V |

Table 62. ADC characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {AIN }}{ }^{(3)}$ | External input impedance | See Equation 1 and Table 63 for details | - | - | 50 | k ת |
| $\mathrm{R}_{\text {ADC }}{ }^{(3)(4)}$ | Sampling switch resistance | - | - | - | 1 | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {ADC }}{ }^{(3)}$ | Internal sample and hold capacitor | - | - | - | 8 | pF |
| $\mathrm{t}_{\mathrm{CAL}}{ }^{(3)(5)}$ | Calibration time | $\mathrm{f}_{\text {ADC }}=16 \mathrm{MHz}$ | 5.2 |  |  | $\mu \mathrm{s}$ |
|  |  | - | 83 |  |  | 1/f ${ }_{\text {ADC }}$ |
| $W_{\text {LATENCY }}{ }^{(6)}$ | ADC_DR register write latency | ADC clock $=$ HSI16 | 1.5 ADC <br> cycles +2 <br> $\mathrm{f}_{\mathrm{PCLK}}$ cycles | - | 1.5 ADC <br> cycles + 3 <br> $\mathrm{f}_{\text {PCLK }}$ cycles | - |
|  |  | ADC clock $=$ PCLK/2 | - | 4.5 | - | $f_{\text {PCLK }}$ cycle |
|  |  | ADC clock $=$ PCLK/4 | - | 8.5 | - | fPCLK cycle |
| $t_{\text {latr }}{ }^{(3)}$ | Trigger conversion latency | $\mathrm{f}_{\text {ADC }}=\mathrm{f}_{\text {PCLK }} / 2=16 \mathrm{MHz}$ | 0.266 |  |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}_{\text {ADC }}=\mathrm{f}_{\text {PCLK }} / 2$ | 8.5 |  |  | 1/f $\mathrm{f}_{\text {PCLK }}$ |
|  |  | $\mathrm{f}_{\text {ADC }}=\mathrm{f}_{\text {PCLK }} / 4=8 \mathrm{MHz}$ | 0.516 |  |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}_{\text {ADC }}=\mathrm{f}_{\mathrm{PCLK}} / 4$ | 16.5 |  |  | 1/f ${ }_{\text {PCLK }}$ |
|  |  | $\mathrm{f}_{\text {ADC }}=\mathrm{f}_{\mathrm{HSI} 16}=16 \mathrm{MHz}$ | 0.252 | - | 0.260 | $\mu \mathrm{s}$ |
| Jitter $_{\text {ADC }}$ | ADC jitter on trigger conversion | $\mathrm{f}_{\mathrm{ADC}}=\mathrm{f}_{\mathrm{HS} 116}$ | - | 1 | - | $1 / \mathrm{f}_{\mathrm{HSI} 16}$ |
| $\mathrm{ts}^{(3)}$ | Sampling time | $\mathrm{f}_{\mathrm{ADC}}=16 \mathrm{MHz}$ | 0.093 | - | 10.03 | $\mu \mathrm{s}$ |
|  |  | - | 1.5 | - | 160.5 | 1/f ${ }_{\text {ADC }}$ |
| $\mathrm{t}_{\text {UP_LDO }}{ }^{(3)(5)}$ | Internal LDO power-up time | - | - | - | 10 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {STAB }}{ }^{(3)(5)}$ | ADC stabilization time | - |  | 14 |  | $1 / \mathrm{f}_{\text {ADC }}$ |
| $\mathrm{t}_{\text {Conv }}{ }^{(3)}$ | Total conversion time (including sampling time) | $\begin{aligned} & \mathrm{f}_{\mathrm{ADC}}=16 \mathrm{MHz}, \\ & \text { 12-bit resolution } \end{aligned}$ | 0.875 | - | 10.81 | $\mu \mathrm{s}$ |
|  |  | 12-bit resolution | 14 to 173 ( $\mathrm{t}_{\mathrm{S}}$ for sampling +12.5 for successive approximation) |  |  | $1 / \mathrm{f}_{\text {ADC }}$ |

1. $V_{\text {DDA }}$ minimum value can be decreased in specific temperature conditions. Refer to Table 63 : $R_{\text {AIN }} \max$ for $f_{A D C}=16 \mathrm{MHz}$.
2. A current consumption proportional to the APB clock frequency has to be added (see Table 39: Peripheral current consumption in Run or Sleep mode).
3. Guaranteed by design.
4. Standard channels have an extra protection resistance which depends on supply voltage. Refer to Table 63: $R_{\text {AIN }} \max$ for $f_{A D C}=16 \mathrm{MHz}$.
5. This parameter only includes the ADC timing. It does not take into account register access latency.
6. This parameter specifies the latency to transfer the conversion result into the ADC_DR register. EOC bit is set to indicate the conversion is complete and has the same latency.

## Equation 1: $\mathbf{R}_{\text {AIN }} \max$ formula

$$
\mathrm{R}_{\mathrm{AIN}}<\frac{\mathrm{T}_{\mathrm{S}}}{\mathrm{f}_{\mathrm{ADC}} \times \mathrm{C}_{\mathrm{ADC}} \times \ln \left(2^{\mathrm{N}+2}\right)}-\mathrm{R}_{\mathrm{ADC}}
$$

The simplified formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below $1 / 4$ of LSB. Here $N=12$ (from 12-bit resolution).

Table 63. $\mathrm{R}_{\text {AIN }} \max$ for $\mathrm{f}_{\text {ADC }}=16 \mathrm{MHz}^{(1)}$

| $\begin{gathered} \mathrm{T}_{\mathrm{s}} \\ \text { (cycles) } \end{gathered}$ | $\begin{gathered} \mathrm{t}_{\mathrm{s}} \\ (\mu \mathrm{~s}) \end{gathered}$ | $\mathrm{R}_{\text {AIN }}$ max for fast channels ( $k \Omega$ ) | $\mathrm{R}_{\text {AIN }}$ max for standard channels (k) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}> \\ & 2.7 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}> \\ & 2.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}> \\ & 2.0 \mathrm{~V} \end{aligned}$ | $\begin{gathered} V_{D D}> \\ 1.8 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & V_{D D}> \\ & 1.75 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}>1.65 \mathrm{~V} \\ & \text { and } \\ & \mathrm{T}_{\mathrm{A}}>-10^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}>1.65 \mathrm{~V} \\ & \quad \text { and } \\ & \mathrm{T}_{\mathrm{A}}>25^{\circ} \mathrm{C} \end{aligned}$ |
| 1.5 | 0.09 | 0.5 | < 0.1 | NA | NA | NA | NA | NA | NA |
| 3.5 | 0.22 | 1 | 0.2 | < 0.1 | NA | NA | NA | NA | NA |
| 7.5 | 0.47 | 2.5 | 1.7 | 1.5 | < 0.1 | NA | NA | NA | NA |
| 12.5 | 0.78 | 4 | 3.2 | 3 | 1 | NA | NA | NA | NA |
| 19.5 | 1.22 | 6.5 | 5.7 | 5.5 | 3.5 | NA | NA | NA | < 0.1 |
| 39.5 | 2.47 | 13 | 12.2 | 12 | 10 | NA | NA | NA | 5 |
| 79.5 | 4.97 | 27 | 26.2 | 26 | 24 | < 0.1 | NA | NA | 19 |
| 160.5 | 10.03 | 50 | 49.2 | 49 | 47 | 32 | < 0.1 | < 0.1 | 42 |

1. Guaranteed by design.

Table 64. ADC accuracy ${ }^{(1)(2)(3)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ET | Total unadjusted error | $\begin{aligned} & 1.65 \mathrm{~V}<\mathrm{V}_{\mathrm{DDA}}=\mathrm{V}_{\mathrm{REF}+}<3.6 \mathrm{~V}, \\ & \text { range } 1 / 2 / 3 \end{aligned}$ | - | 2 | 4 | LSB |
| EO | Offset error |  | - | 1 | 2.5 |  |
| EG | Gain error |  | - | 1 | 2 |  |
| EL | Integral linearity error |  | - | 1.5 | 2.5 |  |
| ED | Differential linearity error |  | - | 1 | 1.5 |  |
| ENOB | Effective number of bits |  | 10.2 | 11 |  | bits |
|  | Effective number of bits (16-bit mode oversampling with ratio $=256)^{(4)}$ |  | 11.3 | 12.1 | - |  |
| SINAD | Signal-to-noise distortion |  | 63 | 69 | - | dB |
| SNR | Signal-to-noise ratio |  | 63 | 69 | - |  |
|  | Signal-to-noise ratio (16-bit mode oversampling with ratio $=256)^{(4)}$ |  | 70 | 76 | - |  |
| THD | Total harmonic distortion |  | - | -85 | -73 |  |

Table 64. ADC accuracy ${ }^{(1)(2)(3)}$ (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ET | Total unadjusted error | $\begin{aligned} & 1.65 \mathrm{~V}<\mathrm{V}_{\text {REF }+}<\mathrm{V}_{\mathrm{DDA}}<3.6 \mathrm{~V}, \\ & \text { range } 1 / 2 / 3 \end{aligned}$ | - | 2 | 5 | LSB |
| EO | Offset error |  | - | 1 | 2.5 |  |
| EG | Gain error |  | - | 1 | 2 |  |
| EL | Integral linearity error |  | - | 1.5 | 3 |  |
| ED | Differential linearity error |  | - | 1 | 2 |  |
| ENOB | Effective number of bits |  | 10.0 | 11.0 | - | bits |
| SINAD | Signal-to-noise distortion |  | 62 | 69 | - | dB |
| SNR | Signal-to-noise ratio |  | 61 | 69 | - |  |
| THD | Total harmonic distortion |  | - | -85 | -65 |  |

1. ADC DC accuracy values are measured after internal calibration.
2. ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
Any positive injection current within the limits specified for $I_{I N J(P I N)}$ and $\Sigma I_{I N J(P I N)}$ in Section 6.3.12 does not affect the ADC accuracy.
3. Better performance may be achieved in restricted $\mathrm{V}_{\mathrm{DDA}}$, frequency and temperature ranges.
4. This number is obtained by the test board without additional noise, resulting in non-optimized value for oversampling mode.

Figure 30. ADC accuracy characteristics


Figure 31. Typical connection diagram using the ADC


1. Refer to Table 62: ADC characteristics for the values of $R_{A I N}, R_{A D C}$ and $C_{A D C}$.
2. $\mathrm{C}_{\text {parasitic }}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF ). A high $\mathrm{C}_{\text {parasitic }}$ value will downgrade conversion accuracy. To remedy this, $\mathrm{f}_{\mathrm{ADC}}$ should be reduced.

## General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 32 or Figure 33, depending on whether $\mathrm{V}_{\text {REF+ }}$ is connected to $\mathrm{V}_{\text {DDA }}$ or not. The 10 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.

Figure 32. Power supply and reference decoupling ( $\mathrm{V}_{\mathrm{REF}+}$ not connected to $\mathrm{V}_{\text {DDA }}$ )


Figure 33. Power supply and reference decoupling ( $\mathrm{V}_{\text {REF+ }}$ connected to $\mathrm{V}_{\text {DDA }}$ )


MS39602V1

### 6.3.16 Temperature sensor characteristics

Table 65. Temperature sensor calibration values

| Calibration value name | Description | Memory address |
| :--- | :--- | :---: |
| TS_CAL1 | TS ADC raw data acquired at <br> temperature of $30^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DDA}}=3 \mathrm{~V}$ | $0 \times 1 \mathrm{FF8} 007 \mathrm{~A}-0 \times 1 \mathrm{FF} 8007 \mathrm{~B}$ |
| TS_CAL2 | TS ADC raw data acquired at <br> temperature of $130^{\circ} \mathrm{C}, \mathrm{V}_{\text {DDA }}=3 \mathrm{~V}$ | $0 \times 1 \mathrm{FF} 8007 \mathrm{E}-0 \times 1 \mathrm{FF} 8007 \mathrm{~F}$ |

Table 66. Temperature sensor characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{L}}{ }^{(1)}$ | $\mathrm{V}_{\text {SENSE }}$ linearity with temperature | - | $\pm 1$ | $\pm 2$ | ${ }^{\circ} \mathrm{C}$ |
| Avg_Slope $^{(1)}$ | Average slope | 1.48 | 1.61 | 1.75 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{130}$ | Voltage at $130^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}^{(2)}$ | 640 | 670 | 700 | mV |
| $\mathrm{I}_{\text {DDA(TEMP) }}{ }^{(3)}$ | Current consumption | - | 3.4 | 6 | $\mu \mathrm{~A}$ |
| $\mathrm{t}_{\text {START }}{ }^{(3)}$ | Startup time | - | - | 10 |  |
| $\mathrm{~T}_{\text {S_temp }}{ }^{(4)(3)}$ | ADC sampling time when reading the temperature | 10 | - | - |  |

1. Guaranteed by characterization results.
2. Measured at $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \mathrm{mV}$. V130 ADC conversion result is stored in the TS_CAL2 byte.
3. Guaranteed by design.
4. Shortest sampling time can be determined in the application by multiple iterations.

### 6.3.17 Comparators

Table 67. Comparator 1 characteristics

| Symbol | Parameter | Conditions | Min ${ }^{(1)}$ | Typ | Max ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DDA }}$ | Analog supply voltage | - | 1.65 |  | 3.6 | V |
| $\mathrm{V}_{\mathrm{IN}}$ | Comparator 1 input voltage range | - | 0.6 | - | $V_{\text {DDA }}$ | V |
| $\mathrm{t}_{\text {START }}$ | Comparator startup time | - | - | 7 | 10 | $\mu \mathrm{s}$ |
| td | Propagation delay ${ }^{(2)}$ | - | - | 3 | 10 |  |
| Voffset | Comparator offset | - | - | $\pm 3$ | $\pm 10$ | mV |
| $\mathrm{d}_{\text {Voffset }} / \mathrm{dt}$ | Comparator offset variation in worst voltage stress conditions | $\begin{aligned} & \mathrm{V}_{\mathrm{DDA}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN }+}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN- }}=\mathrm{V}_{\text {REFINT }}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 0 | 1.5 | 10 | $\mathrm{mV} / 1000 \mathrm{~h}$ |
| $\mathrm{I}_{\text {COMP1 }}$ | Current consumption ${ }^{(3)}$ | - | - | 160 | 260 | nA |

1. Guaranteed by characterization.
2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
3. Comparator consumption only. Internal reference voltage not included.

Table 68. Comparator 2 characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DDA }}$ | Analog supply voltage | - | 1.65 | - | 3.6 | V |
| $\mathrm{V}_{\text {IN }}$ | Comparator 2 input voltage range | - | 0 | - | $\mathrm{V}_{\text {DDA }}$ | V |
| $\mathrm{t}_{\text {START }}$ | Comparator startup time | Fast mode | - | 15 | 20 | $\mu \mathrm{s}$ |
|  |  | Slow mode | - | 20 | 25 |  |
| $\mathrm{t}_{\text {d slow }}$ | Propagation delay ${ }^{(2)}$ in slow mode | $1.65 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DDA}} \leq 2.7 \mathrm{~V}$ | - | 1.8 | 3.5 |  |
|  |  | $2.7 \mathrm{~V} \mathrm{~V}_{\mathrm{DDA}} \leq 3.6 \mathrm{~V}$ | - | 2.5 | 6 |  |
| $t_{\text {d fast }}$ | Propagation delay ${ }^{(2)}$ in fast mode | $1.65 \mathrm{~V} \mathrm{~V}_{\mathrm{DDA}} \leq 2.7 \mathrm{~V}$ | - | 0.8 | 2 |  |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {DDA }} \leq 3.6 \mathrm{~V}$ | - | 1.2 | 4 |  |
| $\mathrm{V}_{\text {offset }}$ | Comparator offset error |  | - | $\pm 4$ | $\pm 20$ | mV |
| dThreshold/ dt | Threshold voltage temperature coefficient | $\begin{aligned} & \mathrm{V}_{\text {DDA }}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0 \text { to } 50^{\circ} \mathrm{C}, \\ & \mathrm{~V}-=\mathrm{V}_{\text {REFINT }}, \\ & 3 / 4 \mathrm{~V}_{\text {REFINT }}, \\ & 1 / 2 \mathrm{~V}_{\text {REFINT }}, \\ & 1 / 4 \mathrm{~V}_{\text {REFINT }} . \end{aligned}$ | - | 15 | 30 | ${ }_{10}{ }_{10} \mathrm{C} \mathrm{Cm}$ |
| $\mathrm{I}_{\text {COMP2 }}$ | Current consumption ${ }^{(3)}$ | Fast mode | - | 3.5 | 5 | $\mu \mathrm{A}$ |
|  |  | Slow mode | - | 0.5 | 2 |  |

1. Guaranteed by characterization results.
2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
3. Comparator consumption only. Internal reference voltage (required for comparator operation) is not included.

### 6.3.18 Timer characteristics

## TIM timer characteristics

The parameters given in the Table 69 are guaranteed by design.
Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 69. TIMx characteristics ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {res(TIM) }}$ | Timer resolution time |  | 1 | - | $\mathrm{t}_{\text {TIM } \times \text { CLK }}$ |
|  |  | $\mathrm{f}_{\text {TIMxCLK }}=32 \mathrm{MHz}$ | 31.25 | - | ns |
| $\mathrm{f}_{\mathrm{EXT}}$ | Timer external clock frequency on CH 1 to CH 4 |  | 0 | $\mathrm{f}_{\text {TIMxCLK }} / 2$ | MHz |
|  |  | $\mathrm{f}_{\text {TIMxCLK }}=32 \mathrm{MHz}$ | 0 | 16 | MHz |
| $\mathrm{Res}_{\text {TIM }}$ | Timer resolution | - |  | 16 | bit |
| $\mathrm{t}_{\text {COUNTER }}$ | 16-bit counter clock period when internal clock is selected (timer's prescaler disabled) | - | 1 | 65536 | $\mathrm{t}_{\text {TIM } \times \text { CLK }}$ |
|  |  | $\mathrm{f}_{\text {TIMxCLK }}=32 \mathrm{MHz}$ | 0.0312 | 2048 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {MAX_COUNT }}$ | Maximum possible count | - | - | $65536 \times 65536$ | $\mathrm{t}_{\text {TIM } \times \text { CLK }}$ |
|  |  | $\mathrm{f}_{\text {TIMxCLK }}=32 \mathrm{MHz}$ | - | 134.2 | s |

1. TIMx is used as a general term to refer to the TIM2, TIM6, TIM21, and TIM22 timers.

### 6.3.19 Communications interfaces

## $I^{2} \mathrm{C}$ interface characteristics

The $I^{2} C$ interface meets the timings requirements of the $I^{2} \mathrm{C}$-bus specification and user manual rev. 03 for:

- Standard-mode (Sm) : with a bit rate up to $100 \mathrm{kbit} / \mathrm{s}$
- Fast-mode (Fm) : with a bit rate up to $400 \mathrm{kbit} / \mathrm{s}$
- Fast-mode Plus (Fm+) : with a bit rate up to $1 \mathrm{Mbit} / \mathrm{s}$.

The $I^{2} \mathrm{C}$ timing requirements are guaranteed by design when the $\mathrm{I}^{2} \mathrm{C}$ peripheral is properly configured (refer to the reference manual for details). The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement (refer to Section 6.3.13: I/O port characteristics for the I2C I/Os characteristics).
All ${ }^{2}$ C SDA and SCL I/Os embed an analog filter (see Table 70 for the analog filter characteristics).

The analog spike filter is compliant with $I^{2} C$ timings requirements only for the following voltage ranges:

- Fast mode Plus: $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ and voltage scaling Range 1
- Fast mode:
- $\quad 2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ and voltage scaling Range 1 or Range 2.
$-V_{D D}<2 \mathrm{~V}$, voltage scaling Range 1 or Range $2, \mathrm{C}_{\text {load }}<200 \mathrm{pF}$.
In other ranges, the analog filter should be disabled. The digital filter can be used instead.
Note:
In Standard mode, no spike filter is required.
Table 70. I2C analog filter characteristics ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AF}}$ | Maximum pulse width of spikes that are suppressed by the analog filter | Range 1 | $50^{(2)}$ | $100{ }^{(3)}$ | ns |
|  |  | Range 2 |  | - |  |
|  |  | Range 3 |  | - |  |

1. Guaranteed by characterization results.
2. Spikes with widths below $\mathrm{t}_{\mathrm{AF}(\mathrm{min})}$ are filtered.
3. Spikes with widths above $\mathrm{t}_{\mathrm{AF}(\max )}$ are not filtered

## SPI characteristics

Unless otherwise specified, the parameters given in the following tables are derived from tests performed under ambient temperature, $f_{P C L K x}$ frequency and $V_{D D}$ supply voltage conditions summarized in Table 25.

Refer to Section 6.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 71. SPI characteristics in voltage Range $1^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{f}_{\mathrm{SCK}} \\ 1 / \mathrm{t}_{\mathrm{c}(\mathrm{SCK})} \end{gathered}$ | SPI clock frequency | Master mode | - | - | 16 | MHz |
|  |  | Slave mode receiver |  |  | 16 |  |
|  |  | $\begin{gathered} \text { Slave mode } \\ \text { Transmitter } \\ 1.71<\mathrm{V}_{\mathrm{DD}}<3.6 \mathrm{~V} \end{gathered}$ | - | - | $12^{(2)}$ |  |
|  |  | Slave mode Transmitter $2.7<V_{D D}<3.6 \mathrm{~V}$ | - | - | $16^{(2)}$ |  |
| Duty $_{(\text {SCK }}$ | Duty cycle of SPI clock frequency | Slave mode | 30 | 50 | 70 | \% |

Table 71. SPI characteristics in voltage Range $1^{(1)}$ (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {su(NSS }}$ | NSS setup time | Slave mode, SPI presc = 2 | 4*Tpclk | - | - | ns |
| $\mathrm{t}_{\mathrm{h} \text { (NSS) }}$ | NSS hold time | Slave mode, SPI presc $=2$ | 2*Tpclk | - | - |  |
| $t_{w(S C K H)}$ <br> $\mathrm{t}_{\mathrm{w} \text { (SCKL) }}$ | SCK high and low time | Master mode | Tpclk-2 | Tpclk | $\begin{gathered} \text { Tpclk+ } \\ 2 \end{gathered}$ |  |
| $\mathrm{t}_{\text {su(MI) }}$ | Data input setup time | Master mode | 0 | - | - |  |
| $\mathrm{t}_{\text {su(SI) }}$ |  | Slave mode | 3 | - | - |  |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{MI})$ | Data input hold time | Master mode | 7 | - | - |  |
| $\mathrm{th}_{\mathrm{h}(\mathrm{SI})}$ |  | Slave mode | 3.5 | - | - |  |
| $\mathrm{t}_{\text {(SO }}$ | Data output access time | Slave mode | 15 | - | 36 |  |
| $\mathrm{t}_{\text {dis(SO) }}$ | Data output disable time | Slave mode | 10 | - | 30 |  |
| $\mathrm{t}_{\mathrm{v} \text { (SO) }}$ | Data output valid time | $\begin{gathered} \text { Slave mode } \\ 1.65 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<3.6 \mathrm{~V} \end{gathered}$ | - | 18 | 41 |  |
|  |  | Slave mode $2.7 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<3.6 \mathrm{~V}$ | - | 18 | 25 |  |
| $t_{v(M O)}$ |  | Master mode | - | 4 | 7 |  |
| $\mathrm{t}_{\mathrm{h} \text { (SO) }}$ | Data output hold time | Slave mode | 10 | - | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (MO) }}$ |  | Master mode | 0 | - | - |  |

1. Guaranteed by characterization results.
2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(S O)}$ and $t_{s u(M I)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $\mathrm{t}_{\mathrm{su}(\mathrm{MI})}=0$ while $^{\text {Duty }}{ }_{(\mathrm{SCK})}=50 \%$.

Table 72. SPI characteristics in voltage Range $2{ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{f}_{\mathrm{SCK}} \\ 1 / \mathrm{t}_{\mathrm{c}(\mathrm{SCK})} \end{gathered}$ | SPI clock frequency | Master mode | - | - | 8 | MHz |
|  |  | Slave mode Transmitter $1.65<V_{D D}<3.6 \mathrm{~V}$ |  |  | 8 |  |
|  |  | Slave mode Transmitter $2.7<V_{D D}<3.6 \mathrm{~V}$ |  |  | $8^{(2)}$ |  |
| Duty $_{\text {(SCK) }}$ | Duty cycle of SPI clock frequency | Slave mode | 30 | 50 | 70 | \% |
| $\mathrm{t}_{\text {su(NSS) }}$ | NSS setup time | Slave mode, SPI presc = 2 | 4*Tpclk | - | - | ns |
| $\mathrm{th}_{\text {(NSS }}$ | NSS hold time | Slave mode, SPI presc = 2 | 2*Tpclk | - | - |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}(\mathrm{SCKH})} \\ & \left.\mathrm{t}_{\mathrm{w}(\mathrm{SCKL}}\right) \end{aligned}$ | SCK high and low time | Master mode | Tpclk-2 | Tpclk | Tpclk+2 |  |
| $\mathrm{t}_{\text {su(MI) }}$ | Data input setup time | Master mode | 0 | - | - |  |
| $\mathrm{t}_{\text {su(SI) }}$ |  | Slave mode | 3 | - | - |  |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{MI})$ | Data input hold time | Master mode | 11 | - | - |  |
| $\mathrm{th}_{\mathrm{h}(\mathrm{SI})}$ |  | Slave mode | 4.5 | - | - |  |
| $\mathrm{t}_{\mathrm{a} \text { (SO }}$ | Data output access time | Slave mode | 18 | - | 52 |  |
| $\mathrm{t}_{\text {dis(SO) }}$ | Data output disable time | Slave mode | 12 | - | 42 |  |
| $\mathrm{t}_{\mathrm{v} \text { (SO) }}$ | Data output valid time | Slave mode | - | 20 | 56.5 |  |
| $\mathrm{t}_{\mathrm{v} \text { (MO) }}$ |  | Master mode | - | 5 | 9 |  |
| $\mathrm{t}_{\mathrm{h} \text { (SO) }}$ | Data output hold time | Slave mode | 13 | - | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (MO) }}$ |  | Master mode | 3 | - | - |  |

1. Guaranteed by characterization results.
2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(S O)}$ and $t_{\text {su(MII) }}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $\mathrm{t}_{\mathrm{su}(\mathrm{MI})}=0$ while Duty ${ }_{(\mathrm{SCK})}=50 \%$.

Table 73. SPI characteristics in voltage Range $3{ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{f}_{\mathrm{SCK}} \\ 1 / \mathrm{t}_{\mathrm{c}(\mathrm{SCK})} \end{gathered}$ | SPI clock frequency | Master mode | - | - | 2 | MHz |
|  |  | Slave mode |  |  | $2^{(2)}$ |  |
| Duty $_{(\text {SCK })}$ | Duty cycle of SPI clock frequency | Slave mode | 30 | 50 | 70 | \% |
| $\mathrm{t}_{\text {su( }}$ (NSS) | NSS setup time | Slave mode, SPI presc = 2 | 4*Tpclk | - | - | ns |
| $\mathrm{t}_{\mathrm{h} \text { (NSS) }}$ | NSS hold time | Slave mode, SPI presc = 2 | 2*Tpclk | - | - |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}(\mathrm{SCKH})} \\ & \mathrm{t}_{\mathrm{w}(\mathrm{SCKL}} \end{aligned}$ | SCK high and low time | Master mode | Tpclk-2 | Tpclk | Tpclk+2 |  |
| $\mathrm{t}_{\text {su(MI) }}$ | Data input setup time | Master mode | 1.5 | - | - |  |
| $\mathrm{t}_{\text {su(SI) }}$ |  | Slave mode | 6 | - | - |  |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{MI})$ | Data input hold time | Master mode | 13.5 | - | - |  |
| $\mathrm{t}_{\mathrm{h}(\mathrm{SI})}$ |  | Slave mode | 16 | - | - |  |
| $\mathrm{t}_{\text {a }}$ (SO | Data output access time | Slave mode | 30 | - | 70 |  |
| $\mathrm{t}_{\text {dis(SO) }}$ | Data output disable time | Slave mode | 40 | - | 80 |  |
| $\mathrm{t}_{\mathrm{v} \text { (SO) }}$ | Data output valid time | Slave mode | - | 30 | 70 |  |
| $\mathrm{t}_{\mathrm{v} \text { (MO) }}$ |  | Master mode | - | 7 | 9 |  |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{SO})$ | Data output hold time | Slave mode | 25 | - | - |  |
| $\mathrm{t}_{\mathrm{h}(\mathrm{MO})}$ |  | Master mode | 8 | - | - |  |

1. Guaranteed by characterization results.
2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(S O)}$ and $t_{s u(M I)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $\mathrm{t}_{\mathrm{su}(\mathrm{MI})}=0$ while $\operatorname{Duty}_{(\mathrm{SCK})}=50 \%$.

Figure 34. SPI timing diagram - slave mode and CPHA = 0


Figure 35. SPI timing diagram - slave mode and CPHA = $1^{(1)}$


1. Measurement points are done at CMOS levels: $0.3 \mathrm{~V}_{\mathrm{DD}}$ and $0.7 \mathrm{~V}_{\mathrm{DD}}$.

Figure 36. SPI timing diagram - master mode ${ }^{(1)}$


1. Measurement points are done at CMOS levels: $0.3 \mathrm{~V}_{\mathrm{DD}}$ and $0.7 \mathrm{~V}_{\mathrm{DD}}$.

## I2S characteristics

Table 74. I2S characteristics ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {MCK }}$ | I2S Main clock output | - | $256 \times 8 \mathrm{~K}$ | $256 \times F s^{(2)}$ | MHz |
| $\mathrm{f}_{\mathrm{CK}}$ | 12S clock frequency | Master data: 32 bits | - | 64xFs | MHz |
|  |  | Slave data: 32 bits | - | 64xFs |  |
| $\mathrm{D}_{\mathrm{CK}}$ | I2S clock frequency duty cycle | Slave receiver | 30 | 70 | \% |
| $\mathrm{t}_{\mathrm{v} \text { (WS) }}$ | WS valid time | Master mode | - | 15 | ns |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{WS})$ | WS hold time | Master mode | 11 | - |  |
| $\mathrm{t}_{\text {su( }}$ (WS) | WS setup time | Slave mode | 6 | - |  |
| $\mathrm{t}_{\mathrm{h}}$ (WS) | WS hold time | Slave mode | 2 | - |  |
| $\mathrm{t}_{\text {su(SD_MR) }}$ | Data input setup time | Master receiver | 0 | - |  |
| $\mathrm{t}_{\text {su(SD_SR) }}$ |  | Slave receiver | 6.5 | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (SD_MR) }}$ | Data input hold time | Master receiver | 18 | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (SD_SR) }}$ |  | Slave receiver | 15.5 | - |  |
| $\mathrm{t}_{\mathrm{v} \text { (SD_ST) }}$ | Data output valid time | Slave transmitter (after enable edge) | - | 77 |  |
| $\mathrm{t}_{\mathrm{v} \text { (SD_MT) }}$ |  | Master transmitter (after enable edge) | - | 8 |  |
| $\mathrm{t}_{\mathrm{h} \text { (SD_ST) }}$ | Data output hold time | Slave transmitter (after enable edge) | 18 | - |  |
| $\mathrm{t}_{\text {(SD_MT) }}$ |  | Master transmitter (after enable edge) | 1.5 | - |  |

1. Guaranteed by characterization results.
2. $256 x$ Fs maximum value is equal to the maximum clock frequency.

Note: $\quad$ Refer to the I2S section of the product reference manual for more details about the sampling frequency (Fs), $f_{M C K}, f_{C K}$ and $D_{C K}$ values. These values reflect only the digital peripheral behavior, source clock precision might slightly change them. DCK depends mainly on the ODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.

Figure 37. ${ }^{2}$ S slave timing diagram (Philips protocol) ${ }^{(1)}$


1. Measurement points are done at CMOS levels: $0.3 \times V_{D D}$ and $0.7 \times V_{D D}$.
2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

Figure 38. $\mathrm{I}^{2}$ S master timing diagram (Philips protocol) ${ }^{(1)}$


1. Guaranteed by characterization results.
2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at www.st.com. ECOPACK is an ST trademark.

### 7.1 LQFP100 package information

Figure 39. LQFP100-100-pin, $14 \times 14$ mm low-profile quad flat package outline


1. Drawing is not to scale. Dimensions are in millimeters.

Table 75. LQPF100-100-pin, $14 \times 14 \mathrm{~mm}$ low-profile quad flat package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |

Table 75. LQPF100-100-pin, $14 \times 14 \mathrm{~mm}$ low-profile quad flat package mechanical data (continued)

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | 15.800 | 16.000 | 16.200 | 0.6220 | 0.6299 | 0.6378 |
| D1 | 13.800 | 14.000 | 14.200 | 0.5433 | 0.5512 | 0.5591 |
| D3 | - | 12.000 | - | - | 0.4724 | - |
| E | 15.800 | 16.000 | 16.200 | 0.6220 | 0.6299 | 0.6378 |
| E1 | 13.800 | 14.000 | 14.200 | 0.5433 | 0.5512 | 0.5591 |
| E3 | - | 12.000 | - | - | 0.4724 | - |
| e | - | 0.500 | - | - | 0.0197 | - |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| k | $0.0^{\circ}$ | $3.5^{\circ}$ | $7.0^{\circ}$ | $0.0^{\circ}$ | $3.5^{\circ}$ | $7.0^{\circ}$ |
| ccc | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits

Figure 40. LQFP100-100-pin, $14 \times 14$ mm low-profile quad flat recommended footprint


1. Dimensions are expressed in millimeters.

## Device marking for LQFP100

The following figure gives an example of topside marking versus pin 1 position identifier location.
The printed markings may differ depending on the supply chain.
Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Figure 41. LQFP100 marking example (package top view)


1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

### 7.2 UFBGA100 package information

Figure 42. UFBGA100-100-pin, $7 \times 7 \mathrm{~mm}, 0.50 \mathrm{~mm}$ pitch, ultra fine pitch ball grid array package outline


1. Drawing is not to scale.

Table 76. UFBGA100-100-pin, $7 \times 7 \mathrm{~mm}, 0.50 \mathrm{~mm}$ pitch, ultra fine pitch ball grid array package mechanical data

| Symbol | millimeters |  |  | inches ${ }^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| A | - | - | 0.600 | - | - | 0.0236 |
| A1 | - | - | 0.110 | - | - | 0.0043 |
| A2 | - | 0.450 | - | - | 0.0177 | - |
| A3 | - | 0.130 | - | - | 0.0051 | 0.0094 |
| A4 | - | 0.320 | - | - | 0.0126 | - |
| b | 0.240 | 0.290 | 0.340 | 0.0094 | 0.0114 | 0.0134 |
| D | 6.850 | 7.000 | 7.150 | 0.2697 | 0.2756 | 0.2815 |
| D1 | - | 5.500 | - | - | 0.2165 | - |
| E | 6.850 | 7.000 | 7.150 | 0.2697 | 0.2756 | 0.2815 |
| E1 | - | 5.500 | - | - | 0.2165 | - |
| e | - | 0.500 | - | - | 0.0197 | - |
| Z | - | 0.750 | - | - | 0.0295 | - |

Table 76. UFBGA100-100-pin, $7 \times 7 \mathrm{~mm}, 0.50 \mathrm{~mm}$ pitch, ultra fine pitch ball grid array package mechanical data (continued)

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| ddd | - | - | 0.080 | - | - | 0.0031 |
| eee | - | - | 0.150 | - | - | 0.0059 |
| fff | - | - | 0.050 | - | - | 0.0020 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 43. UFBGA100-100-pin, $7 \times 7 \mathrm{~mm}, 0.50 \mathrm{~mm}$ pitch, ultra fine pitch ball grid array package recommended footprint


A0C2_FP_V1
Table 77. UFBGA100 recommended PCB design rules ( 0.5 mm pitch BGA)

| Dimension | Recommended values |
| :--- | :--- |
| Pitch | 0.5 |
| Dpad | 0.280 mm |
| Dsm | 0.370 mm typ. (depends on the soldermask <br> registration tolerance) |
| Stencil opening | 0.280 mm |
| Stencil thickness | Between 0.100 mm and 0.125 mm |

### 7.3 LQFP64 package information

Figure 44. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package outline


1. Drawing is not to scale.

Table 78. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | - | 12.000 | - | - | 0.4724 | - |
| D1 | - | 10.000 | - | - | 0.3937 | - |
| D3 | - | 7.500 | - | - | 0.2953 | - |
| E | - | 12.000 | - | - | 0.4724 | - |
| E1 | - | 10.000 | - | - | 0.3937 | - |

Table 78. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package mechanical data (continued)

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| E3 | - | 7.500 | - | - | 0.2953 | - |
| e | - | 0.500 | - | - | 0.0197 | - |
| K | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| ccc | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 45. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat recommended footprint


1. Dimensions are expressed in millimeters.

## Device marking for LQFP64

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.
Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Figure 46. LQFP64 marking example (package top view)


1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

### 7.4 UFBGA64 package information

Figure 47. UFBGA64-64-ball, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch ultra profile fine pitch ball grid array package outline


1. Drawing is not to scale.

Table 79. UFBGA64-64-ball, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch ultra profile fine pitch ball grid array package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | 0.460 | 0.530 | 0.600 | 0.0181 | 0.0209 | 0.0236 |
| A1 | 0.050 | 0.080 | 0.110 | 0.0020 | 0.0031 | 0.0043 |
| A2 | 0.400 | 0.450 | 0.500 | 0.0157 | 0.0177 | 0.0197 |
| A3 | 0.080 | 0.130 | 0.180 | 0.0031 | 0.0051 | 0.0071 |
| A4 | 0.270 | 0.320 | 0.370 | 0.0106 | 0.0126 | 0.0146 |
| b | 0.170 | 0.280 | 0.330 | 0.0067 | 0.0110 | 0.0130 |
| D | 4.850 | 5.000 | 5.150 | 0.1909 | 0.1969 | 0.2028 |
| D1 | 3.450 | 3.500 | 3.550 | 0.1358 | 0.1378 | 0.1398 |
| E | 4.850 | 5.000 | 5.150 | 0.1909 | 0.1969 | 0.2028 |
| E1 | 3.450 | 3.500 | 3.550 | 0.1358 | 0.1378 | 0.1398 |
| e | - | 0.500 | - | - | 0.0197 | - |
| F | 0.700 | 0.750 | 0.800 | 0.0276 | 0.0295 | 0.0315 |

Table 79. UFBGA64 - 64-ball, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch ultra profile fine pitch ball grid array package mechanical data (continued)

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| ddd | - | - | 0.080 | - | - | 0.0031 |
| eee | - | - | 0.150 | - | - | 0.0059 |
| fff | - | - | 0.050 | - | - | 0.0020 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 48. UFBGA64-64-ball, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch ultra profile fine pitch ball grid array package recommended footprint


Table 80. UFBGA64 recommended PCB design rules ( 0.5 mm pitch BGA)

| Dimension | Recommended values |
| :--- | :--- |
| Pitch | 0.5 |
| Dpad | 0.280 mm |
| Dsm | 0.370 mm typ. (depends on the soldermask <br> registration tolerance $)$ |
| Stencil opening | 0.280 mm |
| Stencil thickness | Between 0.100 mm and 0.125 mm |
| Pad trace width | 0.100 mm |

### 7.5 TFBGA64 package information

Figure 49. TFBGA64 - 64-ball, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch thin profile fine pitch ball grid array package outline


1. Drawing is not to scale.

Table 81. TFBGA64-64-ball, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch thin profile fine pitch ball grid array package outline

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.200 | - | - | 0.0472 |
| A1 | 0.150 | - | - | 0.0059 | - | - |
| A2 | - | 0.200 | - | - | 0.0079 | - |
| A4 | - | - | 0.600 | - | - | 0.0236 |
| b | 0.250 | 0.300 | 0.350 | 0.0098 | 0.0118 | 0.0138 |
| D | 4.850 | 5.000 | 5.150 | 0.1909 | 0.1969 | 0.2028 |
| D1 | - | 3.500 | - | - | 0.1378 | - |
| E | 4.850 | 5.000 | 5.150 | 0.1909 | 0.1969 | 0.2028 |
| E1 | - | 3.500 | - | - | 0.1378 | - |
| e | - | 0.500 | - | - | 0.0197 | - |
| F | - | 0.750 | - | - | 0.0295 | - |

Table 81. TFBGA64 - 64-ball, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch thin profile fine pitch ball grid array package outline (continued)

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| ddd | - | - | 0.080 | - | - | 0.0031 |
| eee | - | - | 0.150 | - | - | 0.0059 |
| fff | - | - | 0.050 | - | - | 0.0020 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 50. TFBGA64-64-ball, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch, thin profile fine pitch ball ,grid array recommended footprint


Table 82. TFBGA64 recommended PCB design rules ( 0.5 mm pitch BGA)

| Dimension | Recommended values |
| :--- | :--- |
| Pitch | 0.5 |
| Dpad | 0.280 mm |
| Dsm | 0.370 mm typ. (depends on the soldermask <br> registration tolerance) |
| Stencil opening | 0.280 mm |
| Stencil thickness | Between 0.100 mm and 1.125 mm |
| Pad trace width | 0.100 mm |

## Device marking for TFBGA64

The following figure gives an example of topside marking versus ball A 1 position identifier location.
The printed markings may differ depending on the supply chain.
Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Figure 51. TFBGA64 marking example (package top view)


1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

### 7.6 WLCSP49 package information

Figure 52. WLCSP49-49-pin, $3.294 \times 3.258 \mathrm{~mm}$, 0.4 mm pitch wafer level chip scale package outline



Side view


Bottom view

Front view

1. Drawing is not to scale.

Table 83. WLCSP49-49-pin, $3.294 \times 3.258 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch wafer level chip scale package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | 0.525 | 0.555 | 0.585 | 0.0207 | 0.0219 | 0.0230 |
| A1 | - | 0.175 | - | - | 0.0069 | - |
| A2 | - | 0.380 | - | - | 0.0150 | - |
| A3 $^{(2)}$ | - | 0.025 | - | - | 0.0010 | - |
| b $^{(3)}$ | 0.220 | 0.250 | 0.280 | 0.0087 | 0.0098 | 0.0110 |
| D | 3.259 | 3.294 | 3.329 | 0.1283 | 0.1297 | 0.1311 |
| E | 3.223 | 3.258 | 3.293 | 0.1269 | 0.1283 | 0.1296 |
| e | - | 0.400 | - | - | 0.0157 | - |
| e1 | - | 2.400 | - | - | 0.0945 | - |
| e2 | - | 2.400 | - | - | 0.0945 | - |
| F | - | 0.447 | - | - | 0.0176 | - |
| G | - | 0.429 | - | - | 0.0169 | - |
| aaa | - | - | 0.100 | - | - | 0.0039 |
| bbb | - | - | 0.100 | - | - | 0.0039 |
| ccc | - | - | 0.100 | - | - | 0.0039 |
| ddd | - | - | 0.050 | - | - | 0.0020 |
| eee | - | - | 0.050 | - | - | 0.0020 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.
2. Back side coating
3. Dimension is measured at the maximum bump diameter parallel to primary datum $Z$.

Figure 53. WLCSP49-49-pin, $3.294 \times 3.258 \mathrm{~mm}$, 0.4 mm pitch wafer level chip scale recommended footprint


Table 84. WLCSP49 recommended PCB design rules ( 0.4 mm pitch)

| Dimension | Recommended values |
| :--- | :--- |
| Pitch | 0.4 |
| Dpad | $260 \mu \mathrm{~m}$ max. (circular) |
|  | $220 \mu \mathrm{~m}$ recommended |
| Dsm | $300 \mu \mathrm{~m}$ min. (for $260 \mu \mathrm{~m}$ diameter pad) |
| PCB pad design | Non-solder mask defined via underbump allowed. |

## Device marking for WLCSP49

The following figure gives an example of topside marking versus ball A 1 position identifier location.

The printed markings may differ depending on the supply chain.
Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Figure 54. WLCSP49 marking example (package top view)


MSv39398V1

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

### 7.7 LQFP48 package information

Figure 55. LQFP48-48-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat package outline


1. Drawing is not to scale.

Table 85. LQFP48-48-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | 8.800 | 9.000 | 9.200 | 0.3465 | 0.3543 | 0.3622 |
| D1 | 6.800 | 7.000 | 7.200 | 0.2677 | 0.2756 | 0.2835 |
| D3 | - | 5.500 | - | - | 0.2165 | - |
| E | 8.800 | 9.000 | 9.200 | 0.3465 | 0.3543 | 0.3622 |
| E1 | 6.800 | 7.000 | 7.200 | 0.2677 | 0.2756 | 0.2835 |
| E3 | - | 5.500 | - | - | 0.2165 | - |
| e | - | 0.500 | - | - | 0.0197 | - |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| k | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |
| ccc | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 56. LQFP48-48-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat recommended footprint


1. Dimensions are expressed in millimeters.

## Device marking for LQFP48

The following figure gives an example of topside marking versus pin 1 position identifier location.
The printed markings may differ depending on the supply chain.
Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Figure 57. LQFP48 marking example (package top view)


1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

### 7.8 UFQFPN48 package information

Figure 58. UFQFPN48-48 leads, $7 \times 7 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch, ultra thin fine pitch quad flat package outline


1. Drawing is not to scale.
2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
3. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

Table 86. UFQFPN48-48 leads, $7 \times 7 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch, ultra thin fine pitch quad flat package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | 0.500 | 0.550 | 0.600 | 0.0197 | 0.0217 | 0.0236 |
| A1 | 0.000 | 0.020 | 0.050 | 0.0000 | 0.0008 | 0.0020 |
| D | 6.900 | 7.000 | 7.100 | 0.2717 | 0.2756 | 0.2795 |
| E | 6.900 | 7.000 | 7.100 | 0.2717 | 0.2756 | 0.2795 |
| D2 | 5.500 | 5.600 | 5.700 | 0.2165 | 0.2205 | 0.2244 |
| E2 | 5.500 | 5.600 | 5.700 | 0.2165 | 0.2205 | 0.2244 |
| L | 0.300 | 0.400 | 0.500 | 0.0118 | 0.0157 | 0.0197 |
| T | - | 0.152 | - | - | 0.0060 | - |
| b | 0.200 | 0.250 | 0.300 | 0.0079 | 0.0098 | 0.0118 |
| e | - | 0.500 | - | - | 0.0197 | - |
| ddd | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 59. UFQFPN48-48 leads, $7 \times 7 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch, ultra thin fine pitch quad flat package recommended footprint


1. Dimensions are expressed in millimeters.

## Device marking for UFQFPN48

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.
Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Figure 60. UFQFPN48 marking example (package top view)


1. Parts marked as "ES", " $E$ " or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

### 7.9 LQFP32 package information

Figure 61. LQFP32-32-pin, $7 \times 7$ mm low-profile quad flat package outline


1. Drawing is not to scale.

Table 87. LQFP32-32-pin, $7 \times 7$ mm low-profile quad flat package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.300 | 0.370 | 0.450 | 0.0118 | 0.0146 | 0.0177 |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | 8.800 | 9.000 | 9.200 | 0.3465 | 0.3543 | 0.3622 |
| D1 | 6.800 | 7.000 | 7.200 | 0.2677 | 0.2756 | 0.2835 |
| D3 | - | 5.600 | - | - | 0.2205 | - |
| E | 8.800 | 9.000 | 9.200 | 0.3465 | 0.3543 | 0.3622 |
| E1 | 6.800 | 7.000 | 7.200 | 0.2677 | 0.2756 | 0.2835 |
| E3 | - | 5.600 | - | - | 0.2205 | - |
| e | - | 0.800 | - | - | 0.0315 | - |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| k | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |
| ccc | - | - | 0.100 | - | - | 0.0039 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 62. LQFP32-32-pin, $7 \times 7$ mm low-profile quad flat recommended footprint


1. Dimensions are expressed in millimeters.

## Device marking for LQFP32

The following figure gives an example of topside marking versus pin 1 position identifier location.
The printed markings may differ depending on the supply chain.
Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Figure 63. LQFP32 marking example (package top view)


1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

### 7.10 UFQFPN32 package information

Figure 64. UFQFPN32-32-pin, $5 \times 5 \mathrm{~mm}$, 0.5 mm pitch ultra thin fine pitch quad flat package outline


1. Drawing is not to scale.
2. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this backside pad to PCB ground.

Table 88. UFQFPN32-32-pin, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch ultra thin fine pitch quad flat package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | 0.500 | 0.550 | 0.600 | 0.0197 | 0.0217 | 0.0236 |
| A1 | - | - | 0.050 | - | - | 0.0020 |
| A3 | - | 0.152 | - | - | 0.0060 | - |
| b | 0.180 | 0.230 | 0.280 | 0.0071 | 0.0091 | 0.0110 |
| D | 4.900 | 5.000 | 5.100 | 0.1929 | 0.1969 | 0.2008 |
| D1 | 3.400 | 3.500 | 3.600 | 0.1339 | 0.1378 | 0.1417 |
| D2 | 3.400 | 3.500 | 3.600 | 0.1339 | 0.1378 | 0.1417 |
| E | 4.900 | 5.000 | 5.100 | 0.1929 | 0.1969 | 0.2008 |
| E1 | 3.400 | 3.500 | 3.600 | 0.1339 | 0.1378 | 0.1417 |
| E2 | 3.400 | 3.500 | 3.600 | 0.1339 | 0.1378 | 0.1417 |
| e | - | 0.500 | - | - | 0.0197 | - |
| L | 0.300 | 0.400 | 0.500 | 0.0118 | 0.0157 | 0.0197 |
| ddd | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 65. UFQFPN 32 - 32-pin, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch ultra thin fine pitch quad flat recommended footprint


A0B8_FP_V2

1. Dimensions are expressed in millimeters.

## Device marking for UFQFPN32

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.
Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Figure 66. UFQFPN32 marking example (package top view)


1. Parts marked as "ES", " $E$ " or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

### 7.11 Thermal characteristics

The maximum chip-junction temperature, $T_{J}$ max, in degrees Celsius, may be calculated using the following equation:
$T_{J} \max =T_{A} \max +\left(P_{D} \max \times \Theta_{J A}\right)$
Where:

- $\quad \mathrm{T}_{\mathrm{A}}$ max is the maximum ambient temperature in ${ }^{\circ} \mathrm{C}$,
- $\quad \Theta_{\mathrm{JA}}$ is the package junction-to-ambient thermal resistance, in ${ }^{\circ} \mathrm{C} / \mathrm{W}$,
- $P_{D} \max$ is the sum of $P_{I N T} \max$ and $P_{I / O} \max \left(P_{D} \max =P_{I N T} \max +P_{I / O} m a x\right)$,
- $\quad P_{I N T}$ max is the product of $I_{D D}$ and $V_{D D}$, expressed in Watts. This is the maximum chip internal power.
$\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ max represents the maximum power dissipation on output pins where:
$\mathrm{P}_{\mathrm{I} / \mathrm{O}} \max =\Sigma\left(\mathrm{V}_{\mathrm{OL}} \times \mathrm{l}_{\mathrm{OL}}\right)+\Sigma\left(\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OH}}\right) \times \mathrm{l}_{\mathrm{OH}}\right)$,
taking into account the actual $\mathrm{V}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}} / \mathrm{I}_{\mathrm{OH}}$ of the $\mathrm{I} / \mathrm{Os}$ at low and high level in the application.

Table 89. Thermal characteristics

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\Theta_{J A}$ | Thermal resistance junction-ambient UFQFPN32-5 x $5 \mathrm{~mm} / 0.5 \mathrm{~mm}$ pitch | 36 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | Thermal resistance junction-ambient LQFP32-7 x $7 \mathrm{~mm} / 0.8 \mathrm{~mm}$ pitch | 60 |  |
|  | Thermal resistance junction-ambient LQFP48-7 x $7 \mathrm{~mm} / 0.5 \mathrm{~mm}$ pitch | 54 |  |
|  | Thermal resistance junction-ambient UFQFPN48-7x7mm / 0.5 mm pitch | 28 |  |
|  | Thermal resistance junction-ambient WLCSP49-0.4 mm pitch | 48 |  |
|  | Thermal resistance junction-ambient TFBGA64-5 x $5 \mathrm{~mm} / 0.5 \mathrm{~mm}$ pitch | 64 |  |
|  | Thermal resistance junction-ambient UFBGA64-5 x $5 \mathrm{~mm} / 0.5 \mathrm{~mm}$ pitch | 65 |  |
|  | Thermal resistance junction-ambient LQFP64-10 x $10 \mathrm{~mm} / 0.5 \mathrm{~mm}$ pitch | 46 |  |
|  | Thermal resistance junction-ambient 28 LQFP100-14 x $14 \mathrm{~mm} / 0.5 \mathrm{~mm}$ pitch | 41 |  |
|  | Thermal resistance junction-ambient UFBGA100-7 x $7 \mathrm{~mm} / 0.5 \mathrm{~mm}$ pitch | 57 |  |

Figure 67. Thermal resistance


### 7.11.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

## 8 Ordering information

Example:
Device family
STM32 = Arm-based 32-bit microcontroller
Product type
L = Low power
Device subfamily
071 = Access line
Pin count
$\mathrm{K}=32$ pins
$C=48 / 49$ pins
$R=64$ pins
$V=100$ pins
Flash memory size
$8=64$ Kbytes
B $=128$ Kbytes
Z = 192 Kbytes
Package
T = LQFP
H = TFBGA
$I=U F B G A$
U = UFQFPN
$\mathrm{Y}=$ Standard WLCSP pins
Temperature range
$6=$ Industrial temperature range, -40 to $85^{\circ} \mathrm{C}$
7 = Industrial temperature range, -40 to $105^{\circ} \mathrm{C}$
$3=$ Industrial temperature range, -40 to $125^{\circ} \mathrm{C}$
Options
No character $=\mathrm{V}_{\mathrm{DD}}$ range: 1.8 to 3.6 V and BOR enabled
$D=V_{D D}$ range: 1.65 to 3.6 V and $B O R$ disabled
Packing
TR = tape and reel
No character = tray or tube
For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

## $9 \quad$ Revision history

Table 90. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 02-Sep-2015 | 1 | Initial release |
| 26-Oct-2015 | 2 | Changed confidentiality level to public. <br> Updated datasheet status to "production data". <br> Modified ultra-low-power platform features on cover page. <br> In Table 15: STM32L071xxx pin definition: <br> - changed pin name to VDDIO2 for the following pins: UFQFPN32 pin 24, LQFP48 pin 36, LQFP64 pin 48, UFBGA64 pin E5, WLCSP49 pin A1, LQFP100 pin 75 and UFBGA100 pin G11. <br> - Added note related to UFQFPN32. <br> In Section 6: Electrical characteristics, updated notes related to values guaranteed by characterization. <br> Updated $\left\|\Delta \mathrm{V}_{\mathrm{SS}}\right\|$ definition to include $\mathrm{V}_{\mathrm{REF}}$ in Table 22: Voltage characteristics. <br> Updated $\mathrm{f}_{\text {TRIG }}$ and $\mathrm{V}_{\text {AIN }}$ maximum value, added $\mathrm{V}_{\text {REF+ }}$ and $\mathrm{V}_{\text {REF- }}$ in Table 62: ADC characteristics. <br> Added Section : Device marking for LQFP100. <br> Updated Figure 42: UFBGA100-100-pin, $7 \times 7 \mathrm{~mm}, 0.50 \mathrm{~mm}$ pitch, ultra fine pitch ball grid array package outline and Table 75 : <br> LQPF100-100-pin, $14 \times 14 \mathrm{~mm}$ low-profile quad flat package mechanical data. <br> Added Section : Device marking for LQFP100, Section : Device marking for LQFP64, Section : Device marking for TFBGA64 and Section : Device marking for WLCSP49. <br> Updated Figure 60: UFQFPN48 marking example (package top view). |

Table 90. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 22-Mar-2016 | 3 | Updated number of SPIs on cover page and in Table 2: Ultra-lowpower STM32L071xx device features and peripheral counts. <br> Changed minimum comparator supply voltage to 1.65 V on cover page. <br> Added number of fast and standard channels in Section 3.11: Analog-to-digital converter (ADC). <br> Updated Section 3.15.2: Universal synchronous/asynchronous receiver transmitter (USART) and Section 3.15.4: Serial peripheral interface (SPI)/Inter-integrated sound (I2S) to mention the fact that USARTs with synchronous mode feature can be used as SPI master interfaces. <br> Added baudrate allowing to wake up the MCU from Stop mode in Section 3.15.2: Universal synchronous/asynchronous receiver transmitter (USART) and Section 3.15.3: Low-power universal asynchronous receiver transmitter (LPUART). <br> Changed $V_{\text {DDA }}$ minimum value to 1.65 V in Table 25: General operating conditions. <br> Section 6.3.15: 12-bit ADC characteristics: <br> - Table 62: ADC characteristics: <br> Distinction made between $V_{\text {DDA }}$ for fast and standard channels; added note 1. <br> Added note 4. related to $\mathrm{R}_{\mathrm{ADC}}$ - <br> Updated $\mathrm{f}_{\text {TRIG }}$. and $\mathrm{V}_{\text {AIN }}$ maximum value. <br> Updated $\mathrm{t}_{\mathrm{S}}$ and $\mathrm{t}_{\mathrm{CONV}}$. <br> Added $\mathrm{V}_{\text {REF }+}$. <br> - Updated equation 1 description. <br> - Updated Table 63: $R_{\text {AIN }}$ max for $f_{A D C}=16 \mathrm{MHz}$ for $\mathrm{f}_{\text {ADC }}=16 \mathrm{MHz}$ and distinction made between fast and standard channels. <br> Added Table 87: USART/LPUART characteristics. |

Table 90. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 14-Sep-2017 | 4 | Memories and I/Os moved after Core in Features. Table 2: Ultra-low-power STM32L071xx device features and peripheral counts: changed number of USART for LQFP32/UFQFPN32 and added note 3. <br> Removed column "I/O operation" from Table 3: Functionalities depending on the operating power supply range and added note related to GPIO speed. <br> In Section 5: Memory mapping, replaced memory mapping schematic by reference to the reference manual. <br> Update note related to PA11/12 below Figure 3: STM32L071xx LQFP100 pinout, Figure 4: STM32L071xx UFBGA100 ballout, Figure 5: STM32L071xx LQFP64 pinout, Figure 6: STM32L071xx UFBGA64/TFBGA64 ballout, Figure 7: STM32L071xx WLCSP49 ballout, Figure 8: STM32L071xx LQFP48 pinout and Figure 11: STM32L071xx UFQFPN32 pinout. <br> Updated Figure 7: STM32L071xx WLCSP49 ballout. <br> Added mission profile compliance with JEDEC JESD47 in Section 6.2: Absolute maximum ratings. <br> Removed CRS from Table 39: Peripheral current consumption in |
|  |  | Updated minimum and maximum values of I/O weak pull-up equivalent resistor ( $\mathrm{R}_{\mathrm{PU}}$ ) and weak pull-down equivalent resistor $\left(\mathrm{R}_{\mathrm{PD}}\right)$ in Table 58: I/O static characteristics. <br> Updated minimum and maximum values of NRST weak pull-up equivalent resistor $\left(\mathrm{R}_{\mathrm{PU}}\right)$ in Table 61: NRST pin characteristics. Added note 2. related to the position of the external capacitor below Figure 29: Recommended NRST pin protection. <br> Updated $\mathrm{R}_{\text {AIN }}$ in Table 62: ADC characteristics. <br> Updated $\mathrm{t}_{\mathrm{AF}}$ maximum value for range 1 in Table 70: I2C analog filter characteristics. <br> Removed Table 90: USART/LPUART characteristics. <br> NSS timing waveforms updated in Figure 34: SPI timing diagram slave mode and CPHA $=0$ and Figure 35: SPI timing diagram - slave mode and CPHA $=1^{(1)}$. <br> Updated Figure 49: TFBGA64-64-ball, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch thin profile fine pitch ball grid array package outline. <br> Added reference to optional marking or inset/upset marks in all package device marking sections. Updated note below marking schematics. |

Table 90. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 07-May-2018 | 5 | Updated Arm logo and added Arm word mark notice in Section 1: Introduction. <br> Removed Cortex logo. <br> Updated Table 5: Functionalities depending on the working mode (from Run/active down to standby) to change I2C functionality to disabled in Low-power Run and Low-power Sleep modes. <br> Section 4: Pin descriptions: <br> - Changed PC14-OSC_IN into PC14-OSC32_IN in Figure 11: STM32LO71xx UFQFPN32 pinout. <br> - Extended Figure 6 to UFBGA64. <br> - Added UFBGA64 in Table 15: STM32L071xxx pin definition (same pinout as TFBGA64 <br> - Swapped E5 and E6 signals for UFBGA64/TFBGA64. <br> - Changed USARTx_RTS, USARTx_RTS_DE into USARTx_RTS/USARTx_DE, and LPUART1_RTS, LPUART1_RTS_DE into LPUART1_RTS/LPUART1_DE in Table 15: STM32L071xxx pin definition and in all alternate function tables. <br> Updated power dissipation $\left(\mathrm{P}_{\mathrm{D}}\right)$ in Table 25: General operating conditions to add UFBGA64 package. <br> Updated $\mathrm{t}_{\mathrm{AF}}$ maximum value for range 1 in Table 70: I2C analog filter characteristics. <br> Added Section 7.4: UFBGA64 package information. Added UFBGA64 in Table 89: Thermal characteristics and Figure 67: Thermal resistance <br> Updated Figure 64: UFQFPN32-32-pin, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch ultra thin fine pitch quad flat package outline and added note related to exposed pad; updated Table 88: UFQFPN32-32-pin, $5 \times 5 \mathrm{~mm}$, 0.5 mm pitch ultra thin fine pitch quad flat package mechanical data. Updated Figure 49: TFBGA64-64-ball, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch thin profile fine pitch ball grid array package outline, Figure 50: TFBGA64 - 64-ball, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch, thin profile fine pitch ball , grid array recommended footprint and Figure 82: TFBGA64 recommended PCB design rules ( 0.5 mm pitch $B G A$ ). |
| 31-Aug-2018 | 6 | Updated Table 15: STM32L071xxx pin definition. |
| 14-Nov-2019 | 7 | Added UFQFPN48 package. <br> Removed $\mathrm{R}_{10 \mathrm{~K}}$ and $\mathrm{R}_{400 \mathrm{~K}}$ from Table 67: Comparator 1 characteristics. <br> Updated paragraph introducing all package marking schematics to add the new sentence "The printed markings may differ depending on the supply chain." |

## IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2019 STMicroelectronics - All rights reserved


[^0]:    a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

[^1]:    1. Guaranteed by characterization results at $125^{\circ} \mathrm{C}$, unless otherwise specified.
