

STB20N95K5, STF20N95K5, STP20N95K5, STW20N95K5

N-channel 950 V, 0.275 Ω typ., 17.5 A MDmesh[™] K5 Power MOSFETs in D²PAK, TO-220FP, TO-220 and TO-247

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ID	Ртот
STB20N95K5	950 V		47.5.4	250 W
STF20N95K5		0.000.0		40 W
STP20N95K5		0.330 Ω	17.5 A	250 W
STW20N95K5				250 W

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

These very high voltage N-channel Power MOSFETs are designed using MDmesh[™] K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STB20N95K5		D²PAK	Tape and reel
STF20N95K5	2010516	TO-220FP	
STP20N95K5	20N95K5	TO-220	Tube
STW20N95K5		TO-247	

January 2017

DocID16825 Rev 5

www.st.com

This is information on a product in full production.

Contents

Contents 1 2 2.1 3 Test circuits9 4 Package information10 4.1 D²PAK package information......10 4.2 TO-220FP package information13 4.3 TO-220 type A package information......15 4.4 4.5 5 Revision history21



1 Electrical ratings

		Value		
Symbol Parameter		D²PAK TO-220 TO-247	TO-220FP	Unit
Vgs	Gate-source voltage	±30		V
ID	Drain current (continuous) at T _C = 25 °C	17.5		А
ID	Drain current (continuous) at T _c = 100 °C	11		А
ID ⁽¹⁾	Drain current (pulsed)	70		А
Ртот	Total dissipation at $T_c = 25 \ ^{\circ}C$	250 40		W
ESD	Gate-source human body model (R= 1,5 k Ω , C = 100 pF)	2		kV
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; $T_c = 25 \ ^{\circ}C$)	2500		V
dv/dt (2)	Peak diode recovery voltage slope	6		
dv/dt (3)	MOSFET dv/dt ruggedness	50		V/ns
Tj	Operating junction temperature range			°C
T _{stg}	Storage temperature range	-55 to 150)	-C

Table 2: Absolute maximum ratings

Notes:

 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Pulse}}$ width limited by safe operating area.

 $^{(2)}I_{SD} \leq$ 17.5 A, di/dt \leq 100 A/µs; V_{DS} peak \leq V(BR)DSS $^{(3)}V_{DS} \leq$ 760 V

Table 3: Thermal data

Symbol	Parameter	Value				Unit
Symbol	Farameter	D ² PAK	TO-220	TO-247	TO-220FP	Unit
R _{thj-case}	Thermal resistance junction-case		0.5		3.1	
R _{thj-amb}	Thermal resistance junction-ambient	62.5 50 62.5		62.5	°C/W	
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	30				

Notes:

 $^{(1)}$ When mounted on 1 inch² FR-4 board, 2 Oz Cu.

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit	
lar	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax} .)			
Eas	Single pulse avalanche energy (starting $T_j = 25 \text{ °C}$, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	200	mJ	



2 Electrical characteristics

 $T_C = 25$ °C unless otherwise specified

Table 5: On/off-state							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V _{(BR)DSS}	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	950			V	
		$V_{GS} = 0 V, V_{DS} = 950 V$			1	μA	
loss	Zero-gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 950 V$ $T_{C} = 125 \ ^{\circ}C^{(1)}$			50	μA	
lgss	Gate body leakage current	$V_{DS} = 0 V$, $V_{GS} = \pm 20 V$			±10	μA	
V _{GS(th)}	Gate threshold voltage	V_{DS} = V_{GS} , I_D = 100 μ A	3	4	5	V	
RDS(on)	Static drain-source on-resistance	$V_{GS}=10~V,~I_{D}=9~A$		0.275	0.330	Ω	

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1550	-	pF
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V	-	140	-	pF
Crss	Reverse transfer capacitance	100 - 0 1	-	1	-	pF
Co(er) ⁽¹⁾	Equivalent capacitance energy related	$V_{GS} = 0 V, V_{DS} = 0 to$	-	65	-	pF
Co(tr) ⁽²⁾	Equivalent capacitance time related	760 V		178	-	рF
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}$, $I_D = 0 \text{ A}$	-	3.5	-	Ω
Qg	Total gate charge	V _{DD} = 760 V,	-	48	-	nC
Qgs	Gate-source charge	Gate-source charge I _D = 17.5 A		9	-	nC
Q_{gd}	Gate-drain charge	V _{GS} = 10 V (see Figure 20: "Test circuit for gate charge behavior")	-	32.5	-	nC

Table 6: Dynamic

Notes:

 $^{(1)}C_{o(er)}$ is a constant capacitance value that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

 $^{(2)}C_{0(tr)}$ is a constant capacitance value that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .



STB20N95K5, STF20N95K5, STP20N95K5, STW20N95K5

Electrical characteristics

	Table 7: Switching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
t _{d(on)}	Turn-on delay time	V_{DD} = 475 V, I_D = 9 A, R_G = 4.7 Ω	-	18	-	ns		
tr	Rise time	V _{GS} = 10 V	-	9	-	ns		
t _{d(off)}	Turn-off delay time	(see Figure 19: "Test circuit for resistive load switching times" and Figure 24: "Switching time waveform")		65	-	ns		
t _f	Fall time		-	18	-	ns		

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		17.5	А
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		70	А
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 17.5 A, V _{GS} = 0 V	-		1.5	V
trr	Reverse recovery time	I _{SD} = 17.5 A, di/dt = 100 A/µs,	-	513		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 21: "Test circuit for	-	12		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	46		А
t _{rr}	Reverse recovery time	I _{SD} = 17.5 A, di/dt = 100 A/µs		670		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see Figure 21: "Test circuit for	-	15		μC
Irrm	Reverse recovery current	inductive load switching and diode recovery times")		44		А

Notes:

⁽¹⁾Pulse width limited by safe operating area

 $^{(2)}\text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%


Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(\text{BR})\text{GSO}}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



2.1 Electrical characteristics (curves)






6/22


DocID16825 Rev 5




STB20N95K5, STF20N95K5, STP20N95K5, STW20N95K5

Electrical characteristics










57


Electrical characteristics

STB20N95K5, STF20N95K5, STP20N95K5, STW20N95K5












DocID16825 Rev 5




3 Test circuits










In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 D²PAK package information






10/22

STB20N95K5, STF20N95K5, STP20N95K5, STW20N95K5

Package information

Table 10: D²PAK (TO-263) type A package mechanical data						
Dim.		mm				
Dini.	Min.	Тур.	Max.			
A	4.40		4.60			
A1	0.03		0.23			
b	0.70		0.93			
b2	1.14		1.70			
С	0.45		0.60			
c2	1.23		1.36			
D	8.95		9.35			
D1	7.50	7.75	8.00			
D2	1.10	1.30	1.50			
E	10		10.40			
E1	8.50	8.70	8.90			
E2	6.85	7.05	7.25			
е		2.54				
e1	4.88		5.28			
Н	15		15.85			
J1	2.49		2.69			
L	2.29		2.79			
L1	1.27		1.40			
L2	1.30		1.75			
R		0.4				
V2	0°		8°			





STB20N95K5, STF20N95K5, STP20N95K5, STW20N95K5





Figure 26: D²PAK (TO-263) recommended footprint (dimensions are in mm)



TO-220FP package information 4.2



DocID16825 Rev 5

57


STB20N95K5, STF20N95K5, STP20N95K5, Table 11: TO-220FP package mechanical data

Table 11: TO-220FP package mechanical data						
Dim.		mm				
Din.	Min.	Тур.	Max.			
A	4.4		4.6			
В	2.5		2.7			
D	2.5		2.75			
E	0.45		0.7			
F	0.75		1			
F1	1.15		1.70			
F2	1.15		1.70			
G	4.95		5.2			
G1	2.4		2.7			
Н	10		10.4			
L2		16				
L3	28.6		30.6			
L4	9.8		10.6			
L5	2.9		3.6			
L6	15.9		16.4			
L7	9		9.3			
Dia	3		3.2			



4.3 TO-220 type A package information

Figure 28: TO-220 type A package outline



DocID16825 Rev 5

57


STB20N95K5, STF20N95K5, STP20N95K5, STW20N95K5

Table 12: TO-220 type A mechanical data				
Dim.	mm			
	Min.	Тур.	Max.	
A	4.40		4.60	
b	0.61		0.88	
b1	1.14		1.55	
с	0.48		0.70	
D	15.25		15.75	
D1		1.27		
E	10.00		10.40	
е	2.40		2.70	
e1	4.95		5.15	
F	1.23		1.32	
H1	6.20		6.60	
J1	2.40		2.72	
L	13.00		14.00	
L1	3.50		3.93	
L20		16.40		
L30		28.90		
øP	3.75		3.85	
Q	2.65		2.95	

Table 12: TO-220 type A mechanical data



4.4 TO-247 package information




57

STB20N95K5, STF20N95K5, STP20N95K5, Table 13: TO-247 package mechanical data

Table 13: TO-247 package mechanical data				
Dim.	mm			
	Min.	Тур.	Max.	
A	4.85		5.15	
A1	2.20		2.60	
b	1.0		1.40	
b1	2.0		2.40	
b2	3.0		3.40	
с	0.40		0.80	
D	19.85		20.15	
E	15.45		15.75	
е	5.30	5.45	5.60	
L	14.20		14.80	
L1	3.70		4.30	
L2		18.50		
ØP	3.55		3.65	
ØR	4.50		5.50	
S	5.30	5.50	5.70	



4.5 D²PAK packing information





STB20N95K5, STF20N95K5, STP20N95K5, STW20N95K5




Table 14: D²PAK tape and reel mechanical data

Таре			Reel		
Dim.	mm		Dim	mm	
	Min.	Max.	Dim.	Min.	Max.
A0	10.5	10.7	А		330
B0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base quantity 1000		1000
P2	1.9	2.1	Bulk quantity 100		1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			



5 Revision history

Table 15: Document revision history

Date	Revision	Changes	
25-Nov-2009	1	First release.	
12-Jan-2010	2	Corrected V _{GS} value in Table 2: Absolute maximum ratings.	
22-Dec-2011	3	Inserted device in D ² PAK. Document status promoted from preliminary data to datasheet. Added: Section 2.1: Electrical characteristics (curves) Updated Section 4: Package mechanical data. Added Section 5: Packaging mechanical data. Minor text changes.	
06-Jun-2012	4	Figure 9: Transfer characteristics has been updated.	
16-Jan-2017	5	Updated title, features, description and schematic diagram in cover page. Minor text changes in Section 1: "Electrical ratings" and Section 2: "Electrical characteristics". Updated Section 2.1: "Electrical characteristics (curves)" Updated package information section.	



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved

