

32MHz, 64-Channel Serial to Parallel Converter with Push-Pull Outputs

Features

- HVCMOS[®] technology
- 5.0V CMS Logic
- Output voltage up to +80V
- Low power level shifting
- 32MHz equivalent data rate
- Latched data outputs
- Foreward and reverse shifting options (DIR pin)
- Diode to VPP allows efficient power recovery
- Outputs may be hot switched
- Hi-Rel processing available

General Description


The HV57708 is a low voltage serial to high voltage parallel converter with push-pull outputs. The device has been designed for use as a driver for EL displays. It can also be used in any application requiring multiple output high voltage current sourcing and sinking capability such

Functional Block Diagram

Note:

as driving plasma panels, vacuum fluorescent displays, or large matrix LCD displays.

The device has 4 parallel 16-bit registers, permitting data rates 4x the speed of one (they are clocked together). There are also 64 latches and control logic to perform the polarity select and blanking of the outputs. $HV_{\mbox{\scriptsize out}}\mathbf{1}$ is connected to the first stage of the first shift register through the polarity and blanking logic. Data is shifted through the shift registers on the logic low to high transition of the clock. The DIR pin causes CCW shifting when connected to GND, and CW shifting when connected to VDD. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register ($HV_{out}64$). Operation of the shift register is not affected by the LE (latch enable), BL (blanking), or the POL (polarity) inputs. Transfer of data from the shift registers to the latches occurs when the LE input is high. The data in the latches is stored when the LE is low.



Each SR (shift register) provides 16 outputs. SR1 supplies every fourth output starting with 1; SR2 supplies every fourth output with 2, etc.

Ordering Information

	Package Options
Device	80-Lead PQFP 20.00x14.00mm body 3.40mm height (max) 0.80mm pitch
HV57708	HV57708PG-G

-G indicates package is RoHS compliant ('Green')

Absolute Maximum Ratings

Parameter	Value
Supply voltage, V _{DD}	-0.5V to +7.5V
Output voltage , $V_{_{PP}}$	-0.5V to +90V
Logic input levels	-0.3V to V $_{\rm DD}$ +0.3V
Ground current ¹	1.5A
Continuous total power dissipation ²	1200mW
Operating temperature range	-40°C to +85°C
Storage temperature range	-65°C to +150°C
Lead temperature ³	260°C


Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Notes:


- 1. Limited by the total power dissipated in the package.
- 2. For operation above 25°C ambient derate linearly to maximum operating temperature at 20mW/°C.
- 3. 1.6mm (1/16inch) from case for 10 seconds.

Supertex of Supertex of Port (Pb) - From

Pin Configuration



Product Marking



80-Lead PQFP (PG)

Recommended Operating Conditions

Sym	Parameter	Min	Max	Units
V _{DD}	Logic supply voltage	4.5	5.5	V
V _{PP}	Output voltage	8.0	80	V
V _{IH}	High-level input voltage	V _{DD} -0.5V	-	V
V _{IL}	Low-level input voltage	0	0.5	V
f _{ськ}	Clock frequency per register	-	8.0	MHz
T _A	Operating free-air temperature	-40	+85	°C

Notes:

Power-up sequence should be the following:

- 1. Apply ground.
- 2. Apply V_{DD}.
- 3. Set all inputs (D_{IN} , CLK, Enable, etc.) to a known state.
- 4. Apply V_{PP}.
- 5. The V_{PP} should not drop below V_{DD} or float during operation.

Power-down sequence should be the reverse of the above.

Sym	Parameter		Min	Max	Units	Conditions
I _{DD}	V _{DD} supply current		-	15	mA	$V_{DD} = V_{DD} \max$, f _{CLK} = 8.0MHz
	High voltage supply of	surront	-	100	μA	Outputs high
I _{PP}	Thigh voltage supply t	unent	-	100	μA	Outputs low
I _{DDQ}	Quiescent V _{DD} supply	v current	-	100	μA	All $V_{IN} = V_{DD}$
V				-	V	I ₀ = -15mA, V _{PP} = +80V
V _{OH}	High level output	Data out	V _{DD} -0.5	-	V	Ι _o = -100μΑ
V	Low level output	HV _{OUT}	-	7.0	V	I ₀ = 12mA, V _{PP} = +80V
V _{OL}		Data out	-	0.5	V	Ι _o = 100μΑ
I _{IH}	High-level logic input	current	-	1.0	μA	$V_{\rm IH} = V_{\rm DD}$
I _{IL}	Low-level logic input	current	-	-1.0	μA	V _{IL} = 0V
V _{oc}	High voltage clamp d	iode	-	1.0	V	I _{oc} = 1.0mA


DC Electrical Characteristics (Over recommended operating conditions unless otherwise noted)

AC Electrical Characteristics ($T_A = 85^{\circ}C$ max. Logic signal inputs and Data inputs have t_r , $t_r \leq 5ns$ [10% and 90% points])


Sym	Parameter	Min	Max	Units	Conditions
f _{ськ}	Clock frequency	-	8.0	MHz	Per register
t _{wL} , t _{wH}	Clock width high or low	62	-	ns	
t _{su}	Data set-up time before clock rises	10	-	ns	
t _H	Data hold time after clock rises	15	-	ns	
t_{on}, t_{off}	Time from latch enable to $\mathrm{HV}_{\mathrm{out}}$	-	500	ns	C _L = 15pF
t _{DHL}	Delay time clock to data high to low	-	70	ns	C _L = 15pF
t _{DLH}	Delay time clock to data low to high	-	70	ns	C _L = 15pF
t _{DLE} *	Delay time clock to \overline{LE} low to high	25	-	ns	
t _{wLE}	LE pulse width	25	-	ns	
t _{sle}	LE set-up time before clock rises	0	-	ns	

* *t*_{DLE} is not required but is recommended to produce stable HV outputs and thus minimize power dissipation and current spikes (allows internal SR output to stabilize).

Input and Output Equivalent Circuits



Switching Waveforms




Function Table

			Inpu	ts	Outputs				
Function	Data	CLK	LE	BL	POL	DIR	Shift Reg	HV Outputs	Data Out
All O/P high	Х	Х	Х	L	L	Х	-	Н	-
All O/P low	Х	Х	Х	L	н	Х	-	L	-
O/P normal	Х	Х	Х	Н	Н	Х	-	No inversion	-
O/P inverted	Х	Х	Х	Н	L	Х	-	Inversion	-
Data falls	L	_^_	Н	Н	н	Х	L	L	-
through	Н	_^_	н	н	н	Х	Н	Н	-
(latches	L	_1_	н	н	L	Х	L	Н	-
transparent)	Н	_1_	н	н	L	Х	Н	L	-
Data stored/	Х	Х	L	н	н	Х	*	Stored Data	-
latches loaded	Х	х	L	Н	L	х	*	Inversion of stored data	-
	D _{I/0} 1-4A	_^_	Н	Н	н	Н	$Q_n \rightarrow Q_{n+1}$	New H or L	D _{I/0} 1-4B
I/O relation	D _{I/0} 1-4A	_^_	L	Н	н	Н	$Q_n \rightarrow Q_{n+1}$	Previous H or L	D _{I/0} 1-4B
	D _{I/0} 1-4B	_^_	L	Н	Н	L	$Q_n \rightarrow Q_{n-1}$	Previous H or L	D _{I/0} 1-4A
	D _{I/0} 1-4B	_^_	Н	Н	Н	L	$Q_n \rightarrow Q_{n-1}$	New H or L	D _{I/0} 1-4A

Note:

* = dependent on previous stage's state. See Pin configuration for DIN and DOUT pin designation for CW and CCW shift.

Shift Register Operation



Pin Function


Pin #	Function	Pin #	Function	Pin #	Function	Pin #	Function
1	HV _{out} 24/41	21	HV _{out} 4/61	41	HV _{out} 64/1	61	HV _{out} 44/21
2	HV _{out} 23/42	22	HV _{OUT} 3/62	42	HV _{out} 63/2	62	HV _{OUT} 43/22
3	HV _{out} 22/43	23	HV _{out} 2/63	43	HV _{out} 62/3	63	HV _{OUT} 42/23
4	ΗV _{ουτ} 21/44	24	HV _{out} 1/64	44	HV _{out} 61/4	64	HV _{out} 41/24
5	HV _{out} 20/45	25	$D_{IN}1/D_{OUT}4(A)$	45	HV _{out} 60/5	65	HV _{out} 40/25
6	ΗV _{ουτ} 19/46	26	$D_{IN}2/D_{OUT}^{}3(A)$	46	HV _{out} 59/6	66	HV _{OUT} 39/26
7	HV _{out} 18/47	27	$D_{IN}3/D_{OUT}^2(A)$	47	HV _{out} 58/7	67	HV _{OUT} 38/27
8	ΗV _{ουτ} 17/48	28	D _{IN} 4/D _{OUT} 1(A)	48	HV _{out} 57/8	68	HV _{OUT} 37/28
9	HV _{out} 16/49	29	LE	49	HV _{out} 56/9	69	HV _{out} 36/29
10	ΗV _{ουτ} 15/50	30	CLK	50	ΗV _{ουτ} 55/10	70	HV _{out} 35/30
11	ΗV _{ουτ} 14/51	31	BL	51	HV _{out} 54/11	71	HV _{out} 34/31
12	HV _{out} 13/52	32	VDD	52	ΗV _{ουτ} 53/12	72	HV _{OUT} 33/32
13	HV _{out} 12/53	33	DIR	53	HV _{OUT} 52/13	73	HV _{OUT} 32/33
14	HV _{out} 11/54	34	GND	54	ΗV _{ουτ} 51/14	74	HV _{OUT} 31/34
15	ΗV _{ουτ} 10/55	35	POL	55	ΗV _{ουτ} 50/15	75	HV _{out} 30/35
16	HV _{out} 9/56	36	$D_{OUT}4/D_{IN}1(B)$	56	HV _{out} 49/16	76	HV _{out} 29/36
17	HV _{OUT} 8/57	37	D _{OUT} 3/D _{IN} 2(B)	57	HV _{out} 48/17	77	HV _{out} 28/37
18	HV _{out} 7/58	38	D _{OUT} 2/D _{IN} 3(B)	58	ΗV _{ουτ} 47/18	78	HV _{out} 27/38
19	HV _{out} 6/59	39	$D_{OUT} 1/D_{IN} 4(B)$	59	HV _{out} 46/19	79	HV _{out} 26/39
20	HV _{OUT} 5/60	40	VPP	60	HV _{OUT} 45/20	80	HV _{out} 25/40

Note:

Pin designation for DIR = H/L. Example: For DIR = H, pin 41 is HV_{out}64. For DIR = L, pin 41 is HV_{out}1. For CW/CCW Shift see function table $Q_N \rightarrow Q_{N+1}$.

6

80-Lead PQFP Package Outline (PG) 20.00x14.00mm body, 3.40mm height (max), 0.80mm pitch, 3.90mm footprint



Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symb	ol	Α	A1	A2	b	D	D1	E	E1	е	L	L1	L2	θ	θ1
Dimen-	MIN	2.80*	0.25	2.55	0.30	23.65*	19.80*	17.65*	13.80*		0.73			0 0	5 °
sion	NOM	-	-	2.80	-	23.90	20.00	17.90	14.00	0.80 BSC	0.88	1.95 REF	0.25 BSC	3.5 ⁰	-
(mm)	MAX	3.40	0.50*	3.05	0.45	24.15*	20.20*	18.15*	14.20*		1.03		200	7 °	16 ⁰

JEDEC Registration MO-112, Variation CB-1, Issue B, Sept. 1995.

* This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.

Drawings not to scale.

Supertex Doc. #: DSPD-80PQFPPG, Version B101708.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2008 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

HV57708PG HV57708PG-M914 HV57708PG-G