



N-channel MOSFET

- High Density Cell Design for Low RDS(ON)
- Voltage Controlled Small Signal Switch
- Small Outline Surface Mount Package
- RoHS compliant / Green EMC

Circuit Diagram



MAXIMUM RATINGS (Ta=25°C unless otherwise noted)

Symbol	Parameter	Value	Unit
V_{DS}	Drain-Source Voltage	60	V
V_{GS}	Gate-Source Voltage	± 20	V
I_D	Drain Current-Continuous	0.34	A
P_D	Power Dissipation	0.15	W
$R_{\theta JA}$	Thermal Resistance From Junction To Ambient	833	$^{\circ}\text{C}/\text{W}$
T_j	Junction Temperature	150	$^{\circ}\text{C}$
T_{stg}	Storage Temperature	-55~+150	$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS @ 25° C Unless Otherwise Specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	60			V
$V_{GS(th)}$	Gate-Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	1.0	1.4	2.5	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=48V, V_{GS}=0V$			1.0	μA
I_{GSS}	Gate-Body Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$			± 10	μA
		$V_{GS}=\pm 10V, V_{DS}=0V$			± 200	nA
		$V_{GS}=\pm 5V, V_{DS}=0V$			± 100	nA
$R_{DS(on)}$	Drain-Source	$V_{GS}=10V, I_D=500mA$		1.3	4.0	Ω

	On-Resistance	$V_{GS}=4.5V, I_D=200mA$		1.4	4.5	
Q_r	Recovered Charge	$V_{GS}=0V, I_S=300mA, V_R=25V$ $di/dt=-100A/\mu s$		30		nC
Dynamic Characteristics						
C_{iss}	Input Capacitance	$V_{DS}=10V, V_{GS}=0V, f=1MHz$			40	pF
C_{oss}	Output Capacitance				30	
C_{rss}	Reverse Transfer Capacitance				10	
Switching Characteristics						
$t_{d(on)}$	Turn-on Delay Time	$V_{DD}=25V, V_{GS}=10V, R_L=250\Omega,$ $R_{GS}=50K, R_{GEN}=25\Omega$			10	nS
$t_{d(off)}$	Turn-off Delay Time				15	
t_{rr}	Reverse Recovery Time	$V_{GS}=0V, I_S=300mA, V_R=25V,$ $di/dt=-100A/\mu s$		30		
Source-Drain Diode Characteristics						
V_{SD}	Diode Forward Voltage	$V_{GS}=0V, I_S=200mA$		0.97	1.5	V

Curve Characteristics

Fig. 1 - Output Characteristics




Fig. 2 - Transfer Characteristics




Fig. 3 - $R_{DS(ON)}-I_D$




Fig. 4 - $R_{DS(ON)}-V_{GS}$




Fig. 5 - I_S-V_{SD}





Fig. 6 - Threshold Voltage



PACKAGE DIMENSIONS

