# High and Low Side Gate Driver, High Performance, 700 V, with 3.5 A Source and 3 A Sink Currents

# NCP51530

NCP51530 is a 700 V high side and low side driver with 3.5 A source & 3 A sink current drive capability for AC–DC power supplies and inverters. NCP51530 offers best in class propagation delay, low quiescent current and low switching current at high frequencies of operation. This device is tailored for highly efficient power supplies operating at high frequencies. NCP51530 is offered in two versions, NCP51530A/B. NCP51530A has a typical 60 ns propagation delay, while NCP51530B has a typical propagation delay of 25 ns. NCP51530 comes in SOIC8 and DFN10 packages.

## Features

- High voltage range: Up to 700 V
- NCP51530A: Typical 60 ns Propagation Delay
- NCP51530B: Typical 25 ns Propagation Delay
- Low Quiescent and Operating Currents
- 15 ns Max Rise and Fall Time
- 3.5 A Source / 3 A Sink Currents
- Under-voltage Lockout for Both Channels
- 3.3 V and 5 V Input Logic Compatible
- High dv/dt Immunity up to 50 V/ns
- Pin to Pin Compatible with Industry Standard Half-bridge ICs.
- Matched Propagation Delay (7 ns Max)
- High Negative Transient Immunity on Bridge Pin
- DFN10 Package Offers Both Improved Creepage and Exposed Pad


#### Applications

- High-density SMPS for Servers, Telecom and Industrial
- Half/Full-bridge & LLC Converters
- Active Clamp Flyback/Forward Converters
- Solar Inverters & Motor Controls
- Electric Power Steering



# **ON Semiconductor®**

#### www.onsemi.com



NCP51530 = Specific Device Code

= A or B version

x A


G

= Assembly Location

WL = Wafer Lot YY = Year


- WW = Work Week
  - = Pb-Free Package

(Note: Microdot may be in either location)



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 22 of this data sheet.



#### Table 1. PIN DESCRIPTION SOIC 8 PACKAGE

Pin Out	Name	Function
1	HIN	High side input
2	LIN	Low side input
3	GND	Ground reference
4	LO	Low side output
5	VCC	Low side and logic supply
6	HB	High side supply return
7	НО	High side output
8	VB	High side voltage supply

### Table 2. PIN DESCRIPTION DFN10 PACKAGE

Pin Out	Name	Function
1	VCC	Low side and logic supply
2	HIN	High side input
3	LIN	Low side input
4	GND	Ground reference
5	GND	Ground reference
6	LO	Low side output
7	NC	No Connect
8	HB	High side supply return
9	НО	High side output
10	VB	High side voltage supply




Figure 1. Simplified Applications Schematic for a Half-Bridge Converter (SOIC8)




Figure 2. Simplified Applications Schematic for a Full Bridge Converter (DFN 10)




Figure 3. Internal Block Diagram for NCP51530

Table 3. ABSOLUTE MAXIMUM RATINGS All voltages are referenced to GND pin.

Rating	Symbol	Value	Unit
Input voltage range	V <sub>CC</sub>	-0.3 to 20	V
High side boot pin voltage	V <sub>B</sub>	–0.3 to 720	V
High side floating voltage	V <sub>B</sub> –V <sub>HB</sub>	-0.3 to 20	V
High side drive output voltage	V <sub>HO</sub>	$V_{HB}{-}0.3$ to $V_B{+}0.3$	V
Low side drive output voltage	V <sub>LO</sub>	-0.3 to V <sub>CC</sub> + 0.3	V
Allowable hb slew rate	dV <sub>HB</sub> /dt	50	V/ns
Drive input voltage	V <sub>LIN</sub> , V <sub>HIN</sub>	–5 to V <sub>CC</sub> + 0.3	V
Junction temperature	T <sub>J(MAX)</sub>	150°	С
Storage temperature range	T <sub>STG</sub>	–55° to 150°	С
ESD Capability (Note 1) Human Body Model per JEDEC Standard JESD22-A114E. Charge Device Model per JEDEC Standard JESD22-C101E.		4000 1000	V
Lead Temperature Soldering Reflow (SMD Styles ONLY), Pb-Free Versions (Note 2)		260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 This device series incorporates ESD protection and is tested by the following methods. ESD Human Body Model tested per AEC-Q100-002(EIA/JESD22-A114)

ESD Charged Device Model tested per AEC-Q100-11(EIA/JESD22-C101E)

Latchup Current Maximum Rating: ≤150 mA per JEDEC standard: JESD78

2. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D

#### **Table 4. THERMAL CHARACTERSTICS**

Rating	Symbol	Value	Unit
Thermal Characteristics, SOIC8 (Note 3) Thermal Resistance, Junction to Air	$R_{ hetaJA}$	183	°C/W
Thermal Characteristics, DFN10 Thermal Resistance, Junction to Air (Note 4)	$R_{\theta JA}$	162	°C/W

Refer to ELECTRICAL CHARACTERSTICS and APPLICATION INFORMATION for Safe Operating Area.
 Values based on copper area of 50 mm<sup>2</sup> of 1 oz thickness and FR4 PCB substrate.

### **Table 5. RECOMMENDED OPERATING CONDITIONS**

Rating	Symbol	Min	Max	Unit
Input Voltage Range	V <sub>CC</sub>	10	17	V
High Side Floating Voltage	$V_{B}-V_{HB}$	10	17	V
High Side Bridge pin Voltage	V <sub>HB</sub>	-1	700	V
High Side Output Voltage	V <sub>HO</sub>	V <sub>HB</sub>	V <sub>B</sub>	V
High Side Output Voltage	V <sub>LO</sub>	GND	V <sub>CC</sub>	V
Input Voltage on LIN and HIN pins	V <sub>LIN</sub> , V <sub>HIN</sub>	GND	V <sub>CC</sub> -2	V
Operating Junction Temperature Range	Т <sub>Ј</sub>	-40	125	°C

#### Table 6. ELECTRICAL CHARACTERISTICS

 $(-40^{\circ}C < T_J < 125^{\circ}C, V_{CC} = V_B = 12V, V_{HB} = GND$ , outputs are not loaded, all voltages are referenced to GND; unless otherwise noted, Typical values are at  $T_J = 25^{\circ}C.$ )

Parameters	Test Conditions	Symbol	Min	Тур	Max	Unit
SUPPLY SECTION						
V <sub>CC</sub> quiescent current	V <sub>LIN</sub> =V <sub>HIN</sub> =0	I <sub>CCQ</sub>		0.15	0.25	mA
V <sub>CC</sub> operating current	f = 500 kHz, C <sub>LOAD</sub> = 0	Icco		0.7	1.0	mA
Boot voltage quiescent current	V <sub>LIN</sub> = V <sub>HIN</sub> = 0 V	I <sub>BQ</sub>		0.1	0.15	mA
Boot voltage operating current	f = 500 kHz, C <sub>LOAD</sub> = 0	I <sub>BO</sub>		0.7	1.0	mA
HB to GND quiescent current	V <sub>HS</sub> = V <sub>HB</sub> = 700 V	I <sub>HBQ</sub>		6	11	μA
INPUT SECTION						
Input rising threshold		V <sub>HIT</sub>	2.3	2.7	3.1	V
Input falling threshold		V <sub>LIT</sub>	1	1.4 1.3	1.8	V
Input voltage Hysteresis		V <sub>IHYS</sub>				V
Input pulldown resistance	V <sub>XIN</sub> = 5 V	R <sub>IN</sub>	100	175	250	kΩ
UNDER VOLTAGE LOCKOUT (UV	LO)					
V <sub>CC</sub> ON	V <sub>CC</sub> Rising	V <sub>CCon</sub>	8.6	9.1	9.6	V
V <sub>CC</sub> hysteresis		V <sub>CChys</sub>		0.5		V
V <sub>B</sub> ON	V <sub>B</sub> Rising	V <sub>Bon</sub>	8	8.5	9	V
V <sub>B</sub> hysteresis		V <sub>Bhyst</sub>		0.5		V
High Side Startup Time	Time between V <sub>B</sub> > UVLO & 1 <sup>st</sup> HO Pulse	T <sub>startup</sub>			10	μs
LO GATE DRIVER					•	
Low level output voltage	I <sub>LO</sub> = 100 mA	V <sub>LOL</sub>		0.125		V
High level output voltage	$I_{LO}$ = -100 mA, $V_{LOH}$ = $V_{CC}$ - $V_{LO}$	V <sub>LOH</sub>		0.150		V
Peak source current	V <sub>LO</sub> = 0 V	I <sub>LOpullup</sub>		3.5		А

#### Table 6. ELECTRICAL CHARACTERISTICS

 $(-40^{\circ}C < T_J < 125^{\circ}C, V_{CC} = V_B = 12V, V_{HB} = GND$ , outputs are not loaded, all voltages are referenced to GND; unless otherwise noted, Typical values are at  $T_J = 25^{\circ}C$ .)

Parameters	Test Conditions	Symbol	Min	Тур	Max	Unit
LO GATE DRIVER						
Peak sink current	V <sub>LO</sub> = 12 V	I <sub>LOpulldown</sub>		3.0		А
HO GATE DRIVER						
Low level output voltage	I <sub>HO</sub> = 100 mA	V <sub>HOL</sub>		0.125		V
High level output voltage	$I_{HO}$ = -100 mA, $V_{HOH}$ = $V_{HB}$ - $V_{HO}$	V <sub>HOH</sub>		0.150		V
Peak source current	V <sub>HO</sub> = 0 V	I <sub>HOpullup</sub>		3.5		А
Peak sink current	V <sub>HO</sub> = 12 V	I <sub>HOpulldown</sub>		3.0		А
OUTPUT RISE AND FALL TIME						
Rise Time LO, HO	C <sub>load</sub> = 1000 pF	T <sub>R</sub>		8	15	ns
Fall Time LO, HO	C <sub>load</sub> = 1000 pF	Τ <sub>F</sub>		8	15	ns
DELAY MATCHING						
LI ON, HI OFF	Pulse width = 1 μs	T <sub>MON</sub>			7	ns
LI OFF, HI ON	Pulse width = 1 μs	T <sub>MOFF</sub>			7	ns
TIMING						
Minimum Input Filter (NCP51530A)	V <sub>XIN</sub> = 5 V , Input pulse width above which output change oc- curs.	T <sub>FT</sub>	30	40		ns
PROPAGATION DELAY NCP51530A						
$V_{LI}$ falling to $V_{LO}$ falling	C <sub>load</sub> = 0, Minimum On/Off-time to register as a valid change = 50 ns	T <sub>DLFF</sub>		60	100	ns
$V_{HI}$ falling to $V_{HO}$ falling	C <sub>load</sub> = 0, Minimum On/Off-time to register as a valid change = 50 ns	T <sub>DHFF</sub>		60	100	ns
$V_{LI}$ rising to $V_{LO}$ rising	C <sub>load</sub> = 0, Minimum On/Off-time to register as a valid change = 50 ns	T <sub>DLRR</sub>		60	100	ns
$V_{HI}$ rising to $V_{HO}$ rising	C <sub>load</sub> = 0, Minimum On/Off-time to register as a valid change = 50 ns	T <sub>DHRR</sub>		60	100	ns
PROPAGATION DELAY NCP51530B					-	
$V_{LI}$ falling to $V_{LO}$ falling	C <sub>load</sub> = 0, Minimum On/Off-time to register as a valid change = 50 ns	T <sub>DLFF</sub>		25	40	ns
V <sub>HI</sub> falling to V <sub>HO</sub> falling	C <sub>load</sub> = 0, Minimum On/Off-time to register as a valid change = 50 ns	T <sub>DHFF</sub>		25	40	ns
$V_{LI}$ rising to $V_{LO}$ rising	C <sub>load</sub> = 0, Minimum On/Off-time to register as a valid change = 50 ns	T <sub>DLRR</sub>		25	40	ns
$V_{HI}$ rising to $V_{HO}$ rising	C <sub>load</sub> = 0, Minimum On/Off-time to register as a valid change = 50 ns	T <sub>DHRR</sub>		25	40	ns








Figure 4. Propagation Delay, Rise and Fall Times
















Figure 7. NCP51530 Operating Currents (1nF load,  $V_{CC}$  = 12V)











## **GENERAL DESCRIPTION**

For popular topologies like LLC, half bridge converters, full bridge converters, two switch forward converter etc. low-side high-side drivers are needed which perform the function of both buffer and level shifter. These devices can drive the gate of the topside MOSFETs whose source node is a dynamically changing node. The bias for the high side driver in these devices is usually provided through a bootstrap circuit.

In a bid to make modern power supplies more compact and efficient, power supply designers are increasingly opting for high frequency operations. High frequency operation causes higher losses in the drivers, hence reducing the efficiency of the power supply.

NCP51530 is a 700 V high side-low side driver for AC-DC power supplies and inverters. NCP51530 offers best in class propagation delay, low quiescent current and low switching current at high frequencies of operation. This device thus enables highly efficient power supplies operating at high frequencies.

NCP51530 is offered in two versions, NCP51530A/B. NCP51530A has a typical 60 ns propagation delay, while NCP51530B has propagation delay of 25 ns.

NCP51530 comes in SOIC8 and DFN10 packages. SOIC8 package of the device is pin to pin compatible with industry standard solutions.

NCP51530 has two independent input pins HIN and LIN allowing it to be used in a variety of applications. This device also includes features wherein, in case of floating input, the logic is still defined. Driver inputs are compatible with both CMOS and TTL logic hence it provides easy interface with analog and digital controllers. NCP51530 has under voltage lock out feature for both high and low side drivers which ensures operation at correct  $V_{CC}$  and  $V_B$  voltage levels. The output stage of NCP51530 has 3.5 A/3 A current source/sink capability which can effectively charge and discharge a 1 nF load in 15 ns.

## FEATURES

## **INPUT STAGES**

NCP51530 has two independent input pins HIN and LIN allowing it to be used in a variety of applications. The input stages of NCP51530 are TTL and CMOS compatible. This ensures that the inputs of NCP51530 can be driven with 3.3 V or 5 V logic signals from analog or digital PWM controllers or logic gates.

The input pins have Schmitt triggers to avoid noise induced logic errors. The hysteresis on the input pins is typically 1.3 V. This high value ensures good noise immunity.

NCP51530 comes with an important feature wherein outputs (HO, LO) stays low in case any of the input pin is floating. At both the input pins there is an internal pull down resistor to define its logic value in case the pin is left open or NCP51530 is driven by open drain signal. The input logic is explained in the Table 7 below.


NCP51530 input pins are also tolerant to negative voltage below the GND pin level as long as it is within the ratings defined in the datasheet. This tolerance allows the use of transformer as an isolation barrier for input pulses.

NCP51530A features a noise rejection function to ensure that any pulse glitch shorter than 30 ns will not produce any output. These features are well illustrated in the Figure 26 below.

NCP51530B has no such filters in the input stages. The timing diagram NCP51530B is Figure 27 below.

S.No	LIN	HIN	LO	НО
1	0	0	0	0
2	0	1	0	1
3	1	0	1	0
4	1	1	1	1
5	Х	0	0	0
6	Х	1	0	1
7	Х	Х	0	0
8	0	Х	0	0
9	1	Х	1	0

#### Table 7. INPUT TABLE









Figure 27. No Input Filter (NCP51530B)





### UNDER VOLTAGE LOCK-OUT

NCP51530 has under voltage lockout protection on both the high side and the low side driver. The function of the UVLO circuits is to ensure that there is enough supply voltages (V<sub>CC</sub> and V<sub>B</sub>) to correctly bias high side and low side circuits. This also ensures that the gate of external MOSFETs are driven at an optimum voltage.

If the  $V_{CC}$  is below the  $V_{CC}$  UVLO voltage, the low side driver output (LO) and high side driver output (HO) both remain low.

If  $V_B$  is below  $V_B$  UVLO voltage the high side driver output (HO) remains low. However if the V<sub>CC</sub> is above V<sub>CC</sub> UVLO voltage level, the low side driver output (LO) can still turn on and off based on the low side driver input (LI) and is not affected by the  $V_B$  status. This ensures proper charging of the bootstrap capacitor to bring the high side bias supply  $V_B$  above UVLO voltage.

Both the  $V_{CC}$  and  $V_B$  UVLO circuits are provided with hysteresis feature. This hysteresis feature avoids errors due to ground noise in the power supply. The hysteresis also

ensures continuous operation in case of a small drop in the bias voltage. This drop in the bias can happen when device starts switching MOSFET and the operating current of the device increases. The UVLO feature of the device is explained in the Figure 28.




Figure 29. NCP51530 Turn ON-OFF Paths

#### **OUTPUT STAGES**

The NCP51530 is equipped with two independent drivers. The output stage of NCP51530 has 3.5 A/3 A current source/sink capability which can effectively charge and discharge a 1 nF load in 15 ns.

The outputs of NCP51530 can be turned on at the same time and there is no internal dead-time built between them. This allows NCP51530 to be used in topologies like two switch forward converter.

The figure below show the output stage structure and the charging and discharging path of the external power MOSFET. The bias supply  $V_{CC}$  or  $V_B$  supply the energy to charge the gate capacitance Cgs of the low side or the top

side external MOSFETs respectively. When a logic high is received from input stage, Qsource turns on and  $V_{CC}/V_B$  starts charging Cgs through Rg. Once the Cgs is charged to the drive voltage level the external power MOSFET turns on the external MOSFET to discharge to GND/HB level.

When a logic low signal is received from the input stage, Qsource turns off and Qsink turns on providing a path for gate terminal of

As seen in the figure, there are parasitic inductances in charging and discharging path of the Cgs. This can result in a little dip in the bias voltages  $V_{CC}/V_B$ . If the  $V_{CC}/V_B$  drops below UVLO the power supply can shut down the device.



Figure 30. Low Side Turn-ON Propagation Delay (NCP51530A)

## FAST PROPAGATION DELAY

NCP51530 boasts of industry best propagation delay between input and output. NCP51530A has a typical of 60 ns propagation delay. The best in class propagation delay in NCP51530 makes it suitable for high frequency operation. Since NCP51530B doesn't have the input filter included, the propagation delay are even faster. NCP51530B offers 25 ns propagation delay between input and output.



Figure 31. Low Side Turn-Off Propagation Delay (NCP51530A)



Figure 32. High Side Turn-Off Propagation Delay (NCP51530B)

Vertical	Horiz(Apg	Trigger	Display	Cursors	Measure	Math	Masks	Save	Recall	Heip			Tek		x
								1							
-								±							
-								<u>_</u>							
-						-		но							
								1							
								+							
Ē,						- i - i		Į 							
						1.									
Ĩ.						1. Mar	A. 14 1-4 1-4 1-4	-							
-		and a star of a	-	mon	~			‡							
2+			HIN		L	m	-	-	manufact	howing	un der	1. Marine Marine		winter,	4
						1 1		1							
E								Ì							
	5.0V/div	1	MΩ <sup>B</sup> w:500		100.0	Ins						50.0ns/div 2.5	GS/s 4	00ps/pt	
<b>C4</b>	5.0V/div		MO <sup>R</sup> w:500		-21.4	ns						Run 737 acqs	Sample	:1.25k	L
					-21.5 140 46.51	2MHz						Auto Novem			:07
		Value	Mean	Mir	n Ma	ıx S	t Dev Co	ount Info							
63	Freq*	666.7MHz	281.7044	1 23.53M	1.25G	222	.6M 749.	.0 🕖							
CL	Cursor Controls Source Cursor Type Move Cursors 🛞														
		Curs Ch 4			Cursor 2		HBars	VBars	Wave	form S	creen	to Center	Set	P	⊲
		0.14		Cirk											$\triangleright$

Figure 33. High Side Turn-Off Propagation Delay (NCP51530B)




Figure 34. Bootstrap Circuit

#### **COMPONENT SELECTION**

#### **CBOOT CAPACITOR VALUE CALCULATION**

NCP51530 has two independent drivers for driving high side and low side external MOSFETs. The bias for the high side driver is usually provided through a bootstrap circuit. A typical bootstrap circuit is shown in the figure 8 below.

The high side driver is biased by the  $C_{boot}$  (bootstrap capacitor). As can be seen in the circuit,  $C_{boot}$  will charge only when HB goes to GND level. Low value of  $C_{boot}$  can result in a little dip in the bias voltages  $V_B$ . If the  $V_B$  drops below UVLO the power supply can shut down the high side driver. Therefore choosing the right value of  $C_{boot}$  is very important for a robust design.

An example design for C<sub>boot</sub> is given below.

$$Q_g = 30 \text{ nC}, V_{CC} = 15 \text{ V}$$
 (eq. 1)

$$Q_b = I_{BQ} * t_{discharge} = 81 \ \mu C * 5 \ \mu S = 405 \ pC$$
 (eq. 2)

$$Q_{tot} = Q_g + Q_b = 30 \text{ nC} + 405p = 30.4 \text{ pC}$$
 (eq. 3)

$$C_{boot} = \frac{Q_{tot}}{V_{ripple}} = \frac{30.4 \text{ nC}}{150 \text{ mV}} = 203 \text{ nF}$$
 (eq. 4)

Qg is equivalent gate charge of the FET

IBO is the boot quiescent current

 $t_{\mbox{dishcharge}}$  is the discharge time for bootstrap capacitor  $V_{\mbox{ripple}}$  is the allowed ripple voltage in the bootstrap capacitor

It is recommended to use a larger value so as to cover any variations in the gate charge and voltage with temperature.

#### **R**boot RESISTOR VALUE CALCULATION

 $R_{boot}$  resistor value is very important to ensure proper function of the device. A high value of  $R_{boot}$  would slow down the charging of the  $C_{boot}$  while too low a value would push very high charging currents for  $C_{boot}$ . For NCP51530 a value between 2  $\Omega$  and 10  $\Omega$  is recommended for  $R_{boot}$ .

For example  $R_{boot} = 5 \Omega$ 

$$V_{\text{boot(pk)}} = \frac{V_{\text{CC}} - V_{\text{D}}}{R_{\text{boot}}} = \frac{15 \text{ V} - 1 \text{ V}}{5 \Omega} = 2.8 \text{ A}$$
 (eq. 5)

Where  $V_D$  is the bootstrap diode forward drop.

Thus,  $R_{boot}$  value of 5  $\Omega$  keeps the peak current below 2.8 A.

#### HIN AND LIN INPUT FILTER

For PWM connection on the LIN and HIN pin of the NCP51530, a RC is recommended to filter high frequency input noise.

This filter is particularly important in case of NCP51530B where no internal filter is included.

The recommended value for  $R_{LIN}/R_{HIN}$  and  $C_{HIN}/C_{LIN}$  are as below.

 $\begin{aligned} R_{LIN}/R_{HIN} &= 100 \ \Omega \\ C_{HIN}/C_{LIN} &= 120 \ pF \end{aligned}$ 

## **V<sub>CC</sub> CAPACITOR SELECTION**

 $V_{CC}$  capacitor value should be selected at least ten times the value of  $C_{boot}$ . In this case thus  $C_{VCC}$  > 2  $\mu$ F.

## R<sub>gate</sub> SELECTION

 $R_{gate}$  are selected to limit the peak gate current during charging and discharging of the gate capacitance. This resistance also helps to damp the ringing due to the parasitic inductances.

For example for a  $R_{gate}$  value of 5  $\Omega$ , the peak source and sink currents would be limited to the following values.

$$R_{gate} = 5\Omega$$
 (eq. 6)

$$I_{LO\_Source} = \frac{V_{CC}}{R_{Lgate} + R_{LOH}} = \frac{15 \text{ V}}{6.7 \Omega} = 2.23 \text{ A} \text{ (eq. 7)}$$

$$I_{LO\_Sink} = \frac{V_{CC}}{R_{Lgate} + R_{LOL}} = \frac{15 \text{ V}}{6.8 \Omega} = 2.20 \text{ A}$$
 (eq. 8)

$$I_{HO\_Source} = \frac{V_{CC} - V_{Dboot}}{R_{Lgate} + R_{HOH}} = \frac{14 \text{ V}}{6.7 \Omega} = 2.09 \text{ A} \quad (eq. 9)$$

$$I_{\text{HO}\_\text{Sink}} = \frac{V_{\text{CC}} - V_{\text{Dboot}}}{R_{\text{Lgate}} + R_{\text{HOL}}} = \frac{15 \text{ V} - 1 \text{ V}}{6.8 \Omega} = 2.06 \text{ A}^{(\text{eq. 10})}$$

## TOTAL POWER DISSIPATION

Total power dissipation of NCP51530 can be calculated as follows.

1. Static power loss of device (excluding drivers) while switching at an appropriate frequency.

 $P_{\text{operating}} = V_{\text{boot}} * I_{\text{BO}} + V_{\text{CC}} * I_{\text{CCO}}$ (eq. 11) = 14 V \* 0.4 mA + 15 V \* 0.4 mA = 11.6 mW

 $I_{BO}$  is the operating current for the high side driver  $I_{CCO}$  is the operating current for the low side driver

2. Power loss of driving external FET (Hard Switching)

$$\begin{split} \mathsf{P}_{drivers} &= \left( \left( \mathsf{Q}_{g} * \mathsf{V}_{boost} \right) + \left( \mathsf{Q}_{g} * \mathsf{V}_{CC} \right) \right) \mathsf{f} \\ &= \left( (30 \text{ nC} * 14 \text{ V}) + (30 \text{ nC} * 15 \text{ V}) \right) * 100 \text{ kHz} = 87 \text{ mW} \end{split}$$
 (eq. 12)

 $Q_g$  is total gate charge of the MOSFET

 Power loss of driving external FET (Soft Switching)

$$\begin{split} \mathsf{P}_{drivers} &= \left( \left( \mathsf{Q}_{gs} * \mathsf{V}_{boot} \right) + \left( \mathsf{Q}_{gs} * \mathsf{V}_{CC} \right) \right) * \mathsf{f} & (\mathsf{eq. 13}) \\ &= \left( (\mathsf{4} \ \mathsf{nC} * \mathsf{14} \ \mathsf{V}) + (\mathsf{4} \ \mathsf{nC} * \mathsf{15} \ \mathsf{V}) \right) * \mathsf{100} \ \mathsf{kHz} = \mathsf{11} \ \mathsf{mW} \end{split}$$

4. Level shifting losses

$$P_{levelshifting} = (V_r + V_b) * Q * f$$

$$= 415 V * 0.5 nC * 100 kHz = 20.75 mW$$
Vr is the rail voltage
O is the substrate charge on the level shifter

5. Total Power Loss (Hard Switching)

$$P_{total} = P_{driver} + P_{operating} + P_{levelshifting}$$
(eq. 15)  
= 11.6 mW + 87 mW + 20.75 mW = 119.35 mW  
6. Junction temperature increase

$$t_{\rm J} = R_{\rm 0JA} * P_{\rm total} = 183 * 0.14 = 25^{\circ} {\rm C}$$
 (eq. 16)


## LAYOUT RECOMMENDATIONS

NCP51530 is a high speed and high current high side and low side driver. To avoid any device malfunction during device operation, it is very important that there is very low parasitic inductance in the current switching path. It is very important that the best layout practices are followed for the PCB layout of the NCP51530. An example layout is shown in the figure below. Some of the layout rules to be followed are listed below.

- Keep the low side drive path LO–Q1–GND as small as possible. This reduces the parasitic inductance in the path and hence eliminates ringing on the gate terminal of the low side MOSFET Q1.
- Keep the high side drive loop HO-Q2-HB as small as possible. This reduces the parasitic inductance in the

path and hence eliminates ringing on the gate terminal of the low side MOSFET Q1.

- Keep  $C_{VCC}$  as near to the  $V_{CC}$  pin as possible and the  $V_{CC}$ - $CV_{CC}$ -GND loop as small as possible.
- Keep C<sub>VB</sub> as near to VB pin as possible and VB-CVB-HB loop as small as possible.
- Keep the HB–GND–Q1 loop as small as possible. This loop has the potential to produce a negative voltage spike on the HB pin. This negative voltage spike can cause damage to the driver. This negative spike can increase the boot capacitor voltage above the maximum rating and hence cause damage to the driver.




#### **ORDERING INFORMATION**

Device	Propagation Delay ce (ns)		Package	Shipping <sup>†</sup>
NCP51530ADR2G	60	Yes	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NCP51530BDR2G	25	No	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NCP51530AMNTWG	60	Yes	DFN10 4x4 (Pb-Free)	4000 / Tape & Reel
NCP51530BMNTWG	25	No	DFN10 4x4 (Pb-Free)	4000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.





DOCUMENT NUMBER:	98AUN12037G	Printed versions are uncontrolled except when stamped "CONTROLLED	COPY" in red.
DESCRIPTION:	DFN10 4X4, 0.8P		PAGE 1 OF 1

ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights or the rights of others.





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2		
ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					

© Semiconductor Components Industries, LLC, 2019

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR З. 4. EMITTER EMITTER 5. 6. BASE 7 BASE 8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. 5. GATE 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6. BASE, DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. 4. TXE 5. RXE 6. VFF GND 7. 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 З. CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C З. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. EMITTER, #1 BASE, #2 2. З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 З. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND BIAS 2 INPUT 6. 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. 5. P-DRAIN 6. P-DRAIN N-DRAIN 7. 8. N-DRAIN STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC I/O LINE 3 4. 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt ENABLE З. 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: PIN 1. DRAIN 1 DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1
STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd
STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 7. DRAIN 1 8. DRAIN 1
STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON
STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1
STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT
STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN

#### DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE, #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER З. COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE CATHODE COLLECTOR/ANODE 6. 7. COLLECTOR/ANODE 8. STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET 3. 4. GND 5. 6. V MON VBULK 7. VBULK 8. VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.

8

rights of others.

COLLECTOR, #1

COLLECTOR, #1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: NCP51530ADR2G NCP51530BDR2G NCP51530AMNTWG NCP51530BMNTWG