Automotive 8-bit MCU, with up to 128 Kbyte Flash, data EEPROM, 10-bit ADC, timers, LIN, CAN, USART, SPI, I2C, 3 to 5.5 V

## Datasheet - production data

## Features

- AEC-Q10x qualified
- Core
- Max $\mathrm{f}_{\mathrm{CPU}}: 24 \mathrm{MHz}$
- Advanced STM8A core with Harvard architecture and 3-stage pipeline
- Average 1.6 cycles/instruction resulting in 10 MIPS at $16 \mathrm{MHz} \mathrm{f}_{\mathrm{CPU}}$ for industry standard benchmark
- Memories
- Program memory: 32 to 128 Kbyte Flash program; data retention 20 years at $55^{\circ} \mathrm{C}$
- Data memory: up to 2 Kbyte true data EEPROM; endurance 300 kcycle
- RAM: 6 Kbyte
- Clock management
- Low-power crystal resonator oscillator with external clock input
- Internal, user-trimmable 16 MHz RC and low-power 128 kHz RC oscillators
- Clock security system with clock monitor
- Reset and supply management
- Wait/auto-wakeup/Halt low-power modes with user definable clock gating
- Low consumption power-on and powerdown reset
- Interrupt management
- Nested interrupt controller with 32 vectors
- Up to 37 external interrupts on 5 vectors
- Timers
- 2 general purpose 16-bit timers with up to 3 CAPCOM channels each (IC, OC, PWM)
- Advanced control timer: 16-bit, 4 CAPCOM channels, 3 complementary outputs, deadtime insertion and flexible synchronization
- 8-bit AR basic timer with 8-bit prescaler
- Auto-wakeup timer
- Window and independent watchdog timers
- I/Os
- Up to 68 user pins (11 high sink I/Os)

- Highly robust I/O design, immune against current injection
- Communication interfaces
- High speed 1 Mbit/s CAN 2.0B interface
- USART with clock output for synchronous operation - LIN master mode
- LINUART LIN 2.2 compliant, master/slave modes with automatic resynchronization
- SPI interface up to $10 \mathrm{Mbit} / \mathrm{s}$ or $\mathrm{f}_{\text {MASTER }} / 2$
- $\mathrm{I}^{2} \mathrm{C}$ interface up to $400 \mathrm{Kbit} / \mathrm{s}$
- Analog to digital converter (ADC)
- 10-bit resolution, 2 LSB TUE, 1 LSB linearity and up to 16 multiplexed channels
- Operating temperature up to $150^{\circ} \mathrm{C}$
- Qualification conforms to AEC-Q100 grade 0

Table 1. Device summary ${ }^{(1)}$

| Reference | Part number |
| :--- | :--- |
| STM8AF526x/8x/Ax |  |
| (with CAN) | STM8AF5268, STM8AF5269, <br> STM8AF5286, STM8AF5288, <br> STM8AF5289, STM8AF528A, <br> STM8AF52A6, STM8AF52A8, <br> STM8AF52A9, STM8AF52AA |
| STM8AF6269/8x/Ax | STM8AF6269, STM8AF6286, <br> STM8AF6288, STM8AF6289, <br> STM8AF628A, STM8AF62A6, <br> STM8AF62A8, STM8AF62A9, <br> STM8AF62AA |

1. In the order code, ' $F$ ' applies to devices with Flash program memory and data EEPROM. ' $F$ ' is replaced by 'P' for devices with FASTROM (see Table 2, Table 3 and Figure 60).

## Contents

1 Introduction ..... 9
2 Description ..... 10
3 Product line-up ..... 11
4 Block diagram ..... 12
5 Product overview ..... 14
5.1 STM8A central processing unit (CPU) ..... 14
5.1.1 Architecture and registers ..... 14
5.1.2 Addressing ..... 14
5.1.3 Instruction set ..... 14
5.2 Single wire interface module (SWIM) and debug module (DM) ..... 15
5.2.1 SWIM ..... 15
5.2.2 Debug module ..... 15
5.3 Interrupt controller ..... 15
5.4 Flash program and data EEPROM ..... 15
5.4.1 Architecture ..... 15
5.4.2 Write protection (WP) ..... 16
5.4.3 Protection of user boot code (UBC) ..... 16
5.4.4 Read-out protection (ROP) ..... 16
5.5 Clock controller ..... 17
5.5.1 Features ..... 17
5.5.2 16 MHz high-speed internal RC oscillator (HSI) ..... 17
5.5.3 128 kHz low-speed internal RC oscillator (LSI) ..... 18
5.5.4 24 MHz high-speed external crystal oscillator (HSE) ..... 18
5.5.5 External clock input ..... 18
5.5.6 Clock security system (CSS) ..... 18
5.6 Low-power operating modes ..... 19
5.7 Timers ..... 20
5.7.1 Watchdog timers ..... 20
5.7.2 Auto-wakeup counter ..... 20
5.7.3 Beeper ..... 20
5.7.4 Advanced control and general purpose timers ..... 20
5.7.5 Basic timer ..... 21
5.8 Analog to digital converter (ADC) ..... 22
5.9 Communication interfaces ..... 22
5.9.1 Universal synchronous/asynchronous receiver transmitter (USART) ..... 22
5.9.2 Universal asynchronous receiver/transmitter with LIN support (LINUART) ..... 24
5.9.3 Serial peripheral interface (SPI) ..... 25
5.9.4 Inter integrated circuit $\left(I^{2} \mathrm{C}\right)$ interface ..... 25
5.9.5 Controller area network interface (beCAN) ..... 26
5.10 Input/output specifications ..... 27
6 Pinouts and pin description ..... 28
6.1 Package pinouts ..... 28
6.2 Alternate function remapping ..... 39
7 Memory and register map ..... 40
7.1 Memory map ..... 40
7.2 Register map ..... 41
8 Interrupt table ..... 53
9 Option bytes ..... 54
10 Electrical characteristics ..... 59
10.1 Parameter conditions ..... 59
10.1.1 Minimum and maximum values ..... 59
10.1.2 Typical values ..... 59
10.1.3 Typical curves ..... 59
10.1.4 Loading capacitor ..... 59
10.1.5 Pin input voltage ..... 60
10.2 Absolute maximum ratings ..... 60
10.3 Operating conditions ..... 62
10.3.1 VCAP external capacitor ..... 63
10.3.2 Supply current characteristics ..... 63
10.3.3 External clock sources and timing characteristics ..... 68
10.3.4 Internal clock sources and timing characteristics ..... 70
5
10.3.5 Memory characteristics ..... 72
10.3.6 l/O port pin characteristics ..... 74
10.3.7 Reset pin characteristics ..... 78
10.3.8 TIM 1, 2, 3, and 4 electrical specifications ..... 80
10.3.9 SPI interface ..... 81
10.3.10 $1^{2} \mathrm{C}$ interface characteristics ..... 84
10.3.11 10-bit ADC characteristics ..... 85
10.3.12 EMC characteristics ..... 87
11 Package information ..... 90
11.1 LQFP80 package information ..... 90
11.2 LQFP64 package information ..... 94
11.3 LQFP48 package information ..... 97
11.4 LQFP32 package information ..... 101
11.5 VFQFPN32 package information ..... 105
11.6 Thermal characteristics ..... 109
11.6.1 Reference document ..... 109
11.6.2 Selecting the product temperature range ..... 110
12 Ordering information ..... 111
13 STM8 development tools ..... 112
13.1 Emulation and in-circuit debugging tools ..... 112
13.1.1 STice key features ..... 112
13.2 Software tools ..... 113
13.2.1 STM8 toolset ..... 113
13.2.2 C and assembly toolchains ..... 113
13.3 Programming tools ..... 114
14 Revision history ..... 115

## List of tables

Table 1. Device summary ..... 1
Table 2. STM8AF526x/8x/Ax product line-up with CAN ..... 11
Table 3. STM8AF6269/8x/Ax product line-up without CAN ..... 11
Table 4. Peripheral clock gating bits (CLK_PCKENR1) ..... 18
Table 5. Peripheral clock gating bits (CLK_PCKENR2) ..... 19
Table 6. Advanced control and general purpose timers ..... 21
Table 7. TIM4 ..... 21
Table 8. ADC naming ..... 22
Table 9. Communication peripheral naming correspondence ..... 22
Table 10. Legend/abbreviation for the pin description table ..... 33
Table 11. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description ..... 34
Table 12. Memory model 128 K ..... 41
Table 13. I/O port hardware register map ..... 41
Table 14. General hardware register map ..... 43
Table 15. CPU/SWIM/debug module/interrupt controller registers ..... 51
Table 16. Temporary memory unprotection registers ..... 52
Table 17. STM8A interrupt table ..... 53
Table 18. Option bytes ..... 54
Table 19. Option byte description ..... 56
Table 20. Voltage characteristics ..... 60
Table 21. Current characteristics ..... 61
Table 22. Thermal characteristics ..... 61
Table 23. Operating lifetime ..... 61
Table 24. General operating conditions ..... 62
Table 25. Operating conditions at power-up/power-down ..... 63
Table 26. Total current consumption in Run, Wait and Slow mode. General conditions for $\mathrm{V}_{\mathrm{DD}}$ apply, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ ..... 64
Table 27. Total current consumption in Halt and Active-halt modes. General conditions for $\mathrm{V}_{\mathrm{DD}}$ applied. $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ unless otherwise stated ..... 65
Table 28. Oscillator current consumption ..... 65
Table 29. Programming current consumption. ..... 66
Table 30. Typical peripheral current consumption $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ ..... 66
Table 31. HSE external clock characteristics ..... 68
Table 32. HSE oscillator characteristics ..... 69
Table 33. HSI oscillator characteristics ..... 70
Table 34. LSI oscillator characteristics ..... 71
Table 35. Flash program memory/data EEPROM memory ..... 72
Table 36. Flash program memory. ..... 72
Table 37. Data memory ..... 73
Table 38. I/O static characteristics ..... 74
Table 39. NRST pin characteristics ..... 78
Table 40. TIM 1, 2, 3, and 4 electrical specifications ..... 80
Table 41. SPI characteristics ..... 81
Table 42. $\quad \mathrm{I}^{2} \mathrm{C}$ characteristics. ..... 84
Table 43. ADC characteristics ..... 85
Table 44. ADC accuracy for $\mathrm{V}_{\mathrm{DDA}}=5 \mathrm{~V}$. ..... 86
Table 45. EMS data ..... 87
Table 46. EMI data ..... 88
Table 47. ESD absolute maximum ratings ..... 88
Table 48. Electrical sensitivities ..... 89
Table 49. LQFP80-80-pin, $14 \times 14 \mathrm{~mm}$ low-profile quad flat package mechanical data ..... 91
Table 50. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package mechanical data ..... 94
Table 51. LQFP48-48-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat package mechanical data ..... 98
Table 52. LQFP32-32-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat package mechanical data ..... 102
Table 53. VFQFPN32-32-pin, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch very thin profile fine pitch quad flat package mechanical data ..... 106
Table 54. Thermal characteristics. ..... 109
Table 55. Document revision history ..... 115

## List of figures

Figure 1. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax block diagram ..... 12
Figure 2. Flash memory organization of STM8A products. ..... 16
Figure 3. LQFP 80-pin pinout ..... 28
Figure 4. LQFP 64-pin pinout ..... 29
Figure 5. LQFP 48-pin pinout ..... 30
Figure 6. STM8AF62xx LQFP/VFQFPN 32-pin pinout ..... 31
Figure 7. STM8AF52x6 VFQFPN32 32-pin pinout ..... 32
Figure 8. Register and memory map ..... 40
Figure 9. Pin loading conditions ..... 59
Figure 10. Pin input voltage ..... 60
Figure 11. fCPUmax versus VDD ..... 62
Figure 12. External capacitor $\mathrm{C}_{\mathrm{EXT}}$ ..... 63
Figure 13. Typ. $\mathrm{I}_{\mathrm{DD}(\mathrm{RUN}) \mathrm{HSE}}$ vs. $\mathrm{V}_{\mathrm{DD}} @ \mathrm{f}_{\mathrm{CPU}}=16 \mathrm{MHz}$, peripherals = on ..... 67
Figure 14. Typ. $\mathrm{I}_{\mathrm{DD}(\mathrm{RUN}) \mathrm{HSE}} \mathrm{Vs} . \mathrm{f}_{\mathrm{CPU}} @ \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, peripherals = on ..... 67
Figure 15. Typ. $\mathrm{I}_{\mathrm{DD}(\mathrm{RUN}) \mathrm{HSI}} \mathrm{vs} . \mathrm{V}_{\mathrm{DD}} @ \mathrm{f}_{\mathrm{CPU}}=16 \mathrm{MHz}$, peripherals = off ..... 67
Figure 16. Typ. $\mathrm{I}_{\mathrm{DD}(\mathrm{WFI}) H S E}$ vs. $\mathrm{V}_{\mathrm{DD}} @ \mathrm{f}_{\mathrm{CPU}}=16 \mathrm{MHz}$, peripherals $=$ on ..... 67
Figure 17. Typ. $\mathrm{I}_{\mathrm{DD}(\mathrm{WF}) \mathrm{HSE}}$ vs. $\mathrm{f}_{\mathrm{CPU}} @ \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, peripherals = on ..... 67
Figure 18. Typ. $\mathrm{I}_{\mathrm{DD}(\mathrm{WFI}) \mathrm{HSI}}$ vs. $\mathrm{V}_{\mathrm{DD}} @ \mathrm{f}_{\mathrm{CPU}}=16 \mathrm{MHz}$, peripherals $=$ off ..... 67
Figure 19. HSE external clock source ..... 68
Figure 20. HSE oscillator circuit diagram ..... 69
Figure 21. Typical HSI frequency vs $\mathrm{V}_{\mathrm{DD}}$ ..... 70
Figure 22. Typical LSI frequency vs $V_{D D}$ ..... 71
Figure 23. Typical $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$ vs $\mathrm{V}_{\mathrm{DD}} @$ four temperatures ..... 75
Figure 24. Typical pull-up resistance $R_{P U}$ vs $V_{D D}$ @ four temperatures ..... 75
Figure 25. Typical pull-up current $I_{p u}$ vs $V_{D D} @$ four temperatures ${ }^{(1)}$ ..... 76
Figure 26. Typ. $\mathrm{V}_{\mathrm{OL}} @ \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ (standard ports). ..... 76
Figure 27. Typ. $\mathrm{V}_{\mathrm{OL}} @ \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ (standard ports). ..... 76
Figure 28. Typ. $\mathrm{V}_{\mathrm{OL}} @ \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ (true open drain ports) ..... 76
Figure 29. Typ. $\mathrm{V}_{\mathrm{OL}} @ \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ (true open drain ports) ..... 76
Figure 30. Typ. $\mathrm{V}_{\mathrm{OL}} @ \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ (high sink ports) ..... 77
Figure 31. Typ. $\mathrm{V}_{\mathrm{OL}} @ \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ (high sink ports) ..... 77
Figure 32. Typ. $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OH}} @ \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ (standard ports). ..... 77
Figure 33. Typ. $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OH}} @ \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ (standard ports) ..... 77
Figure 34. Typ. $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OH}} @ \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ (high sink ports) ..... 77
Figure 35. Typ. $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OH}} @ \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ (high sink ports) ..... 77
Figure 36. Typical NRST $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$ vs $\mathrm{V}_{\mathrm{DD}}$ @ four temperatures ..... 78
Figure 37. Typical NRST pull-up resistance $R_{P U}$ vs $V_{D D}$ ..... 79
Figure 38. Typical NRST pull-up current $I_{p u}$ vs $V_{D D}$ ..... 79
Figure 39. Recommended reset pin protection ..... 80
Figure 40. SPI timing diagram in slave mode and with $\mathrm{CPHA}=0$ ..... 82
Figure 41. SPI timing diagram in slave mode and with $\mathrm{CPHA}=1$ ..... 82
Figure 42. SPI timing diagram - master mode ..... 83
Figure 43. Typical application with ADC ..... 85
Figure 44. ADC accuracy characteristics ..... 86
Figure 45. LQFP80-80-pin, $14 \times 14 \mathrm{~mm}$ low-profile quad flat package outline ..... 90
Figure 46. LQFP80-80-pin, $14 \times 14 \mathrm{~mm}$ low-profile quad flat package recommended footprint ..... 92
Figure 47. LQFP80 marking example (package top view) ..... 93
Figure 48. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package outline ..... 94
Figure 49. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package recommended footprint ..... 95
Figure 50. LQFP64 marking example (package top view) ..... 96
Figure 51. LQFP48-48-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat package outline ..... 97
Figure 52. LQFP48-48-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat package recommended footprint ..... 99
Figure 53. LQFP48 marking example (package top view) ..... 100
Figure 54. LQFP32-32-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat package outline ..... 101
Figure 55. LQFP32-32-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat package recommended footprint. ..... 103
Figure 56. LQFP32 marking example (package top view) ..... 104
Figure 57. VFQFPN32-32-pin, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch very thin profile fine pitch quad flat package outline ..... 105
Figure 58. VFQFPN32-32-pin, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch very thin profile fine pitch quad flat package recommended footprint ..... 107
Figure 59. VFQFPN32 marking example (package top view) ..... 108
Figure 60. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax ordering information scheme ${ }^{1}$ ..... 111

## 1 Introduction

This datasheet refers to the STM8AF526x/8x/Ax and STM8AF6269/8x/Ax products with 32 to 128 Kbyte of program memory.

In the order code, the letter ' $F$ ' refers to product versions with Flash and data EEPROM and ' $P$ ' to product versions with FASTROM. The identifiers ' $F$ ' and ' $P$ ' do not coexist in a given order code.

The datasheet contains the description of family features, pinout, electrical characteristics, mechanical data and ordering information.

- For complete information on the STM8A microcontroller memory, registers and peripherals, please refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).
- For information on programming, erasing and protection of the internal Flash memory please refer to the STM8S and STM8A Flash programming manual (PM0051).
- For information on the debug and SWIM (single wire interface module) refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).
- For information on the STM8 core, please refer to the STM8 CPU programming manual (PM0044).


## 2 Description

The STM8AF526x/8x/Ax and STM8AF6269/8x/Ax automotive 8-bit microcontrollers described in this datasheet offer from 32 Kbyte to 128 Kbyte of non volatile memory and integrated true data EEPROM. They are referred to as high density STM8A devices in STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).

The STM8AF52 series features a CAN interface.
All devices of the STM8A product line provide the following benefits: reduced system cost, performance and robustness, short development cycles, and product longevity.
The system cost is reduced thanks to an integrated true data EEPROM for up to 300 k write/erase cycles and a high system integration level with internal clock oscillators, wtachdog, and brown-out reset.

Device performance is ensured by 20 MIPS at 24 MHz CPU clock frequency and enhanced characteristics which include robust I/O, independent watchdogs (with a separate clock source), and a clock security system.

Short development cycles are guaranteed due to application scalability across a common family product architecture with compatible pinout, memory map, and modular peripherals. Full documentation is offered with a wide choice of development tools.
Product longevity is ensured in the STM8A family thanks to their advanced core which is made in a state-of-the art technology for automotive applications with 3.3 V to 5.5 V operating supply.

All STM8A and ST7 microcontrollers are supported by the same tools including STVD/STVP development environment, the STice emulator and a low-cost, third party incircuit debugging tool.

## $3 \quad$ Product line-up

Table 2. STM8AF526x/8x/Ax product line-up with CAN


Table 3. STM8AF6269/8x/Ax product line-up without CAN

| Order code | Package | High density Flash program memory (bytes) | RAM (bytes) | Data EEPROM (bytes) | 10-bit <br> A/D chan. | Timers (IC/OC/PWM) | Serial interfaces | I/0 wakeup pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STM8AF/P62AA | LQFP80 | 128 K | 6 K | 2 K | 16 | 1x8-bit: TIM4 3x16-bit: TIM1, TIM2, TIM3 (9/9/9) | LIN(UART), SPI, USART, $I^{2} \mathrm{C}$ |  |
| STM8AF/P628A | (14x14) | 64 K |  |  |  |  |  |  |
| STM8AF/P62A9 | $\begin{gathered} \text { LQFP64 } \\ (10 \times 10) \end{gathered}$ | 128 K |  |  |  |  |  |  |
| STM8AF/P6289 |  | 64 K |  | 2 K |  |  |  | 52/36 |
| STM8AF/P6269 |  | 32 K |  | 1 K |  |  |  |  |
| STM8AF/P62A8 | LQFP48 (7x7) | 128 K |  | 2 K |  |  |  |  |
| STM8AF/P6288 |  | 64 K |  |  |  |  |  |  |
| STM8AF/P6286 | $\begin{gathered} \text { LQFP32 } \\ (7 \times 7) \end{gathered}$ |  |  |  | 7 | $\begin{gathered} \text { 1x8-bit: TIM4 } \\ \text { 3x16-bit: TIM1, } \\ \text { TIM2, TIM3 } \\ (8 / 8 / 8) \end{gathered}$ | LIN(UART), SPI, $I^{2} \mathrm{C}$ | 25/23 |
| STM8AF/P62A6 | $\begin{aligned} & \text { VFQFPN32 } \\ & (5 \times 5) \end{aligned}$ | 128 K |  |  |  |  |  |  |

## 4 Block diagram

Figure 1. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax block diagram


1. Legend:

ADC: Analog-to-digital converter
beCAN: Controller area network
BOR: Brownout reset
$\mathrm{I}^{2} \mathrm{C}$ : Inter-integrated circuit multimaster interface
IWDG: Independent window watchdog
LINUART: Local interconnect network universal asynchronous receiver transmitter POR: Power on reset
SPI: Serial peripheral interface
SWIM: Single wire interface module
USART: Universal synchronous asynchronous receiver transmitter Window WDG: Window watchdog

## 5 Product overview

This section is intended to describe the family features that are actually implemented in the products covered by this datasheet.
For more detailed information on each feature please refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).

### 5.1 STM8A central processing unit (CPU)

The 8-bit STM8A core is a modern CISC core and has been designed for code efficiency and performance. It contains 21 internal registers (six directly addressable in each execution context), 20 addressing modes including indexed indirect and relative addressing and 80 instructions.

### 5.1.1 Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus with single cycle fetching for most instructions
- $\quad \mathrm{X}$ and Y 16-bit index registers, enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter with 16-Mbyte linear memory space
- 16-bit stack pointer with access to a 64 Kbyte stack
- 8-bit condition code register with seven condition flags for the result of the last instruction.


### 5.1.2 Addressing

- 20 addressing modes
- Indexed indirect addressing mode for look-up tables located anywhere in the address space
- $\quad$ Stack pointer relative addressing mode for efficient implementation of local variables and parameter passing


### 5.1.3 Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16 -bit by 8 -bit and 16 -bit by 16 -bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers


### 5.2 Single wire interface module (SWIM) and debug module (DM)

### 5.2.1 SWIM

The single wire interface module, SWIM, together with an integrated debug module, permits non-intrusive, real-time in-circuit debugging and fast memory programming. The interface can be activated in all device operation modes and can be connected to a running device (hot plugging). The maximum data transmission speed is 145 bytes $/ \mathrm{ms}$.

### 5.2.2 Debug module

The non-intrusive debugging module features a performance close to a full-flavored emulator. Besides memory and peripheral operation, CPU operation can also be monitored in real-time by means of shadow registers.

- R/W of RAM and peripheral registers in real-time
- R/W for all resources when the application is stopped
- Breakpoints on all program-memory instructions (software breakpoints), except the interrupt vector table
- Two advanced breakpoints and 23 predefined breakpoint configurations


### 5.3 Interrupt controller

- Nested interrupts with three software priority levels
- 24 interrupt vectors with hardware priority
- Five vectors for external interrupts (up to 37 depending on the package)
- Trap and reset interrupts


### 5.4 Flash program and data EEPROM

- 32 Kbytes to 128 Kbytes of high density single voltage Flash program memory
- Up to 2 Kbytes true (not emulated) data EEPROM
- Read while write: writing in the data memory is possible while executing code in the Flash program memory.
The whole Flash program memory and data EEPROM are factory programmed with $0 \times 00$.


### 5.4.1 Architecture

- The memory is organized in blocks of 128 bytes each
- Read granularity: 1 word $=4$ bytes
- Write/erase granularity: 1 word ( 4 bytes) or 1 block (128 bytes) in parallel
- Writing, erasing, word and block management is handled automatically by the memory interface.


### 5.4.2 Write protection (WP)

Write protection in application mode is intended to avoid unintentional overwriting of the memory. The write protection can be removed temporarily by executing a specific sequence in the user software.

### 5.4.3 Protection of user boot code (UBC)

If the user chooses to update the Flash program memory using a specific boot code to perform in application programming (IAP), this boot code needs to be protected against unwanted modification.

In the STM8A a memory area of up to 128 Kbytes can be protected from overwriting at user option level. Other than the standard write protection, the UBC protection can exclusively be modified via the debug interface, the user software cannot modify the UBC protection status.

The UBC memory area contains the reset and interrupt vectors and its size can be adjusted in increments of 512 bytes by programming the UBC and NUBC option bytes (see Section 9: Option bytes on page 54).

Figure 2. Flash memory organization of STM8A products


### 5.4.4 Read-out protection (ROP)

The STM8A provides a read-out protection of the code and data memory which can be activated by an option byte setting (see the ROP option byte in section 10).

The read-out protection prevents reading and writing Flash program memory, data memory and option bytes via the debug module and SWIM interface. This protection is active in all device operation modes. Any attempt to remove the protection by overwriting the ROP option byte triggers a global erase of the program and data memory.

The ROP circuit may provide a temporary access for debugging or failure analysis. The temporary read access is protected by a user defined, 8-byte keyword stored in the option byte area. This keyword must be entered via the SWIM interface to temporarily unlock the device.

If desired, the temporary unlock mechanism can be permanently disabled by the user through OPT6/NOPT6 option bytes.

### 5.5 Clock controller

The clock controller distributes the system clock coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness.

### 5.5.1 Features

- Clock sources
- $\quad 16 \mathrm{MHz}$ high-speed internal RC oscillator (HSI)
- 128 kHz low-speed internal RC (LSI)
- 1-24 MHz high-speed external crystal (HSE)
- Up to 24 MHz high-speed user-external clock (HSE user-ext)
- Reset: After reset the microcontroller restarts by default with an internal 2-MHz clock ( $16 \mathrm{MHz} / 8$ ). The clock source and speed can be changed by the application program as soon as the code execution starts.
- Safe clock switching: Clock sources can be changed safely on the fly in Run mode through a configuration register. The clock signal is not switched until the new clock source is ready. The design guarantees glitch-free switching.
- Clock management: To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- Wakeup: In case the device wakes up from low-power modes, the internal RC oscillator ( $16 \mathrm{MHz} / 8$ ) is used for quick startup. After a stabilization time, the device switches to the clock source that was selected before Halt mode was entered.
- Clock security system (CSS): The CSS permits monitoring of external clock sources and automatic switching to the internal $\mathrm{RC}(16 \mathrm{MHz} / 8)$ in case of a clock failure.
- Configurable main clock output (CCO): This feature permits to output a clock signal for use by the application.


### 5.5.2 16 MHz high-speed internal RC oscillator (HSI)

- Default clock after reset $2 \mathrm{MHz}(16 \mathrm{MHz} / 8)$
- Fast wakeup time


## User trimming

The register CLK_HSITRIMR with two trimming bits plus one additional bit for the sign permits frequency tuning by the application program. The adjustment range covers all possible frequency variations versus supply voltage and temperature. This trimming does not change the initial production setting.

### 5.5.3 $\quad 128 \mathrm{kHz}$ low-speed internal RC oscillator (LSI)

The frequency of this clock is 128 kHz and it is independent from the main clock. It drives the independent watchdog or the AWU wakeup timer.

In systems which do not need independent clock sources for the watchdog counters, the 128 kHz signal can be used as the system clock. This configuration has to be enabled by setting an option byte (OPT3/OPT3N, bit LSI_EN).

### 5.5.4 24 MHz high-speed external crystal oscillator (HSE)

The external high-speed crystal oscillator can be selected to deliver the main clock in normal Run mode. It operates with quartz crystals and ceramic resonators.

- Frequency range: 1 MHz to 24 MHz
- Crystal oscillation mode: preferred fundamental
- I/Os: standard I/O pins multiplexed with OSCIN, OSCOUT


### 5.5.5 External clock input

An external clock signal can be applied to the OSCIN input pin of the crystal oscillator. The frequency range is 0 to 24 MHz .

### 5.5.6 Clock security system (CSS)

The clock security system protects against a system stall in case of an external crystal clock failure.

In case of a clock failure an interrupt is generated and the high-speed internal clock ( HSI ) is automatically selected with a frequency of $2 \mathrm{MHz}(16 \mathrm{MHz} / 8)$.

Table 4. Peripheral clock gating bits (CLK_PCKENR1)

| Control bit | Peripheral |
| :---: | :---: |
| PCKEN17 | TIM1 |
| PCKEN16 | TIM3 |
| PCKEN15 | TIM2 |
| PCKEN14 | TIM4 |
| PCKEN13 | LINUART |
| PCKEN12 | USART |
| PCKEN11 | SPI |
| PCKEN10 | I $^{2} \mathrm{C}$ |

Table 5. Peripheral clock gating bits (CLK_PCKENR2)

| Control bit | Peripheral |
| :---: | :---: |
| PCKEN27 | CAN |
| PCKEN26 | Reserved |
| PCKEN25 | Reserved |
| PCKEN24 | Reserved |
| PCKEN23 | ADC |
| PCKEN22 | AWU |
| PCKEN21 | Reserved |
| PCKEN20 | Reserved |

### 5.6 Low-power operating modes

For efficient power management, the application can be put in one of four different lowpower modes. Users can configure each mode to obtain the best compromise between lowest power consumption, fastest start-up time and available wakeup sources.

- Wait mode

In this mode, the CPU is stopped but peripherals are kept running. The wakeup is performed by an internal or external interrupt or reset.

- Active-halt mode with regulator on

In this mode, the CPU and peripheral clocks are stopped. An internal wakeup is generated at programmable intervals by the auto wake up unit (AWU). The main voltage regulator is kept powered on, so current consumption is higher than in Activehalt mode with regulator off, but the wakeup time is faster. Wakeup is triggered by the internal AWU interrupt, external interrupt or reset.

- Active-halt mode with regulator off

This mode is the same as Active-halt with regulator on, except that the main voltage regulator is powered off, so the wake up time is slower.

- Halt mode

CPU and peripheral clocks are stopped, the main voltage regulator is powered off. Wakeup is triggered by external event or reset.
In all modes the CPU and peripherals remain permanently powered on, the system clock is applied only to selected modules. The RAM content is preserved and the brown-out reset circuit remains activated.

### 5.7 Timers

### 5.7.1 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications. The watchdog timer activity is controlled by the application program or option bytes. Once the watchdog is activated, it cannot be disabled by the user program without going through reset.

## Window watchdog timer

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

The window function can be used to trim the watchdog behavior to match the application timing perfectly. The application software must refresh the counter before time-out and during a limited time window. If the counter is refreshed outside this time window, a reset is issued.

## Independent watchdog timer

The independent watchdog peripheral can be used to resolve malfunctions due to hardware or software failures.

It is clocked by the 128 kHz LSI internal RC clock source, and thus stays active even in case of a CPU clock failure. If the hardware watchdog feature is enabled through the device option bits, the watchdog is automatically enabled at power-on, and generates a reset unless the key register is written by software before the counter reaches the end of count.

### 5.7.2 Auto-wakeup counter

This counter is used to cyclically wakeup the device in Active-halt mode. It can be clocked by the internal 128 kHz internal low-frequency RC oscillator or external clock.

LSI clock can be internally connected to TIM3 input capture channel 1 for calibration.

### 5.7.3 Beeper

This function generates a rectangular signal in the range of 1,2 or 4 kHz which can be output on a pin. This is useful when audible sounds without interference need to be generated for use in the application.

### 5.7.4 Advanced control and general purpose timers

STM8A devices described in this datasheet, contain up to three 16-bit advanced control and general purpose timers providing nine CAPCOM channels in total. A CAPCOM channel can be used either as input compare, output compare or PWM channel. These timers are named TIM1, TIM2 and TIM3.

Table 6. Advanced control and general purpose timers

| Timer | Counter <br> width | Counter <br> type | Prescaler <br> factor | Channels | Inverted <br> outputs | Repetition <br> counter | trigger <br> unit | External <br> trigger | Break <br> input |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIM1 | 16-bit | Up/down | 1 to 65536 | 4 | 3 | Yes | Yes | Yes | Yes |
| TIM2 | 16-bit | Up | $2^{n}$ <br> $n=0$ to 15 | 3 | None | No | No | No | No |
| TIM3 | 16-bit | Up | $2^{n}$ <br> $n=0$ to 15 | 2 | None | No | No | No | No |

## TIM1 - advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and bridge driver.

- 16-bit up, down and up/down AR (auto-reload) counter with 16-bit fractional prescaler.
- Four independent CAPCOM channels configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output
- Trigger module which allows the interaction of TIM1 with other on-chip peripherals. In the present implementation it is possible to trigger the ADC upon a timer event.
- External trigger to change the timer behavior depending on external signals
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Interrupt sources: 4 x input capture/output compare, 1 x overflow/update, 1 x break


## TIM2, TIM3-16-bit general purpose timers

- 16-bit auto-reload up-counter
- 15-bit prescaler adjustable to fixed power of two ratios $1 \ldots 32768$
- Timers with three or two individually configurable CAPCOM channels
- Interrupt sources: 2 or 3 x input capture/output compare, 1 x overflow/update


### 5.7.5 Basic timer

The typical usage of this timer (TIM4) is the generation of a clock tick.
Table 7. TIM4

| Timer | Counter <br> width | Counter <br> type | Prescaler <br> factor | Channels | Inverted <br> outputs | Repetition <br> counter | trigger <br> unit | External <br> trigger | Break <br> input |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIM4 | 8-bit | Up | $2^{n}$ <br> $n=0$ to 7 | 0 | None | No | No | No | No |

- 8-bit auto-reload, adjustable prescaler ratio to any power of two from 1 to 128
- Clock source: master clock
- Interrupt source: $1 \times$ overflow/update


### 5.8 Analog to digital converter (ADC)

The STM8A products described in this datasheet contain a 10-bit successive approximation ADC with up to 16 multiplexed input channels, depending on the package.

The ADC name differs between the datasheet and the STM8A/S reference manual (see Table 8).

Table 8. ADC naming

| Peripheral name in datasheet | Peripheral name in reference manual <br> (RM0016) |
| :---: | :---: |
| ADC | ADC2 |

## ADC features

- 10-bit resolution
- Single and continuous conversion modes
- Programmable prescaler: $\mathrm{f}_{\text {MASTER }}$ divided by 2 to 18
- Conversion trigger on timer events, and external events
- Interrupt generation at end of conversion
- Selectable alignment of 10-bit data in $2 \times 8$ bit result registers
- Shadow registers for data consistency
- $A D C$ input range: $\mathrm{V}_{S S A} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {DDA }}$
- Schmitt-trigger on analog inputs can be disabled to reduce power consumption


### 5.9 Communication interfaces

The following sections give a brief overview of the communication peripheral. Some peripheral names differ between the datasheet and STM8S series and STM8AF series 8-bit microcontrollers reference manual (see Table 9).

Table 9. Communication peripheral naming correspondence

| Peripheral name in datasheet | Peripheral name in reference manual <br> (RM0016) |
| :---: | :---: |
| USART | UART1 |
| LINUART | UART3 |

### 5.9.1 Universal synchronous/asynchronous receiver transmitter (USART)

The devices covered by this datasheet contain one USART interface. The USART can operate in standard SCI mode (serial communication interface, asynchronous) or in SPI emulation mode. It is equipped with a 16 bit fractional prescaler. It features LIN master support.

Detailed feature list:

- Full duplex, asynchronous communications
- NRZ standard format (mark/space)
- High-precision baud rate generator system
- Common programmable transmit and receive baud rates up to $f_{\text {MASTER }} / 16$
- Programmable data word length (8 or 9 bits)
- Configurable stop bits: Support for 1 or 2 stop bits
- LIN master mode:
- LIN break and delimiter generation
- LIN break and delimiter detection with separate flag and interrupt source for readback checking.
- Transmitter clock output for synchronous communication
- Separate enable bits for transmitter and receiver
- Transfer detection flags:
- Receive buffer full
- Transmit buffer empty
- End of transmission flags
- Parity control:
- Transmits parity bit
- Checks parity of received data byte
- Four error detection flags:
- Overrun error
- Noise error
- Frame error
- Parity error
- Six interrupt sources with flags:
- Transmit data register empty
- Transmission complete
- Receive data register full
- Idle line received
- Parity error
- LIN break and delimiter detection
- Two interrupt vectors:
- Transmitter interrupt
- Receiver interrupt
- Reduced power consumption mode
- Wakeup from mute mode (by idle line detection or address mark detection)
- Two receiver wakeup modes:
- Address bit (MSB)
- Idle line


### 5.9.2 Universal asynchronous receiver/transmitter with LIN support (LINUART)

The devices covered by this datasheet contain one LINUART interface. The interface is available on all the supported packages. The LINUART is an asynchronous serial communication interface which supports extensive LIN functions tailored for LIN slave applications. In LIN mode it is compliant to the LIN standards rev 1.2 to rev 2.2.

Detailed feature list:

## LIN mode

## Master mode

- LIN break and delimiter generation
- LIN break and delimiter detection with separate flag and interrupt source for read back checking.


## Slave mode

- Autonomous header handling - one single interrupt per valid header
- Mute mode to filter responses
- Identifier parity error checking
- LIN automatic resynchronization, allowing operation with internal RC oscillator (HSI) clock source
- Break detection at any time, even during a byte reception
- Header errors detection:
- Delimiter too short
- Synch field error
- Deviation error (if automatic resynchronization is enabled)
- Framing error in synch field or identifier field
- Header time-out


## UART mode

- Full duplex, asynchronous communications - NRZ standard format (mark/space)
- High-precision baud rate generator
- A common programmable transmit and receive baud rates up to $f_{\text {MASTER }} / 16$
- Programmable data word length (8 or 9 bits) - 1 or 2 stop bits - parity control
- Separate enable bits for transmitter and receiver
- Error detection flags
- Reduced power consumption mode
- Multi-processor communication - enter mute mode if address match does not occur
- Wakeup from mute mode (by idle line detection or address mark detection)
- Two receiver wakeup modes:
- Address bit (MSB)
- Idle line


### 5.9.3 Serial peripheral interface (SPI)

The devices covered by this datasheet contain one SPI. The SPI is available on all the supported packages.

- Maximum speed: $10 \mathrm{Mbit} / \mathrm{s}$ or $\mathrm{f}_{\text {MASTER }} / 2$ for master, 8 Mbit/s or $\mathrm{f}_{\text {MASTER }} / 2$ for slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on two lines with a possible bidirectional data line
- Master or slave operation - selectable by hardware or software
- CRC calculation
- 1 byte Tx and Rx buffer
- Slave mode/master mode management by hardware or software for both master and slave
- Programmable clock polarity and phase
- Programmable data order with MSB-first or LSB-first shifting
- Dedicated transmission and reception flags with interrupt capability
- SPI bus busy status flag
- Hardware CRC feature for reliable communication:
- CRC value can be transmitted as last byte in Tx mode
- CRC error checking for last received byte


### 5.9.4 Inter integrated circuit $\left(I^{2} C\right)$ interface

The devices covered by this datasheet contain one $I^{2} C$ interface. The interface is available on all the supported packages.

- $\quad I^{2} \mathrm{C}$ master features:
- Clock generation
- Start and stop generation
- $\quad I^{2} \mathrm{C}$ slave features:
- Programmable $\mathrm{I}^{2} \mathrm{C}$ address detection
- Stop bit detection
- Generation and detection of 7-bit/10-bit addressing and general call
- Supports different communication speeds:
- Standard speed (up to 100 kHz ),
- Fast speed (up to 400 kHz )
- $\quad$ Status flags:
- Transmitter/receiver mode flag
- End-of-byte transmission flag
- $\quad I^{2} \mathrm{C}$ busy flag
- Error flags:
- Arbitration lost condition for master mode
- Acknowledgement failure after address/data transmission
- Detection of misplaced start or stop condition
- Overrun/underrun if clock stretching is disabled
- Interrupt:
- Successful address/data communication
- Error condition
- Wakeup from Halt
- Wakeup from Halt on address detection in slave mode


### 5.9.5 Controller area network interface (beCAN)

The beCAN controller (basic enhanced CAN), interfaces the CAN network and supports the CAN protocol version 2.0A and B. It is equipped with a receive FIFO and a very versatile filter bank. Together with a filter match index, this allows a very efficient message handling in today's car network architectures. The CPU is significantly unloaded. The maximum transmission speed is $1 \mathrm{Mbit} / \mathrm{s}$.

## Transmission

- Three transmit mailboxes
- Configurable transmit priority by identifier or order request


## Reception

- 11- and 29-bit ID
- 1 receive FIFO (3 messages deep)
- Software-efficient mailbox mapping at a unique address space
- FMI (filter match index) stored with message for quick message association
- Configurable FIFO overrun
- Time stamp on SOF reception
- 6 filter banks, $2 \times 32$ bytes (scalable to $4 \times 16$-bit) each, enabling various masking configurations, such as 12 filters for 29-bit ID or 48 filters for 11-bit ID.
- Filtering modes (mixable):
- Mask mode permitting ID range filtering
- ID list mode


## Interrupt management

- Maskable interrupt
- Software-efficient mailbox mapping at a unique address space


### 5.10 Input/output specifications

The product features four I/O types:

- Standard I/O 2 MHz
- Fast I/O up to 10 MHz
- High sink $8 \mathrm{~mA}, 2 \mathrm{MHz}$
- True open drain ( $\mathrm{I}^{2} \mathrm{C}$ interface)

To decrease EMI (electromagnetic interference), high sink I/Os have a limited maximum slew rate. The rise and fall times are similar to those of standard I/Os.

The analog inputs are equipped with a low leakage analog switch. Additionally, the schmitttrigger input stage on the analog I/Os can be disabled in order to reduce the device standby consumption.

STM8A I/Os are designed to withstand current injection. For a negative injection current of 4 mA , the resulting leakage current in the adjacent input does not exceed $1 \mu \mathrm{~A}$. Thanks to this feature, external protection diodes against current injection are no longer required.
Caution: In STM8AF5286UC device, the following I/O ports are not automatically configured by hardware: PA3, PA4, PA5, PA6, PF4, PB6, PB7, PE0, PE1, PE2, PE3, PE6, PE7.
As a consequence, they must be put into one of the following configurations by software:

- configured as input with internal pull-up/down resistor,
- configured as output push-pull low.


## 6 Pinouts and pin description

### 6.1 Package pinouts

Figure 3. LQFP 80-pin pinout


1. The CAN interface is only available on STM8AF52xx product lines.
2. (HS) stands for high sink capability.

Figure 4. LQFP 64-pin pinout


1. The CAN interface is only available on STM8AF52xx product lines.
2. HS stands for high sink capability.

Figure 5. LQFP 48-pin pinout


1. The CAN interface is only available on STM8AF52xx product lines.
2. HS stands for high sink capability.

Figure 6. STM8AF62xx LQFP/VFQFPN 32-pin pinout


1. HS stands for high sink capability.

Figure 7. STM8AF52x6 VFQFPN32 32-pin pinout


1. The following I/O ports are not automatically configured by hardware: PA3, PA4, PA5, PA6, PF4, PB6, PB7, PE0, PE1, PE2, PE3, PE6, PE7. As a consequence, they must be put into one of the following configurations by software:

- configured as input with internal pull-up/down resistor,
- configured as output push-pull low.

2. HS stands for high sink capability.

Table 10. Legend/abbreviation for the pin description table

| Type | I= input, O = output, S = power supply |  |
| :--- | :--- | :--- |
| Level | Input | CM = CMOS (standard for all I/Os) |
|  | Output | HS = high sink (8 mA) |
| Output speed | O1 = Standard (up to 2 MHz ) <br> O2 = Fast (up to 10 MHz ) <br> O3 = Fast/slow programmability with slow as default state after reset <br> O4 = Fast/slow programmability with fast as default state after reset |  |
|  | Input | float = floating, wpu = weak pull-up |
|  | Output | T = true open drain, OD = open drain, PP = push pull <br> Unless otherwise specified, the pin state is the same during the reset phase (i.e. <br> "under reset") and after internal reset release (i.e. at reset state). |

Table 11. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description

| Pin number |  |  |  |  | Pin name | $\stackrel{\otimes}{2}$ | Input |  |  | Output |  |  |  | Main function (after reset) | Default alternate function | Alternate function after remap [option bit] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 0 \\ & \stackrel{1}{1} \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { U } \\ & 0 \\ & 01 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \infty \\ & \substack{1 \\ 0 \\ u \\ 0 \\ \hline \\ \hline} \end{aligned}$ |  |  |  |  |  | $\frac{2}{2}$ |  |  |  | O | $\left\|\frac{\mathbf{a}}{\mathbf{a}}\right\|$ |  |  |  |
| 1 | 1 | 1 | 1 | 1 | NRST | I/O | - | X | - | - | - | - | - | Reset |  | - |
| 2 | 2 | 2 | 2 | 2 | PA1/OSCIN ${ }^{(1)}$ | I/O | X | X | - | - | 01 | X | X | Port A1 | Resonator/ crystal in | - |
| 3 | 3 | 3 | 3 | 3 | PA2/OSCOUT | I/O | X | X | X | - | 01 | X | X | Port A2 | Resonator crystal out | - |
| 4 | 4 | 4 | - | - | $\mathrm{V}_{\text {SSIO_1 }}$ | S | - | - | - | - | - | - | - | I/O ground |  | - |
| 5 | 5 | 5 | 4 | 4 | $\mathrm{V}_{\text {SS }}$ | S | - | - | - | - | - | - | - | Digital ground |  | - |
| 6 | 6 | 6 | 5 | 5 | VCAP | S | - | - | - | - | - | - | - | 1.8 V regulator capacitor |  | - |
| 7 | 7 | 7 | 6 | 6 | $V_{D D}$ | S | - | - | - | - | - | - | - | Digital power supply |  | - |
| 8 | 8 | 8 | 7 | 7 | V ${ }_{\text {DDIO_1 }}$ | S | - | - | - | - | - | - | - | I/O power supply |  | - |
| 9 | 9 | 9 | - | - | PA3/TIM2_CH3 | I/O | X | X | X | - | 01 | X | X | Port A3 | Timer 2channel 3 | $\begin{aligned} & \hline \text { TIM3_CH1 } \\ & \text { [AFR1] } \end{aligned}$ |
| 10 | 10 | 10 | - | - | PA4/USART_RX | I/O | X | X | X | - | O3 | X | X | Port A4 | USART receive | - |
| 11 | 11 | 11 | - | - | PA5/USART_TX | I/O | X | X | X | - | O3 | X | X | Port A5 | USART transmit | - |
| 12 | 12 | 12 | - | 8 | $\underset{(2)}{\mathrm{PA} / \mathrm{USART}} \mathrm{CK}^{2}$ | I/O | X | X | X | - | O3 | X | X | Port A6 | USART synchro nous clock | - |
| 13 | - | - | - | - | PH0 | I/O | X | X | - | HS | O3 | X | X | Port H0 | - | - |
| 14 | - | - | - | - | PH1 | I/O | X | X | - | HS | O3 | X | X | Port H1 | - | - |
| 15 | - | - | - | - | PH2 | I/O | X | X | - | - | O1 | X | X | Port H2 | - | - |
| 16 | - | - | - | - | PH3 | I/O | X | X | - | - | 01 | X | X | Port H3 | - | - |
| 17 | 13 | - | - | - | PF7/AIN15 | I/O | X | X | - | - | 01 | X | X | Port F7 | Analog input 15 | - |
| 18 | 14 | - | - | - | PF6/AIN14 | I/O | X | X | - | - | 01 | X | X | Port F6 | Analog input 14 | - |
| 19 | 15 | - | - | - | PF5/AIN13 | I/O | X | X | - | - | 01 | X | X | Port F5 | Analog input 13 | - |
| 20 | 16 | - | 8 | - | PF4/AIN12 | I/O | X | X | - | - | 01 | X | X | Port F4 | Analog input 12 | - |
| 21 | 17 | - | - | - | PF3/AIN11 | I/O | X | X | - | - | 01 | X | X | Port F3 | Analog input 11 | - |

Table 11. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description (continued)

| Pin number |  |  |  |  |  |  |  | nput |  |  | Out |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0.0 \\ & 00 \\ & 01 \\ & \hline 1 \end{aligned}$ | $\begin{aligned} & \text { U } \\ & 0 \\ & \stackrel{1}{1} \\ & \underset{O}{O} \end{aligned}$ | io $\stackrel{1}{u}$ 0 |  | STM8AF52x6 VFQFPN32 | Pin name | $\stackrel{\otimes}{2}$ | 은 흔 은 | $\begin{aligned} & 5 \\ & \frac{2}{3} \end{aligned}$ |  |  | $\begin{aligned} & \text { ס} \\ & \text { © } \\ & \dot{0} \end{aligned}$ | O | $\frac{0}{\mathrm{a}}$ | Main function (after reset) | Default alternate function | Alternate function after remap [option bit] |
| 22 | 18 | - | - | - | $\mathrm{V}_{\text {REF+ }}$ | S | - | - | - | - | - | - | - | $\begin{array}{r} \text { ADC } \\ \text { refe } \\ \text { vol } \end{array}$ | positive ence age | - |
| 23 | 19 | 13 | 9 | 9 | $V_{\text {DDA }}$ | S | - | - | - | - | - | - | - | Analog po | wer supply | - |
| 24 | 20 | 14 | 10 | 10 | $\mathrm{V}_{\text {SSA }}$ | S | - | - | - | - | - | - | - | Analog | ground | - |
| 25 | 21 | - | - | - | $V_{\text {REF }}$ | S | - | - | - | - | - | - | - | $\begin{array}{r} \mathrm{ADC} \\ \text { referen } \end{array}$ | egative e voltage | - |
| 26 | 22 | - | - | - | PFO/AIN10 | I/O | X | X | - | - | 01 | X | X | Port F0 | Analog input 10 | - |
| 27 | 23 | 15 | - | - | PB7/AIN7 | I/O | X | X | X | - | 01 | X | X | Port B7 | Analog input 7 | - |
| 28 | 24 | 16 | - | - | PB6/AIN6 | I/O | X | X | X | - | 01 | X | X | Port B6 | Analog input 6 | ${ }^{-}$ |
| 29 | 25 | 17 | 11 | 11 | PB5/AIN5 | I/O | X | X | X | - | 01 | X | X | Port B5 | Analog input 5 | $\begin{aligned} & \mathrm{I}^{2} \mathrm{C}=\text { SDA } \\ & \text { [AFR6] } \end{aligned}$ |
| 30 | 26 | 18 | 12 | 12 | PB4/AIN4 | I/O | X | X | X | - | 01 | X | X | Port B4 | Analog input 4 | $\begin{aligned} & \mathrm{I}^{2} \mathrm{C}=\mathrm{SCL} \\ & \text { [AFR6] } \end{aligned}$ |
| 31 | 27 | 19 | 13 | 13 | PB3/AIN3 | I/O | X | X | X | - | 01 | X | X | Port B3 | Analog input 3 | $\begin{gathered} \text { TIM1_ETR } \\ \text { [AFR5] } \end{gathered}$ |
| 32 | 28 | 20 | 14 | 14 | PB2/AIN2 | I/O | X | X | X | - | 01 | X | X | Port B2 | Analog input | $\begin{aligned} & \text { TIM1_CH3N } \\ & \text { [AFR5] } \end{aligned}$ |
| 33 | 29 | 21 | 15 | 15 | PB1/AIN1 | I/O | X | X | X | - | 01 | X | X | Port B1 | Analog input 1 | $\begin{gathered} \hline \text { TIM1_CH2N } \\ \text { [AFR5] } \end{gathered}$ |
| 34 | 30 | 22 | 16 | 16 | PBO/AIN0 | I/O | X | X | X | - | 01 | X | X | Port B0 | Analog input 0 | $\begin{aligned} & \hline \text { TIM1_CH1N } \\ & \text { [AFR5] } \end{aligned}$ |
| 35 | - | - | - | - | PH4/TIM1_ETR | I/O | X | X | - | - | 01 | X | X | Port H4 | Timer 1 trigger input | - |
| 36 | - | - | - | - | $\begin{gathered} \mathrm{PH} 5 / \\ \text { TIM1_CH3N } \end{gathered}$ | I/O | X | X | - | - | 01 | X | X | Port H5 | Timer 1 inverted channel 3 | - |
| 37 | - | - | - | - | $\begin{gathered} \text { PH6/ } \\ \text { TIM1_CH2N } \end{gathered}$ | I/O | X | X | - | - | 01 | X | X | Port H6 | Timer 1inverted channel 2 | - |

Table 11．STM8AF526x／8x／Ax and STM8AF6269／8x／Ax pin description（continued）

| Pin number |  |  |  |  | Pin name | $\stackrel{\otimes}{\stackrel{\circ}{\lambda}}$ | Input |  |  | Output |  |  |  | Main function （after reset） | Default alternate function | Alternate function after remap ［option bit］ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 0 . \\ & \stackrel{1}{1} \\ & 0 \\ & \hline 1 \end{aligned}$ |  |  |  | ZENdコOコ＾9xZG」シ8W」S |  |  | 은 든 은 | $\begin{aligned} & \frac{2}{2} \\ & 3 \\ & 3 \end{aligned}$ |  |  | $\begin{aligned} & \text { ס} \\ & \text { © } \\ & \dot{0} \end{aligned}$ | O | $\frac{\square}{2}$ |  |  |  |
| 38 | － | － | － | － | $\begin{gathered} \mathrm{PH} 7 / \\ \text { TIM1_CH1N } \end{gathered}$ | I／O | X | X | － | － | 01 | X | X | Port H7 | Timer 1 － inverted channel 2 | － |
| 39 | 31 | 23 | － | － | PE7／AIN8 | I／O | X | X | － | － | 01 | X | X | Port E7 | Analog input 8 | － |
| 40 | 32 | 24 |  |  | PE6／AIN9 | I／O | X | X | X | － | 01 | X | X | Port E6 | Analog input 9 | － |
| 41 | 33 | 25 | 17 | 17 | PE5／SPI＿NSS ${ }^{(2)}$ | I／O | X | X | X | － | 01 | X | X | Port E5 | SPI master／ slave select | － |
| 42 | － | － | － | － | PCO／ADC＿ETR | I／O | X | X | X | － | 01 | X | X | Port C0 | ADC trigger input | － |
| 43 | 34 | 26 | 18 | 18 | PC1／TIM1＿CH1 | I／O | X | X | X | HS | O3 | X | X | Port C1 | Timer 1 － channel 1 | － |
| 44 | 35 | 27 | 19 | 19 | PC2／TIM1＿CH2 | I／O | X | X | X | HS | O3 | X | X | Port C2 | Timer 1－ channel 2 | － |
| 45 | 36 | 28 | 20 | 20 | PC3／TIM1＿CH3 | I／O | X | X | X | HS | O3 | X | X | Port C3 | Timer 1 － channel 3 | － |
| 46 | 37 | 29 | 21 | 21 | PC4／TIM1＿CH4 | I／O | X | X | X | HS | O3 | X | X | Port C4 | Timer 1 － channel 4 | － |
| 47 | 38 | 30 | 22 | 22 | PC5／SPI＿SCK ${ }^{(2)}$ | I／O | X | X | X | － | O3 | X | X | Port C5 | SPI clock | － |
| 48 | 39 | 31 | － | － | $\mathrm{V}_{\text {SSIO＿2 }}$ | S | － | － | － | － | － | － | － | I／O g | ground | － |
| 49 | 40 | 32 | － | － | $\mathrm{V}_{\text {DDIO＿2 }}$ | S | － | － | － | － | － | － | － | I／O pow | er supply | － |
| 50 | 41 | 33 | 23 | － | $\underset{(2)}{\mathrm{PC} 6 / \mathrm{SPI}_{2} \mathrm{MOSI}}$ | I／O | X | X | X | － | O3 | X | X | Port C6 | SPI master out／ slave in | － |
| 51 | 42 | 34 | 24 | － | $\underset{(2)}{\mathrm{PC} 7 / \mathrm{SPI}_{1} \mathrm{MISO}}$ | I／O | X | X | X | － | O3 | X | X | Port C7 | $\begin{gathered} \text { SPImaster } \\ \text { in/ slave } \\ \text { out } \end{gathered}$ | － |
| 52 | 43 | 35 | － | 23 | PGO／CAN＿TX | I／O | X | X | － | － | 01 | X | X | Port G0 | CAN transmit | － |
| 53 | 44 | 36 | － | 24 | PG1／CAN＿RX | I／O | X | X | － | － | 01 | X | X | Port G1 | CAN receive | － |
| 54 | 45 | － | － | － | PG2 | I／O | X | X | － | － | O1 | X | X | Port G2 | － | － |

Table 11. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description (continued)

| Pin number |  |  |  |  | Pin name | $\stackrel{\otimes}{2}$ | Input |  |  | Output |  |  |  | Main function (after reset) | Default alternate function | Alternate function after remap [option bit] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \pm \\ & 0 \\ & 0 \\ & \text { O} \\ & \text { O} \end{aligned}$ |  |  |  |  |  | 은 흔 은 | $\begin{aligned} & \frac{2}{2} \\ & \frac{2}{3} \end{aligned}$ |  |  | $\begin{aligned} & \text { す } \\ & \text { む̀ } \\ & \text { in } \end{aligned}$ | O | $\frac{0}{a}$ |  |  |  |
| 55 | 46 | - | - | - | PG3 | I/O | X | X | - | - | 01 | X | X | Port G3 | - | - |
| 56 | 47 | - | - | - | PG4 | I/O | X | X | - | - | 01 | X | X | Port G4 | - | - |
| 57 | 48 | - | - | - | PIO | I/O | X | X | - | - | 01 | X | X | Port 10 | - | - |
| 58 | - | - | - | - | PI1 | I/O | X | X | - | - | 01 | X | X | Port 11 | - | - |
| 59 | - | - | - | - | PI2 | I/O | X | X | - | - | 01 | X | X | Port 12 | - | - |
| 60 | - | - | - | - | PI3 | I/O | X | X | - | - | 01 | X | X | Port 13 | - | - |
| 61 | - | - | - | - | PI4 | I/O | X | X | - | - | 01 | X | X | Port 14 | - | - |
| 62 | - | - | - | - | PI5 | I/O | X | X | - | - | 01 | X | X | Port 15 | - | - |
| 63 | 49 | - | - | - | PG5 | I/O | X | X | - | - | 01 | X | X | Port G5 | - | - |
| 64 | 50 | - | - | - | PG6 | I/O | X | X | - | - | 01 | X | X | Port G6 | - | - |
| 65 | 51 | - | - | - | PG7 | I/O | X | X | - | - | 01 | X | X | Port G7 | - | - |
| 66 | 52 | - | - | - | PE4 | I/O | X | X | X | - | 01 | X | X | Port E4 | - | - |
| 67 | 53 | 37 | - | - | PE3/TIM1_BKIN | I/O | X | X | X | - | 01 | X | X | Port E3 | Timer 1break input | - |
| 68 | 54 | 38 | - | - | PE2/I ${ }^{2} \mathrm{C}$ _SDA | I/O | X | - | X | - | 01 | $\mathrm{T}^{(3)}$ | - | Port E2 | $1^{2} \mathrm{C}$ data | - |
| 69 | 55 | 39 | - | - | PE1/I ${ }^{2} \mathrm{C}$ _SCL | I/O | X | - | X | - | 01 | $\mathrm{T}^{(3)}$ | - | Port E1 | $1^{2} \mathrm{C}$ clock | - |
| 70 | 56 | 40 | - | - | PE0/CLK_CCO | I/O | X | X | X | - | O3 | X | X | Port E0 | Configurab le clock output | - |
| 71 | - | - | - | - | P16 | I/O | X | X | - | - | 01 | X | X | Port 16 | - | - |
| 72 | - | - | - | - | PI7 | I/O | X | X | - | - | 01 | X | X | Port 17 | - | - |
| 73 | 57 | 41 | 25 | 25 | PD0/TIM3_CH2 | I/O | X | X | X | HS | O3 | X | X | Port D0 | Timer 3 channel 2 | ```TIM1_BKIN [AFR3]/ CLK_CCO [AFR2]``` |
| 74 | 58 | 42 | 26 | 26 | PD1/SWIM ${ }^{(4)}$ | I/O | X | X | X | HS | O4 | X | X | Port D1 | SWIM data interface | - |
| 75 | 59 | 43 | 27 | 27 | PD2/TIM3_CH1 | I/O | X | X | X | HS | O3 | X | X | Port D2 | Timer 3 channel 1 | $\begin{gathered} \hline \text { TIM2_CH3 } \\ \text { [AFR1] } \end{gathered}$ |
| 76 | 60 | 44 | 28 | 28 | PD3/TIM2_CH2 | I/O | X | X | X | HS | O3 | X | X | Port D3 | Timer 2 channel 2 | $\begin{gathered} \text { ADC_ETR } \\ \text { [AFRO] } \end{gathered}$ |
| 77 | 61 | 45 | 29 | 29 | $\begin{gathered} \text { PD4/TIM2_CH1/ } \\ \text { BEEP } \end{gathered}$ | I/O | X | X | X | HS | O3 | X | X | Port D4 | Timer 2 channel 1 | BEEP output [AFR7] |

Table 11. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description (continued)


1. In Halt/Active-halt mode, this pin behaves as follows:

- The input/output path is disabled.
- If the HSE clock is used for wakeup, the internal weak pull-up is disabled.
- If the HSE clock is off, the internal weak pull-up setting is used. It is configured through Px_CR1[7:0] bits of the
corresponding port control register. Px_CR1[7:0] bits must be set correctly to ensure that the pin is not left floating in Halt/Active-halt mode.

2. SPI and USTART are not available in STM8AF5286UC, refer to Figure 7: STM8AF52x6 VFQFPN32 32-pin pinout for the pin names.
3. In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, week pull-up and protection diode to $V_{D D}$ are not implemented)
4. The PD1 pin is in input pull-up during the reset phase and after reset release.
5. If this pin is configured as interrupt pin, it will trigger the TLI.

### 6.2 Alternate function remapping

As shown in the rightmost column of Table 11, some alternate functions can be remapped at different I/O ports by programming one of eight AFR (alternate function remap) option bits. Refer to Section 9: Option bytes on page 54. When the remapping option is active, the default alternate function is no longer available.

To use an alternate function, the corresponding peripheral must be enabled in the peripheral registers.

Alternate function remapping does not effect GPIO capabilities of the I/O ports (see the GPIO section of STM8S series and STM8AF series 8-bit microcontrollers reference manual, RM0016).

## $7 \quad$ Memory and register map

### 7.1 Memory map

Figure 8. Register and memory map


Table 12. Memory model 128K

| Flash program <br> memory size | Flash program <br> memory end <br> address | RAM size | RAM end <br> address | Stack roll-over <br> address |
| :---: | :---: | :---: | :---: | :---: |
| 128 K | $0 \times 0027 \mathrm{FFF}$ |  | $0 \times 0017 \mathrm{FF}$ | $0 \times 001400$ |
| 64 K | $0 \times 0017 \mathrm{FFF}$ | 6 K | $0 \times 00$ |  |
| 32 K | $0 \times 000 \mathrm{FFFF}$ |  |  |  |

### 7.2 Register map

In this section the memory and register map of the devices covered by this datasheet is described. For a detailed description of the functionality of the registers, refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual, RM0016.

Table 13. I/O port hardware register map

| Address | Block | Register label | Register name | Reset status |
| :---: | :---: | :---: | :---: | :---: |
| 0x00 5000 | Port A | PA_ODR | Port A data output latch register | $0 \times 00$ |
| 0x00 5001 |  | PA_IDR | Port A input pin value register | $0 \mathrm{xXX}{ }^{(1)}$ |
| 0x00 5002 |  | PA_DDR | Port A data direction register | $0 \times 00$ |
| 0x00 5003 |  | PA_CR1 | Port A control register 1 | $0 \times 00$ |
| 0x00 5004 |  | PA_CR2 | Port A control register 2 | 0x00 |
| 0x00 5005 | Port B | PB_ODR | Port B data output latch register | $0 \times 00$ |
| 0x00 5006 |  | PB_IDR | Port B input pin value register | $0 \mathrm{xXX}{ }^{(1)}$ |
| 0x00 5007 |  | PB_DDR | Port B data direction register | $0 \times 00$ |
| 0x00 5008 |  | PB_CR1 | Port B control register 1 | 0x00 |
| 0x00 5009 |  | PB_CR2 | Port B control register 2 | 0x00 |
| 0x00 500A | Port C | PC_ODR | Port C data output latch register | $0 \times 00$ |
| 0x00 500B |  | PB_IDR | Port C input pin value register | $0 \mathrm{xXX}{ }^{(1)}$ |
| 0x00 500C |  | PC_DDR | Port C data direction register | $0 \times 00$ |
| 0x00 500D |  | PC_CR1 | Port C control register 1 | 0x00 |
| 0x00 500E |  | PC_CR2 | Port C control register 2 | 0x00 |
| 0x00 500F | Port D | PD_ODR | Port D data output latch register | $0 \times 00$ |
| 0x00 5010 |  | PD_IDR | Port D input pin value register | $0 \mathrm{xXX}{ }^{(1)}$ |
| 0x00 5011 |  | PD_DDR | Port D data direction register | $0 \times 00$ |
| 0x00 5012 |  | PD_CR1 | Port D control register 1 | $0 \times 02$ |
| 0x00 5013 |  | PD_CR2 | Port D control register 2 | 0x00 |

Table 13. I/O port hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
| :---: | :---: | :---: | :---: | :---: |
| 0x00 5014 | Port E | PE_ODR | Port E data output latch register | $0 \times 00$ |
| 0x00 5015 |  | PE_IDR | Port E input pin value register | $0 \mathrm{xXX}{ }^{(1)}$ |
| 0x00 5016 |  | PE_DDR | Port E data direction register | $0 \times 00$ |
| 0x00 5017 |  | PE_CR1 | Port E control register 1 | $0 \times 00$ |
| 0x00 5018 |  | PE_CR2 | Port E control register 2 | $0 \times 00$ |
| 0x00 5019 | Port F | PF_ODR | Port F data output latch register | $0 \times 00$ |
| 0x00 501A |  | PF_IDR | Port F input pin value register | $0 \mathrm{xXX}{ }^{(1)}$ |
| 0x00 501B |  | PF_DDR | Port F data direction register | $0 \times 00$ |
| 0x00 501C |  | PF_CR1 | Port F control register 1 | $0 \times 00$ |
| 0x00 501D |  | PF_CR2 | Port F control register 2 | $0 \times 00$ |
| 0x00 501E | Port G | PG_ODR | Port G data output latch register | $0 \times 00$ |
| 0x00 501F |  | PG_IDR | Port G input pin value register | $0 \times X X^{(1)}$ |
| 0x00 5020 |  | PG_DDR | Port G data direction register | $0 \times 00$ |
| 0x00 5021 |  | PG_CR1 | Port G control register 1 | $0 \times 00$ |
| 0x00 5022 |  | PG_CR2 | Port G control register 2 | $0 \times 00$ |
| 0x00 5023 | Port H | PH_ODR | Port H data output latch register | $0 \times 00$ |
| 0x00 5024 |  | PH_IDR | Port H input pin value register | $0 \mathrm{xXX}{ }^{(1)}$ |
| 0x00 5025 |  | PH_DDR | Port H data direction register | $0 \times 00$ |
| 0x00 5026 |  | PH_CR1 | Port H control register 1 | 0x00 |
| 0x00 5027 |  | PH_CR2 | Port H control register 2 | $0 \times 00$ |
| 0x00 5028 | Port I | PI_ODR | Port I data output latch register | $0 \times 00$ |
| 0x00 5029 |  | PI_IDR | Port I input pin value register | $0 \times X X^{(1)}$ |
| 0x00 502A |  | PI_DDR | Port I data direction register | $0 \times 00$ |
| 0x00 502B |  | PI_CR1 | Port I control register 1 | $0 \times 00$ |
| 0x00 502C |  | PI_CR2 | Port I control register 2 | 0x00 |

1. Depends on the external circuitry.

Table 14. General hardware register map

| Address | Block | Register label | Register name | Reset status |
| :---: | :---: | :---: | :---: | :---: |
| 0x00 505A | Flash | FLASH_CR1 | Flash control register 1 | 0x00 |
| 0x00 505B |  | FLASH_CR2 | Flash control register 2 | 0x00 |
| 0x00 505C |  | FLASH_NCR2 | Flash complementary control register 2 | 0xFF |
| 0x00 505D |  | FLASH_FPR | Flash protection register | 0x00 |
| 0x00 505E |  | FLASH_NFPR | Flash complementary protection register | 0xFF |
| 0x00 505F |  | FLASH_IAPSR | Flash in-application programming status register | 0x40 |
| $\begin{array}{\|c} 0 \times 005060 \text { to } \\ 0 \times 005061 \end{array}$ | Reserved area (2 bytes) |  |  |  |
| 0x00 5062 | Flash | FLASH_PUKR | Flash Program memory unprotection register | 0x00 |
| 0x00 5063 | Reserved area (1 byte) |  |  |  |
| 0x00 5064 | Flash | FLASH_DUKR | Data EEPROM unprotection register | 0x00 |
| $0 \times 005065$ to $0 \times 00509 \mathrm{~F}$ | Reserved area (59 bytes) |  |  |  |
| 0x00 50A0 | ITC | EXTI_CR1 | External interrupt control register 1 | 0x00 |
| 0x00 50A1 |  | EXTI_CR2 | External interrupt control register 2 | 0x00 |
| $\begin{array}{\|l} 0 \times 0050 \mathrm{~A} 2 \text { to } \\ 0 \times 0050 \mathrm{~B} 2 \end{array}$ | Reserved area (17 bytes) |  |  |  |
| 0x00 50B3 | RST | RST_SR | Reset status register | $0 \times X X{ }^{(1)}$ |
| $\begin{array}{\|c\|} \hline 0 \times 0050 \mathrm{~B} 4 \text { to } \\ 0 \times 0050 \mathrm{BF} \end{array}$ | Reserved area (12 bytes) |  |  |  |
| 0x00 50C0 | CLK | CLK_ICKR | Internal clock control register | $0 \times 01$ |
| 0x00 50C1 |  | CLK_ECKR | External clock control register | 0x00 |
| 0x00 50C2 | Reserved area (1 byte) |  |  |  |

Table 14. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
| :---: | :---: | :---: | :---: | :---: |
| 0x00 50C3 | CLK | CLK_CMSR | Clock master status register | 0xE1 |
| 0x00 50C4 |  | CLK_SWR | Clock master switch register | 0xE1 |
| 0x00 50C5 |  | CLK_SWCR | Clock switch control register | 0xXX |
| 0x00 50C6 |  | CLK_CKDIVR | Clock divider register | 0x18 |
| 0x00 50C7 |  | CLK_PCKENR1 | Peripheral clock gating register 1 | 0xFF |
| 0x00 50C8 |  | CLK_CSSR | Clock security system register | 0x00 |
| 0x00 50C9 |  | CLK_CCOR | Configurable clock control register | 0x00 |
| 0x00 50CA |  | CLK_PCKENR2 | Peripheral clock gating register 2 | 0xFF |
| 0x00 50CB |  | Reserved area (1 byte) |  |  |
| 0x00 50CC |  | CLK_HSITRIMR | HSI clock calibration trimming register | $0 \times 00$ |
| 0x00 50CD |  | CLK_SWIMCCR | SWIM clock control register | $\begin{gathered} \text { 0bXXXX } \\ \text { XXX0 } \end{gathered}$ |
| $\begin{aligned} & 0 \times 0050 \mathrm{CE} \\ & \text { to } 0 \times 0050 \mathrm{DO} \end{aligned}$ | Reserved area (3 bytes) |  |  |  |
| 0x00 50D1 | WWDG | WWDG_CR | WWDG control register | 0x7F |
| 0x00 50D2 |  | WWDG_WR | WWDR window register | 0x7F |
| $\begin{gathered} 0 \times 0050 \mathrm{D} 3 \text { to } \\ 0 \times 0050 \mathrm{DF} \end{gathered}$ | Reserved area (13 bytes) |  |  |  |
| 0x00 50E0 | IWDG | IWDG_KR | IWDG key register | $0 x X X^{(2)}$ |
| 0x00 50E1 |  | IWDG_PR | IWDG prescaler register | $0 \times 00$ |
| 0x00 50E2 |  | IWDG_RLR | IWDG reload register | 0xFF |
| $\begin{gathered} 0 \times 0050 \mathrm{E} 3 \text { to } \\ 0 \times 0050 \mathrm{EF} \end{gathered}$ | Reserved area (13 bytes) |  |  |  |
| 0x00 50F0 | AWU | AWU_CSR1 | AWU control/status register 1 | 0x00 |
| 0x00 50F1 |  | AWU_APR | AWU asynchronous prescaler buffer register | 0x3F |
| 0x00 50F2 |  | AWU_TBR | AWU timebase selection register | $0 \times 00$ |
| 0x00 50F3 | BEEP | BEEP_CSR | BEEP control/status register | 0x1F |
| 0x00 50F4 to 0x00 50FF | Reserved area (12 bytes) |  |  |  |

Table 14. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
| :---: | :---: | :---: | :---: | :---: |
| 0x00 5200 | SPI | SPI_CR1 | SPI control register 1 | 0x00 |
| 0x00 5201 |  | SPI_CR2 | SPI control register 2 | 0x00 |
| 0x00 5202 |  | SPI_ICR | SPI interrupt control register | $0 \times 00$ |
| 0x00 5203 |  | SPI_SR | SPI status register | 0x02 |
| 0x00 5204 |  | SPI_DR | SPI data register | $0 \times 00$ |
| 0x00 5205 |  | SPI_CRCPR | SPI CRC polynomial register | $0 \times 07$ |
| 0x00 5206 |  | SPI_RXCRCR | SPI Rx CRC register | 0xFF |
| 0x00 5207 |  | SPI_TXCRCR | SPI Tx CRC register | 0xFF |
| $\begin{array}{\|c} 0 \times 005208 \text { to } \\ 0 \times 00520 \mathrm{~F} \end{array}$ | Reserved area (8 bytes) |  |  |  |
| 0x00 5210 | I2C | I2C_CR1 | I2C control register 1 | 0x00 |
| $0 \times 005211$ |  | I2C_CR2 | I2C control register 2 | 0x00 |
| 0x00 5212 |  | I2C_FREQR | I2C frequency register | 0x00 |
| 0x00 5213 |  | I2C_OARL | I2C own address register low | 0x00 |
| 0x00 5214 |  | I2C_OARH | I2C own address register high | 0x00 |
| 0x00 5215 |  |  |  |  |
| 0x00 5216 |  | I2C_DR | 12C data register | 0x00 |
| 0x00 5217 |  | I2C_SR1 | 12C status register 1 | 0x00 |
| 0x00 5218 |  | I2C_SR2 | I2C status register 2 | $0 \times 00$ |
| 0x00 5219 |  | I2C_SR3 | I2C status register 3 | 0x00 |
| 0x00 521A |  | I2C_ITR | I2C interrupt control register | 0x00 |
| 0x00 521B |  | I2C_CCRL | I2C clock control register low | $0 \times 00$ |
| 0x00 521C |  | 12C_CCRH | I2C clock control register high | 0x00 |
| 0x00 521D |  | I2C_TRISER | I2C TRISE register | 0x02 |
| $\begin{gathered} 0 \times 00521 \mathrm{E} \text { to } \\ 0 \times 00522 \mathrm{~F} \end{gathered}$ | Reserved area (18 bytes) |  |  |  |

Table 14. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
| :---: | :---: | :---: | :---: | :---: |
| $0 \times 005230$ | USART | UART1_SR | USART status register | 0xC0 |
| 0x00 5231 |  | UART1_DR | USART data register | 0xXX |
| 0x00 5232 |  | UART1_BRR1 | USART baud rate register 1 | 0x00 |
| 0x00 5233 |  | UART1_BRR2 | USART baud rate register 2 | 0x00 |
| 0x00 5234 |  | UART1_CR1 | USART control register 1 | 0x00 |
| 0x00 5235 |  | UART1_CR2 | USART control register 2 | 0x00 |
| 0x00 5236 |  | UART1_CR3 | USART control register 3 | 0x00 |
| $0 \times 005237$ |  | UART1_CR4 | USART control register 4 | 0x00 |
| 0x00 5238 |  | UART1_CR5 | USART control register 5 | 0x00 |
| 0x00 5239 |  | UART1_GTR | USART guard time register | 0x00 |
| 0x00 523A |  | UART1_PSCR | USART prescaler register | 0x00 |
| $\begin{gathered} 0 \times 00523 \mathrm{~B} \text { to } \\ 0 \times 00523 \mathrm{~F} \end{gathered}$ | Reserved area (5 bytes) |  |  |  |
| 0x00 5240 | LINUART | UART3_SR | LINUART status register | 0xC0 |
| 0x00 5241 |  | UART3_DR | LINUART data register | 0xXX |
| 0x00 5242 |  | UART3_BRR1 | LINUART baud rate register 1 | 0x00 |
| 0x00 5243 |  | UART3_BRR2 | LINUART baud rate register 2 | 0x00 |
| 0x00 5244 |  | UART3_CR1 | LINUART control register 1 | 0x00 |
| $0 \times 005245$ |  | UART3_CR2 | LINUART control register 2 | 0x00 |
| 0x00 5246 |  | UART3_CR3 | LINUART control register 3 | 0x00 |
| 0x00 5247 |  | UART3_CR4 | LINUART control register 4 | 0x00 |
| 0x00 5248 |  | Reserved |  |  |
| 0x00 5249 |  | UART3_CR6 | LINUART control register 6 | 0x00 |
| $\begin{gathered} 0 \times 00524 \mathrm{~A} \text { to } \\ 0 \times 00524 \mathrm{~F} \end{gathered}$ | Reserved area (6 bytes) |  |  |  |

Table 14. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
| :---: | :---: | :---: | :---: | :---: |
| 0x00 5250 | TIM1 | TIM1_CR1 | TIM1 control register 1 | 0x00 |
| $0 \times 005251$ |  | TIM1_CR2 | TIM1 control register 2 | 0x00 |
| 0x00 5252 |  | TIM1_SMCR | TIM1 slave mode control register | 0x00 |
| $0 \times 005253$ |  | TIM1_ETR | TIM1 external trigger register | 0x00 |
| 0x00 5254 |  | TIM1_IER | TIM1 Interrupt enable register | 0x00 |
| 0x00 5255 |  | TIM1_SR1 | TIM1 status register 1 | 0x00 |
| 0x00 5256 |  | TIM1_SR2 | TIM1 status register 2 | 0x00 |
| 0x00 5257 |  | TIM1_EGR | TIM1 event generation register | 0x00 |
| 0x00 5258 |  | TIM1_CCMR1 | TIM1 capture/compare mode register 1 | 0x00 |
| 0x00 5259 |  | TIM1_CCMR2 | TIM1 capture/compare mode register 2 | 0x00 |
| 0x00 525A |  | TIM1_CCMR3 | TIM1 capture/compare mode register 3 | 0x00 |
| 0x00 525B |  | TIM1_CCMR4 | TIM1 capture/compare mode register 4 | 0x00 |
| 0x00 525C |  | TIM1_CCER1 | TIM1 capture/compare enable register 1 | 0x00 |
| 0x00 525D |  | TIM1_CCER2 | TIM1 capture/compare enable register 2 | 0x00 |
| 0x00 525E |  | TIM1_CNTRH | TIM1 counter high | 0x00 |
| 0x00 525F |  | TIM1_CNTRL | TIM1 counter low | 0x00 |
| 0x00 5260 |  | TIM1_PSCRH | TIM1 prescaler register high | 0x00 |
| 0x00 5261 |  | TIM1_PSCRL | TIM1 prescaler register low | 0x00 |
| 0x00 5262 |  | TIM1_ARRH | TIM1 auto-reload register high | 0xFF |
| 0x00 5263 |  | TIM1_ARRL | TIM1 auto-reload register low | 0xFF |
| 0x00 5264 |  | TIM1_RCR | TIM1 repetition counter register | 0x00 |
| 0x00 5265 |  | TIM1_CCR1H | TIM1 capture/compare register 1 high | 0x00 |
| 0x00 5266 |  | TIM1_CCR1L | TIM1 capture/compare register 1 low | 0x00 |
| 0x00 5267 |  | TIM1_CCR2H | TIM1 capture/compare register 2 high | 0x00 |
| 0x00 5268 |  | TIM1_CCR2L | TIM1 capture/compare register 2 low | 0x00 |
| 0x00 5269 |  | TIM1_CCR3H | TIM1 capture/compare register 3 high | 0x00 |
| 0x00 526A |  | TIM1_CCR3L | TIM1 capture/compare register 3 low | 0x00 |
| 0x00 526B |  | TIM1_CCR4H | TIM1 capture/compare register 4 high | 0x00 |
| 0x00 526C |  | TIM1_CCR4L | TIM1 capture/compare register 4 low | 0x00 |
| 0x00 526D |  | TIM1_BKR | TIM1 break register | 0x00 |
| 0x00 526E |  | TIM1_DTR | TIM1 dead-time register | 0x00 |
| 0x00 526F |  | TIM1_OISR | TIM1 output idle state register | 0x00 |
| $\begin{aligned} & 0 \times 005270 \text { to } \\ & 0 \times 0052 \mathrm{FF} \end{aligned}$ | Reserved area (147 bytes) |  |  |  |

Table 14. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
| :---: | :---: | :---: | :---: | :---: |
| 0x00 5300 | TIM2 | TIM2_CR1 | TIM2 control register 1 | 0x00 |
| 0x00 5301 |  | TIM2_IER | TIM2 interrupt enable register | 0x00 |
| 0x00 5302 |  | TIM2_SR1 | TIM2 status register 1 | 0x00 |
| 0x00 5303 |  | TIM2_SR2 | TIM2 status register 2 | 0x00 |
| 0x00 5304 |  | TIM2_EGR | TIM2 event generation register | 0x00 |
| 0x00 5305 |  | TIM2_CCMR1 | TIM2 capture/compare mode register 1 | 0x00 |
| 0x00 5306 |  | TIM2_CCMR2 | TIM2 capture/compare mode register 2 | 0x00 |
| 0x00 5307 |  | TIM2_CCMR3 | TIM2 capture/compare mode register 3 | 0x00 |
| 0x00 5308 |  | TIM2_CCER1 | TIM2 capture/compare enable register 1 | 0x00 |
| 0x00 5309 |  | TIM2_CCER2 | TIM2 capture/compare enable register 2 | 0x00 |
| 0x00 530A |  | TIM2_CNTRH | TIM2 counter high | 0x00 |
| 0x00 530B |  | TIM2_CNTRL | TIM2 counter low | 0x00 |
| $00530 \mathrm{C0x}$ |  | TIM2_PSCR | TIM2 prescaler register | 0x00 |
| 0x00 530D |  | TIM2_ARRH | TIM2 auto-reload register high | 0xFF |
| 0x00 530E |  | TIM2_ARRL | TIM2 auto-reload register low | 0xFF |
| 0x00 530F |  | TIM2_CCR1H | TIM2 capture/compare register 1 high | 0x00 |
| 0x00 5310 |  | TIM2_CCR1L | TIM2 capture/compare register 1 low | 0x00 |
| 0x00 5311 |  | TIM2_CCR2H | TIM2 capture/compare reg. 2 high | 0x00 |
| 0x00 5312 |  | TIM2_CCR2L | TIM2 capture/compare register 2 low | 0x00 |
| 0x00 5313 |  | TIM2_CCR3H | TIM2 capture/compare register 3 high | 0x00 |
| 0x00 5314 |  | TIM2_CCR3L | TIM2 capture/compare register 3 low | 0x00 |
| $\begin{gathered} 0 \times 005315 \text { to } \\ 0 \times 00531 \mathrm{~F} \end{gathered}$ | Reserved area (11 bytes) |  |  |  |

Table 14. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
| :---: | :---: | :---: | :---: | :---: |
| 0x00 5320 | TIM3 | TIM3_CR1 | TIM3 control register 1 | 0x00 |
| 0x00 5321 |  | TIM3_IER | TIM3 interrupt enable register | 0x00 |
| 0x00 5322 |  | TIM3_SR1 | TIM3 status register 1 | $0 \times 00$ |
| 0x00 5323 |  | TIM3_SR2 | TIM3 status register 2 | 0x00 |
| 0x00 5324 |  | TIM3_EGR | TIM3 event generation register | 0x00 |
| 0x00 5325 |  | TIM3_CCMR1 | TIM3 capture/compare mode register 1 | $0 \times 00$ |
| 0x00 5326 |  | TIM3_CCMR2 | TIM3 capture/compare mode register 2 | 0x00 |
| 0x00 5327 |  | TIM3_CCER1 | TIM3 capture/compare enable register 1 | $0 \times 00$ |
| 0x00 5328 |  | TIM3_CNTRH | TIM3 counter high | 0x00 |
| 0x00 5329 |  | TIM3_CNTRL | TIM3 counter low | 0x00 |
| 0x00 532A |  | TIM3_PSCR | TIM3 prescaler register | 0x00 |
| 0x00 532B |  | TIM3_ARRH | TIM3 auto-reload register high | 0xFF |
| 0x00 532C |  | TIM3_ARRL | TIM3 auto-reload register low | 0xFF |
| 0x00 532D |  | TIM3_CCR1H | TIM3 capture/compare register 1 high | 0x00 |
| 0x00 532E |  | TIM3_CCR1L | TIM3 capture/compare register 1 low | $0 \times 00$ |
| 0x00 532F |  | TIM3_CCR2H | TIM3 capture/compare register 2 high | 0x00 |
| 0x00 5330 |  | TIM3_CCR2L | TIM3 capture/compare register 2 low | $0 \times 00$ |
| $\begin{array}{\|c\|} \hline 0 \times 005331 \text { to } \\ 0 \times 00533 \mathrm{~F} \end{array}$ | Reserved area (15 bytes) |  |  |  |
| 0x00 5340 | TIM4 | TIM4_CR1 | TIM4 control register 1 | $0 \times 00$ |
| 0x00 5341 |  | TIM4_IER | TIM4 interrupt enable register | 0x00 |
| $0 \times 005342$ |  | TIM4_SR | TIM4 status register | $0 \times 00$ |
| 0x00 5343 |  | TIM4_EGR | TIM4 event generation register | 0x00 |
| 0x00 5344 |  | TIM4_CNTR | TIM4 counter | $0 \times 00$ |
| 0x00 5345 |  | TIM4_PSCR | TIM4 prescaler register | 0x00 |
| 0x00 5346 |  | TIM4_ARR | TIM4 auto-reload register | 0xFF |
| $\begin{array}{\|c} 0 \times 005347 \text { to } \\ 0 \times 0053 F F \end{array}$ | Reserved area (185 bytes) |  |  |  |

Table 14. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
| :---: | :---: | :---: | :---: | :---: |
| 0x00 5400 | ADC | ADC _CSR | ADC control/status register | 0x00 |
| 0x00 5401 |  | ADC_CR1 | ADC configuration register 1 | 0x00 |
| 0x00 5402 |  | ADC_CR2 | ADC configuration register 2 | 0x00 |
| 0x00 5403 |  | ADC_CR3 | ADC configuration register 3 | 0x00 |
| 0x00 5404 |  | ADC_DRH | ADC data register high | 0xXX |
| 0x00 5405 |  | ADC_DRL | ADC data register low | 0xXX |
| 0x00 5406 |  | ADC_TDRH | ADC Schmitt trigger disable register high | 0x00 |
| 0x00 5407 |  | ADC_TDRL | ADC Schmitt trigger disable register low | 0x00 |
| $\begin{array}{\|c} \hline 0 \times 005408 \text { to } \\ 0 \times 00541 \mathrm{~F} \end{array}$ | Reserved area (24 bytes) |  |  |  |
| 0x00 5420 | beCAN | CAN_MCR | CAN master control register | $0 \times 02$ |
| 0x00 5421 |  | CAN_MSR | CAN master status register | 0x02 |
| 0x00 5422 |  | CAN_TSR | CAN transmit status register | 0x00 |
| 0x00 5423 |  | CAN_TPR | CAN transmit priority register | 0x0C |
| 0x00 5424 |  | CAN_RFR | CAN receive FIFO register | 0x00 |
| 0x00 5425 |  | CAN_IER | CAN interrupt enable register | 0x00 |
| $0 \times 005426$ |  | CAN_DGR | CAN diagnosis register | 0x0C |
| 0x00 5427 |  | CAN_FPSR | CAN page selection register | 0x00 |
| 0x00 5428 |  | CAN_P0 | CAN paged register 0 | $0 x X^{(3)}$ |
| 0x00 5429 |  | CAN_P1 | CAN paged register 1 | $0 \times X X{ }^{(3)}$ |
| 0x00 542A |  | CAN_P2 | CAN paged register 2 | $0 \times X X^{(3)}$ |
| 0x00 542B |  | CAN_P3 | CAN paged register 3 | $0 \mathrm{XXX}{ }^{(3)}$ |
| 0x00 542C |  | CAN_P4 | CAN paged register 4 | $0 \mathrm{XXX}{ }^{(3)}$ |
| 0x00 542D |  | CAN_P5 | CAN paged register 5 | $0 \times X X{ }^{(3)}$ |
| 0x00 542E |  | CAN_P6 | CAN paged register 6 | $0 \mathrm{xXX}{ }^{(3)}$ |
| 0x00 542F |  | CAN_P7 | CAN paged register 7 | $0 \mathrm{XXX}{ }^{(3)}$ |
| 0x00 5430 |  | CAN_P8 | CAN paged register 8 | $0 \mathrm{xXX}{ }^{(3)}$ |
| $0 \times 005431$ |  | CAN_P9 | CAN paged register 9 | $0 \times X X{ }^{(3)}$ |
| 0x00 5432 |  | CAN_PA | CAN paged register A | $0 \mathrm{XXX}{ }^{(3)}$ |
| 0x00 5433 |  | CAN_PB | CAN paged register $B$ | $0 x X X^{(3)}$ |
| $0 \times 005434$ |  | CAN_PC | CAN paged register C | $0 \times X X{ }^{(3)}$ |
| 0x00 5435 |  | CAN_PD | CAN paged register D | $0 \mathrm{XXX}{ }^{(3)}$ |
| 0x00 5436 |  | CAN_PE | CAN paged register E | $0 \mathrm{XXX}{ }^{(3)}$ |

Table 14. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset <br> status |
| :---: | :---: | :---: | :---: | :---: |
| $0 \times 005437$ | beCAN | CAN_PF | CAN paged register F | $0 \times X X^{(3)}$ |
| $0 \times 005438$ to <br> $0 \times 0057 \mathrm{FF}$ | Reserved area (968 bytes) |  |  |  |

1. Depends on the previous reset source.
2. Write only register.
3. If the bootloader is enabled, it is initialized to $0 \times 00$.

Table 15. CPU/SWIM/debug module/interrupt controller registers

| Address | Block | Register label | Register name | Reset status |
| :---: | :---: | :---: | :---: | :---: |
| 0x00 7F00 | CPU ${ }^{(1)}$ | A | Accumulator | $0 \times 00$ |
| 0x00 7F01 |  | PCE | Program counter extended | $0 \times 00$ |
| 0x00 7F02 |  | PCH | Program counter high | 0x80 |
| 0x00 7F03 |  | PCL | Program counter low | $0 \times 00$ |
| 0x00 7F04 |  | XH | X index register high | $0 \times 00$ |
| 0x00 7F05 |  | XL | X index register low | $0 \times 00$ |
| 0x00 7F06 |  | YH | Y index register high | $0 \times 00$ |
| 0x00 7F07 |  | YL | Y index register low | $0 \times 00$ |
| 0x00 7F08 |  | SPH | Stack pointer high | $0 \times 17^{(2)}$ |
| 0x00 7F09 |  | SPL | Stack pointer low | 0xFF |
| 0x00 7F0A |  | CC | Condition code register | 0x28 |
| $\begin{gathered} 0 \times 007 \mathrm{FOB} \\ \text { to } 0 \times 00 \\ 7 \mathrm{~F} 5 \mathrm{~F} \end{gathered}$ |  |  | rved area (85 bytes) |  |
| 0x00 7F60 | CPU | CFG_GCR | Global configuration register | 0x00 |
| 0x00 7F70 | ITC | ITC_SPR1 | Interrupt software priority register 1 | 0xFF |
| 0x00 7F71 |  | ITC_SPR2 | Interrupt software priority register 2 | 0xFF |
| 0x00 7F72 |  | ITC_SPR3 | Interrupt software priority register 3 | 0xFF |
| 0x00 7F73 |  | ITC_SPR4 | Interrupt software priority register 4 | 0xFF |
| 0x00 7F74 |  | ITC_SPR5 | Interrupt software priority register 5 | 0xFF |
| 0x00 7F75 |  | ITC_SPR6 | Interrupt software priority register 6 | 0xFF |
| 0x00 7F76 |  | ITC_SPR7 | Interrupt software priority register 7 | 0xFF |
| 0x00 7F77 |  | ITC_SPR8 | Interrupt software priority register 8 | 0xFF |
| $\begin{gathered} 0 \times 00 \text { 7F78 } \\ \text { to } \\ 0 \times 007 F 79 \end{gathered}$ | Reserved area (2 bytes) |  |  |  |
| 0x00 7F80 | SWIM | SWIM_CSR | SWIM control status register | $0 \times 00$ |

Table 15. CPU/SWIM/debug module/interrupt controller registers (continued)

| Address | Block | Register label | Register name | Reset status |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 0 \times 007 F 81 \\ \text { to } \\ 0 \times 007 F 8 F \end{gathered}$ |  |  | Reserved area (15 bytes) |  |
| 0x00 7F90 | DM | DM_BK1RE | DM breakpoint 1 register extended byte | 0xFF |
| 0x00 7F91 |  | DM_BK1RH | DM breakpoint 1 register high byte | 0xFF |
| 0x00 7F92 |  | DM_BK1RL | DM breakpoint 1 register low byte | 0xFF |
| 0x00 7F93 |  | DM_BK2RE | DM breakpoint 2 register extended byte | 0xFF |
| 0x00 7F94 |  | DM_BK2RH | DM breakpoint 2 register high byte | 0xFF |
| 0x00 7F95 |  | DM_BK2RL | DM breakpoint 2 register low byte | 0xFF |
| 0x00 7F96 |  | DM_CR1 | DM debug module control register 1 | 0x00 |
| 0x00 7F97 |  | DM_CR2 | DM debug module control register 2 | 0x00 |
| 0x00 7F98 |  | DM_CSR1 | DM debug module control/status register 1 | 0x10 |
| 0x00 7F99 |  | DM_CSR2 | DM debug module control/status register 2 | 0x00 |
| 0x00 7F9A |  | DM_ENFCTR | DM enable function register | 0xFF |
| $\begin{gathered} 0 \times 007 \mathrm{F9B} \\ \text { to } 0 \times 00 \\ \text { 7F9F } \end{gathered}$ | Reserved area ( 5 bytes) |  |  |  |

1. Accessible by debug module only
2. Product dependent value, see Figure 8: Register and memory map.

Table 16. Temporary memory unprotection registers

\left.| Address | Block | Register label |  | Register name |
| :---: | :---: | :---: | :---: | :---: |
| Reset |  |  |  |  |
| status |  |  |  |$\right]$

## 8 Interrupt table

Table 17. STM8A interrupt table ${ }^{(1)}$

| Priority | Source block | Description | Interrupt vector address | Wakeup from Halt | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | Reset | Reset | 0x00 8000 | Yes | - |
| - | TRAP | SW interrupt | 0x00 8004 | - | - |
| 0 | TLI | External top level interrupt | 0x00 8008 | - | - |
| 1 | AWU | Auto-wakeup from Halt | 0x00 800C | Yes | - |
| 2 | Clock controller | Main clock controller | 0x00 8010 | - | - |
| 3 | MISC | External interrupt E0 | 0x00 8014 | Yes | Port A interrupts |
| 4 | MISC | External interrupt E1 | 0x00 8018 | Yes | Port B interrupts |
| 5 | MISC | External interrupt E2 | 0x00 801C | Yes | Port C interrupts |
| 6 | MISC | External interrupt E3 | 0x00 8020 | Yes | Port D interrupts |
| 7 | MISC | External interrupt E4 | 0x00 8024 | Yes | Port E interrupts |
| 8 | CAN | CAN interrupt Rx | 0x00 8028 | Yes | - |
| 9 | CAN | CAN interrupt TX/ER/SC | 0x00 802C | - | - |
| 10 | SPI | End of transfer | 0x00 8030 | Yes | - |
| 11 | Timer 1 | Update/overflow/ trigger/break | 0x00 8034 | - | - |
| 12 | Timer 1 | Capture/compare | 0x00 8038 | - | - |
| 13 | Timer 2 | Update/overflow | 0x00 803C | - | - |
| 14 | Timer 2 | Capture/compare | 0x00 8040 | - | - |
| 15 | Timer 3 | Update/overflow | 0x00 8044 | - | - |
| 16 | Timer 3 | Capture/compare | 0x00 8048 | - | - |
| 17 | USART | Tx complete | 0x00 804C | - | - |
| 18 | USART | Receive data full reg. | 0x00 8050 | - | - |
| 19 | $1^{2} \mathrm{C}$ | $\mathrm{I}^{2} \mathrm{C}$ interrupts | 0x00 8054 | Yes | - |
| 20 | LINUART | Tx complete/error | 0x00 8058 | - | - |
| 21 | LINUART | Receive data full reg. | 0x00 805C | - | - |
| 22 | ADC | End of conversion | 0x00 8060 | - | - |
| 23 | Timer 4 | Update/overflow | 0x00 8064 | - | - |
| 24 | EEPROM | End of programming/ write in not allowed area | 0x00 8068 | - | - |

1. All unused interrupts must be initialized with 'IRET' for robust programming.

## $9 \quad$ Option bytes

Option bytes contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated block of the memory. Each option byte has to be stored twice, for redundancy, in a regular form (OPTx) and a complemented one (NOPTx), except for the ROP (read-out protection) option byte and option bytes 8 to 16.

Option bytes can be modified in ICP mode (via SWIM) by accessing the EEPROM address shown in Table 18: Option bytes below.
Option bytes can also be modified 'on the fly' by the application in IAP mode, except the ROP and UBC options that can only be changed in ICP mode (via SWIM).

Refer to the STM8 Flash programming manual (PM0047) and STM8 SWIM communication protocol and debug module user manual (UM0470) for information on SWIM programming procedures.

Table 18. Option bytes

| Addr. | Option name | Option byte no. | Option bits |  |  |  |  |  |  |  | Factory default setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| $\begin{aligned} & 0 \times 00 \\ & 4800 \end{aligned}$ | Read-out protection (ROP) | OPT0 | ROP[7:0] |  |  |  |  |  |  |  | 0x00 |
| $\begin{aligned} & 0 \times 00 \\ & 4801 \end{aligned}$ | User boot code (UBC) | OPT1 | UBC[7:0] |  |  |  |  |  |  |  | 0x00 |
| $\begin{aligned} & 0 \times 00 \\ & 4802 \end{aligned}$ |  | NOPT1 | NUBC[7:0] |  |  |  |  |  |  |  | 0xFF |
| $\begin{aligned} & 0 \times 00 \\ & 4803 \end{aligned}$ | Alternate function remapping (AFR) | OPT2 | AFR7 | AFR6 | AFR5 | AFR4 | AFR3 | AFR2 | AFR1 | AFR0 | 0x00 |
| $\begin{aligned} & \hline 0 \times 00 \\ & 4804 \end{aligned}$ |  | NOPT2 | NAFR7 | NAFR6 | NAFR5 | NAFR4 | NAFR3 | NAFR2 | NAFR1 | NAFR0 | 0xFF |
| $\begin{aligned} & 0 \times 00 \\ & 4805 \end{aligned}$ | Watchdog option | OPT3 | Reserved |  |  |  | $\begin{gathered} \mathrm{LSI} \\ \mathrm{EN} \end{gathered}$ | IWDG <br> _HW | WWD <br> G _HW | WWDG _HALT | 0x00 |
| $\begin{aligned} & 0 \times 00 \\ & 4806 \end{aligned}$ |  | NOPT3 | Reserved |  |  |  | $\begin{gathered} \text { NLSI_ } \\ \mathrm{EN} \end{gathered}$ | $\begin{aligned} & \text { NIWD } \\ & \text { G_HW } \end{aligned}$ | NWWD <br> G_HW | NWWG _HALT | 0xFF |
| $\begin{aligned} & \hline 0 \times 00 \\ & 4807 \end{aligned}$ | Clock option | OPT4 | Reserved |  |  |  | $\begin{aligned} & \hline \text { EXT } \\ & \text { CLK } \end{aligned}$ | CKAW USEL | PRSC1 | PRSC0 | 0x00 |
| $\begin{aligned} & \hline 0 \times 00 \\ & 4808 \end{aligned}$ |  | NOPT4 | Reserved |  |  |  | $\begin{aligned} & \text { NEXT } \\ & \text { CLK } \end{aligned}$ | NCKAW USEL | NPRSC1 | $\begin{gathered} \text { NPRSC } \\ 0 \end{gathered}$ | 0xFF |
| $\begin{aligned} & \hline 0 \times 00 \\ & 4809 \end{aligned}$ | HSE clock startup | OPT5 | HSECNT[7:0] |  |  |  |  |  |  |  | 0x00 |
| $\begin{aligned} & 0 \times 00 \\ & 480 \mathrm{~A} \end{aligned}$ |  | NOPT5 | NHSECNT[7:0] |  |  |  |  |  |  |  | 0xFF |

Table 18. Option bytes (continued)

| Addr. | Option name | Option byte no. | Option bits |  |  |  |  |  |  |  | Factory default setting |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| $\begin{aligned} & \hline 0 \times 00 \\ & 480 B \end{aligned}$ | TMU | OPT6 | TMU[3:0] |  |  |  |  |  |  |  | 0x00 |
| $\begin{aligned} & 0 \times 00 \\ & 480 C \end{aligned}$ |  | NOPT6 | NTMU[3:0] |  |  |  |  |  |  |  | 0xFF |
| $\begin{aligned} & \hline 0 \times 00 \\ & 480 \mathrm{D} \end{aligned}$ | Flash wait states | OPT7 | Reserved |  |  |  |  |  |  | WAIT <br> STATE | 0x00 |
| $\begin{aligned} & 0 \times 00 \\ & 480 \mathrm{E} \end{aligned}$ |  | NOPT7 | Reserved |  |  |  |  |  |  | NWAIT STATE | 0xFF |
| $\begin{aligned} & 0 \times 00 \\ & 480 \mathrm{~F} \end{aligned}$ | Reserved |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 0 \times 00 \\ & 4810 \end{aligned}$ | TMU | OPT8 | TMU_KEY 1 [7:0] |  |  |  |  |  |  |  | 0x00 |
| $\begin{aligned} & 0 \times 00 \\ & 4811 \end{aligned}$ |  | OPT9 | TMU_KEY 2 [7:0] |  |  |  |  |  |  |  | 0x00 |
| $\begin{aligned} & \hline 0 \times 00 \\ & 4812 \end{aligned}$ |  | OPT10 | TMU_KEY 3 [7:0] |  |  |  |  |  |  |  | 0x00 |
| $\begin{aligned} & 0 \times 00 \\ & 4813 \end{aligned}$ |  | OPT11 | TMU_KEY 4 [7:0] |  |  |  |  |  |  |  | 0x00 |
| $\begin{aligned} & 0 \times 00 \\ & 4814 \end{aligned}$ |  | OPT12 | TMU_KEY 5 [7:0] |  |  |  |  |  |  |  | 0x00 |
| $\begin{aligned} & \hline 0 \times 00 \\ & 4815 \end{aligned}$ |  | OPT13 | TMU_KEY 6 [7:0] |  |  |  |  |  |  |  | 0x00 |
| $\begin{aligned} & \hline 0 \times 00 \\ & 4816 \end{aligned}$ |  | OPT14 | TMU_KEY 7 [7:0] |  |  |  |  |  |  |  | 0x00 |
| $\begin{aligned} & \hline 0 \times 00 \\ & 4817 \end{aligned}$ |  | OPT15 | TMU_KEY 8 [7:0] |  |  |  |  |  |  |  | 0x00 |
| $\begin{aligned} & 0 \times 00 \\ & 4818 \end{aligned}$ |  | OPT16 | TMU_MAXATT [7:0] |  |  |  |  |  |  |  | 0xC7 |
| $\begin{gathered} 0 \times 00 \\ 4819 \\ \text { to } \\ 487 \mathrm{D} \end{gathered}$ | Reserved |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 0 \times 00 \\ & 487 E \end{aligned}$ | Bootloader ${ }^{(1)}$ | OPT17 | BL [7:0] |  |  |  |  |  |  |  | 0x00 |
| $\begin{aligned} & 0 \times 00 \\ & 487 \mathrm{~F} \end{aligned}$ |  | $\begin{gathered} \text { NOPT } \\ 17 \end{gathered}$ | NBL [7:0] |  |  |  |  |  |  |  | 0xFF |

1. This option consists of two bytes that must have a complementary value in order to be valid. If the option is invalid, it has no effect on EMC reset.

Table 19. Option byte description

| Option byte no. | Description |
| :---: | :---: |
| OPT0 | ROP[7:0]: Memory readout protection (ROP) <br> 0xAA: Enable readout protection (write access via SWIM protocol) Note: Refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016) section on Flash/EEPROM memory readout protection for details. |
| OPT1 | UBC[7:0]: User boot code area <br> 0x00: No UBC, no write-protection <br> $0 \times 01$ : Page 0 to 1 defined as UBC, memory write-protected <br> $0 \times 02$ : Page 0 to 3 defined as UBC, memory write-protected <br> $0 \times 03$ to 0xFF: Pages 4 to 255 defined as UBC, memory write-protected <br> Note: Refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016) section on Flash/EEPROM write protection for more details. |
| OPT2 | AFR7: Alternate function remapping option 7 <br> 0: Port D4 alternate function = TIM2_CH1 <br> 1: Port D4 alternate function = BEEP <br> AFR6: Alternate function remapping option 6 <br> 0: Port B5 alternate function = AIN5, port B4 alternate function = AIN4 <br> 1: Port B5 alternate function $=I^{2} C_{-}$SDA, port B4 alternate function $=$ $I^{2} \mathrm{C}$ _SCL. <br> AFR5: Alternate function remapping option 5 <br> 0: Port B3 alternate function = AIN3, port B2 alternate function = AIN2, port B1 alternate function $=$ AIN1, port B0 alternate function $=$ AIN0. <br> 1: Port B3 alternate function = TIM1_ETR, port B2 alternate function = TIM1_CH3N, port B1 alternate function = TIM1_CH2N, port B0 alternate function = TIM1_CH1N. <br> AFR4: Alternate function remapping option 4 <br> 0: Port D7 alternate function = TLI <br> 1: Reserved <br> AFR3: Alternate function remapping option 3 <br> 0: Port D0 alternate function = TIM3_CH2 <br> 1: Port D0 alternate function = TIM1_BKIN <br> AFR2: Alternate function remapping option 2 <br> 0: Port D0 alternate function = TIM3_CH2 <br> 1: Port D0 alternate function = CLK_CCO <br> Note: AFR2 option has priority over AFR3 if both are activated <br> AFR1: Alternate function remapping option 1 <br> 0: Port A3 alternate function = TIM2_CH3, port D2 alternate function TIM3_CH1. <br> 1: Port A3 alternate function = TIM3_CH1, port D2 alternate function TIM2_CH3. <br> AFRO: Alternate function remapping option 0 <br> 0: Port D3 alternate function = TIM2_CH2 <br> 1: Port D3 alternate function = ADC_ETR |

Table 19. Option byte description (continued)

| Option byte no. | Description |
| :---: | :---: |
|  | LSI_EN: Low speed internal clock enable |
|  | 0: LSI clock is not available as CPU clock source |
|  | 1: LSI clock is available as CPU clock source |

Table 19. Option byte description (continued)

| Option byte no. | Description |
| :---: | :--- |
| OPT12 | TMU_KEY 5 [7:0]: Temporary unprotection key 4 <br> Temporary unprotection key: Must be different from 0x00 or 0xFF |
| OPT13 | TMU_KEY 6 [7:0]: Temporary unprotection key 5 <br> Temporary unprotection key: Must be different from 0x00 or 0xFF |
| OPT14 | TMU_KEY 7 [7:0]: Temporary unprotection key 6 <br> Temporary unprotection key: Must be different from 0x00 or 0xFF |
| OPT15 | TMU_KEY 8 [7:0]: Temporary unprotection key 7 <br> Temporary unprotection key: Must be different from 0x00 or 0xFF |
| OPT16 | TMU_MAXATT [7:0]: TMU access failure counter <br> TMU_MAXATT can be initialized with the desired value only if TMU is <br> disabled (TMU[3:0]=0101 in OPT6 option byte). <br> When TMU is enabled, any attempt to temporary remove the readout <br> protection by using wrong key values increments the counter. <br> When the option byte value reaches 0x08, the Flash memory and data <br> EEPROM are erased. |
| OPT17 | BL[7:0]: Bootloader enable <br> If this option byte is set to 0x55 (complementary value 0xAA) the <br> bootloader program is activated also in case of a programmed code <br> memory (for more details, see the bootloader user manual, UM0560). |

## 10 Electrical characteristics

### 10.1 Parameter conditions

Unless otherwise specified, all voltages are referred to $\mathrm{V}_{\mathrm{SS}}$.

### 10.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on $100 \%$ of the devices with an ambient temperature at $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {Amax }}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production.

### 10.1.2 Typical values

Unless otherwise specified, typical data are based on $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range.

### 10.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 10.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 9.
Figure 9. Pin loading conditions


### 10.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 10.
Figure 10. Pin input voltage


MSv37797V1

### 10.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in Table 20: Voltage characteristics, Table 21: Current characteristics and Table 22: Thermal characteristics may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect the device's reliability. The device's mission profile (application conditions) is compliant with the JEDEC JESD47 qualification standard, extended mission profiles are available on demand.

Table 20. Voltage characteristics

| Symbol | Ratings | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DDx}}-\mathrm{V}_{S S}$ | Supply voltage (including $\mathrm{V}_{\text {DDA }}$ and $\left.\mathrm{V}_{\text {DDIO }}\right)^{(1)}$ | -0.3 | 6.5 | V |
| $\mathrm{V}_{\mathrm{IN}}$ | Input voltage on true open drain pins (PE1, PE2) ${ }^{(2)}$ | $\mathrm{V}_{\text {SS }}-0.3$ | 6.5 |  |
|  | Input voltage on any other pin ${ }^{(2)}$ | $\mathrm{V}_{\text {SS }}-0.3$ | $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
| $\mathrm{V}_{\text {DDx }}-\mathrm{V}_{\text {DDI }}$ | Variations between different power pins | - | 50 | mV |
| $\mid V_{S S x}-V_{S S I}$ | Variations between all the different ground pins | - | 50 |  |
| $V_{\text {ESD }}$ | Electrostatic discharge voltage | see Absolute maximum ratings (electrical sensitivity) on page 88 |  |  |

1. All power $\left(\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DDIO}}, \mathrm{V}_{\mathrm{DDA}}\right)$ and ground $\left(\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{SSIO}}, \mathrm{V}_{\mathrm{SSA}}\right)$ pins must always be connected to the external power supply
2. $I_{\operatorname{INJ}(\mathrm{PIN})}$ must never be exceeded. This is implicitly insured if $\mathrm{V}_{\mathbb{I N}}$ maximum is respected. If $\mathrm{V}_{\mathbb{I N}}$ maximum cannot be respected, the injection current must be limited externally to the $I_{\operatorname{INJ}(P \mathrm{P})}$ value. A positive injection is induced by $V_{I N}>V_{D D}$ while a negative injection is induced by $V_{I N}<V_{S S}$. For true open-drain pads, there is no positive injection current, and the corresponding $\mathrm{V}_{\mathbb{I N}}$ maximum must always be respected

Table 21. Current characteristics

| Symbol | Ratings | Max. | Unit |
| :---: | :---: | :---: | :---: |
| IVDDIo | Total current into $\mathrm{V}_{\text {DDIO }}$ power lines (source) ${ }^{(1)(2)(3)}$ | 100 | mA |
| Ivssio | Total current out of $\mathrm{V}_{\text {SS ı }}$ ground lines (sink) ${ }^{(1)(2)(3)}$ | 100 |  |
| $\mathrm{I}_{10}$ | Output current sunk by any I/O and control pin | 20 |  |
|  | Output current source by any 1/Os and control pin | -20 |  |
| $\mathrm{I}_{\mathrm{INJ}(\mathrm{PIN})}{ }^{(4)}$ | Injected current on any pin | $\pm 10$ |  |
| $\mathrm{I}_{\mathrm{INJ}(\mathrm{TOT})}$ | Sum of injected currents | 50 |  |

1. All power ( $\left.\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DDIO}}, \mathrm{V}_{\mathrm{DDA}}\right)$ and ground $\left(\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{SSIO}}, \mathrm{V}_{\mathrm{SSA}}\right)$ pins must always be connected to the external supply.
2. The total limit applies to the sum of operation and injected currents.
3. $V_{\text {DDIO }}$ includes the sum of the positive injection currents. $V_{\text {SSIO }}$ includes the sum of the negative injection currents.
4. This condition is implicitly insured if VIN maximum is respected. If VIN maximum cannot be respected, the injection current must be limited externally to the IINJ(PIN) value. A positive injection is induced by VIN > VDD while a negative injection is induced by VIN < VSS. For true open-drain pads, there is no positive injection current allowed and the corresponding VIN maximum must always be respected.

Table 22. Thermal characteristics

| Symbol | Ratings | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Maximum junction temperature | 160 |  |

Table 23. Operating lifetime ${ }^{(1)}$

| Symbol | Ratings | Value | Unit |
| :---: | :--- | :---: | :---: |
| OLF | Conforming to AEC-Q100 rev G | -40 to $125^{\circ} \mathrm{C}$ | Grade 1 |
|  |  | -40 to $150^{\circ} \mathrm{C}$ | Grade 0 |

1. For detailed mission profile analysis, please contact the nearest ST Sales Office.

### 10.3 Operating conditions

Table 24. General operating conditions

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{CPU}}$ | Internal CPU clock frequency | $\begin{gathered} 1 \text { wait state } \\ \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C} \end{gathered}$ | 16 | 24 | MHz |
|  |  | 0 wait state $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C}$ | 0 | 16 |  |
| $\mathrm{V}_{\mathrm{DD} /} \mathrm{V}_{\mathrm{DDIO}}$ | Standard operating voltage | - | 3.0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{CAP}}{ }^{(1)}$ | $\mathrm{C}_{\text {EXT: }}$ capacitance of external capacitor | - | 470 | 3300 | nF |
|  | ESR of external capacitor | at $1 \mathrm{MHz}^{(2)}$ | - | 0.3 | $\Omega$ |
|  | ESL of external capacitor |  | - | 15 | nH |
| $\mathrm{T}_{\text {A }}$ | Ambient temperature | Suffix A | - 40 | 85 | ${ }^{\circ} \mathrm{C}$ |
|  |  | Suffix C |  | 125 |  |
|  |  | Suffix D |  | 150 |  |
| $\mathrm{T}_{J}$ | Junction temperature range | Suffix A | - 40 | 90 |  |
|  |  | Suffix C |  | 130 |  |
|  |  | Suffix D |  | 155 |  |

1. Care should be taken when selecting the capacitor, due to its tolerance, as well as the parameter dependency on temperature, DC bias and frequency in addition to other factors. The parameter maximum value must be respected for the full application range.
2. This frequency of 1 MHz as a condition for $\mathrm{V}_{\mathrm{CAP}}$ parameters is given by design of internal regulator.

Figure 11. $\mathrm{f}_{\mathrm{CP} \text { Umax }}$ versus $\mathrm{V}_{\mathrm{DD}}$


Table 25. Operating conditions at power-up/power-down

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{V D D}$ | $V_{D D}$ rise time rate | - | $2^{(1)}$ | - | $\infty$ | $\mu \mathrm{s} / \mathrm{V}$ |
|  | $V_{\text {DD }}$ fall time rate | - | $2^{(1)}$ | - | $\infty$ |  |
| ${ }^{\text {temp }}$ | Reset release delay | $V_{D D}$ rising | - | 1 | 1.7 | ms |
|  | Reset generation delay | $V_{D D}$ falling | - | 3 | - | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\text {IT }+}$ | Power-on reset threshold ${ }^{(2)}{ }^{(3)}$ | - | 2.65 | 2.8 | 2.95 | V |
| $V_{\text {IT }}$ | Brown-out reset threshold | - | 2.58 | 2.73 | 2.88 |  |
| $\mathrm{V}_{\mathrm{HYS} \text { (BOR) }}$ | Brown-out reset hysteresis | - | - | $70^{(1)}$ | - | mV |

1. Guaranteed by design, not tested in production.
2. If $\mathrm{V}_{\mathrm{DD}}$ is below 3 V , the code execution is guaranteed above the $\mathrm{V}_{I T}$ and $\mathrm{V}_{I T+}$ thresholds. RAM content is kept. The EEPROM programming sequence must not be initiated.
3. There is inrush current into $V_{D D}$ present after device power on to charge $C_{E X T}$ capacitor. This inrush energy depends from $\mathrm{C}_{\mathrm{EXT}}$ capacitor value. For example, a $\mathrm{C}_{\mathrm{EXT}}$ of $1 \mu \mathrm{~F}$ requires $\mathrm{Q}=1 \mu \mathrm{~F} \times 1.8 \mathrm{~V}=$ $1.8 \mu \mathrm{C}$.

### 10.3.1 VCAP external capacitor

Stabilization for the main regulator is achieved connecting an external capacitor $\mathrm{C}_{\text {EXT }}$ to the $\mathrm{V}_{\text {CAP }}$ pin. $\mathrm{C}_{\text {EXT }}$ is specified in Table 24. Care should be taken to limit the series inductance to less than 15 nH .

Figure 12. External capacitor $\mathrm{C}_{\mathrm{EXT}}$


1. Legend: ESR is the equivalent series resistance and ESL is the equivalent inductance.

### 10.3.2 Supply current characteristics

The current consumption is measured as described in Figure 9 on page 59 and Figure 10 on page 60.

If not explicitly stated, general conditions of temperature and voltage apply.

Table 26. Total current consumption in Run, Wait and Slow mode. General conditions
for $\mathrm{V}_{\mathrm{DD}}$ apply, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

| Symbol | Parameter | Conditions |  | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{RUN})}{ }^{(1)}$ | Supply current in Run mode | All peripherals clocked, code executed from Flash program memory, HSE external clock (without resonator) | $\mathrm{f}_{\mathrm{CPU}}=24 \mathrm{MHz} 1 \mathrm{ws}$ | 8.7 | $16.8{ }^{(2)}$ | mA |
|  |  |  | $\mathrm{f}_{\text {CPU }}=16 \mathrm{MHz}$ | 7.4 | 14 |  |
|  |  |  | $\mathrm{f}_{\mathrm{CPU}}=8 \mathrm{MHz}$ | 4.0 | $7.4^{(2)}$ |  |
|  |  |  | $\mathrm{f}_{\mathrm{CPU}}=4 \mathrm{MHz}$ | 2.4 | $4.1^{(2)}$ |  |
|  |  |  | $\mathrm{f}_{\mathrm{CPU}}=2 \mathrm{MHz}$ | 1.5 | 2.5 |  |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{RUN})}{ }^{(1)}$ | Supply current in Run mode | All peripherals clocked, code executed from RAM, HSE external clock (without resonator) | $\mathrm{f}_{\text {CPU }}=24 \mathrm{MHz}$ | 4.4 | $6.0^{(2)}$ |  |
|  |  |  | $\mathrm{f}_{\text {CPU }}=16 \mathrm{MHz}$ | 3.7 | 5.0 |  |
|  |  |  | $\mathrm{f}_{\mathrm{CPU}}=8 \mathrm{MHz}$ | 2.2 | $3.0{ }^{(2)}$ |  |
|  |  |  | $\mathrm{f}_{\mathrm{CPU}}=4 \mathrm{MHz}$ | 1.4 | $2.0^{(2)}$ |  |
|  |  |  | $\mathrm{f}_{\mathrm{CPU}}=2 \mathrm{MHz}$ | 1.0 | 1.5 |  |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{WFI})}{ }^{(1)}$ | Supply current in Wait mode | CPU stopped, all peripherals off, HSE external clock | $\mathrm{f}_{\text {CPU }}=24 \mathrm{MHz}$ | 2.4 | $3.1{ }^{(2)}$ |  |
|  |  |  | $\mathrm{f}_{\mathrm{CPU}}=16 \mathrm{MHz}$ | 1.65 | 2.5 |  |
|  |  |  | $\mathrm{f}_{\mathrm{CPU}}=8 \mathrm{MHz}$ | 1.15 | $1.9^{(2)}$ |  |
|  |  |  | $\mathrm{f}_{\mathrm{CPU}}=4 \mathrm{MHz}$ | 0.90 | $1.6{ }^{(2)}$ |  |
|  |  |  | $\mathrm{f}_{\mathrm{CPU}}=2 \mathrm{MHz}$ | 0.80 | 1.5 |  |
| $\mathrm{I}_{\text {DD(SLOW) }}{ }^{(1)}$ | Supply current in Slow mode | $\mathrm{f}_{\mathrm{CPU}}$ scaled down, all peripherals off, code executed from RAM | External clock 16 MHz $\mathrm{f}_{\mathrm{CPU}}=125 \mathrm{kHz}$ | 1.50 | 1.95 |  |
|  |  |  | LSI internal RC $\mathrm{f}_{\mathrm{CPU}}=128 \mathrm{kHz}$ | 1.50 | $1.80{ }^{(2)}$ |  |

1. The current due to I/O utilization is not taken into account in these values.
2. Guaranteed by design, not tested in production.

Table 27. Total current consumption in Halt and Active-halt modes. General conditions for $\mathrm{V}_{\mathrm{DD}}$ applied. $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ unless otherwise stated

| Symbol | Parameter | Conditions |  |  | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Main voltage regulator (MVR) ${ }^{(1)}$ | Flash mode ${ }^{(2)}$ | Clock source and temperature condition |  |  |  |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{H})}$ | Supply current in Halt mode | Off | Powerdown | Clocks stopped | 5 | $35^{(3)}$ | $\mu \mathrm{A}$ |
|  |  |  |  | Clocks stopped, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 5 | 25 |  |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{AH})}$ | Supply current in Active-halt mode with regulator on | On | Powerdown | External clock 16 MHz <br> $\mathrm{f}_{\text {MASTER }}=125 \mathrm{kHz}$ | 770 | 900 ${ }^{(3)}$ |  |
|  |  |  |  | LSI clock 128 kHz | 150 | $230^{(3)}$ |  |
|  | Supply current in Active-halt mode with regulator off | Off | Powerdown | LSI clock 128 kHz | 25 | $42^{(3)}$ |  |
|  |  |  |  | $\begin{gathered} \text { LSI clock } 128 \mathrm{kHz}, \\ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{gathered}$ | 25 | 30 |  |
| $t_{\text {WU(AH) }}$ | Wakeup time from Active-halt mode with regulator on | On | Operating mode | $\mathrm{T}_{\mathrm{A}}=-40$ to $150^{\circ} \mathrm{C}$ | 10 | $30^{(3)}$ | $\mu \mathrm{s}$ |
|  | Wakeup time from Active-halt mode with regulator off | Off |  |  | 50 | $80^{(3)}$ |  |

1. Configured by the REGAH bit in the CLK_ICKR register.
2. Configured by the AHALT bit in the FLASH_CR1 register.
3. Guaranteed by characterization results, not tested in production.

## Current consumption for on-chip peripherals

Table 28. Oscillator current consumption

| Symbol | Parameter | Conditions |  | Typ | Max ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{OSC})}$ | HSE oscillator current consumption ${ }^{(2)}$ | Quartz or ceramic resonator, $C L=33 \mathrm{pF}$ $V_{D D}=5 \mathrm{~V}$ | $\mathrm{f}_{\text {OSC }}=24 \mathrm{MHz}$ | 1 | $2.0{ }^{(3)}$ | mA |
|  |  |  | $\mathrm{f}_{\text {OSC }}=16 \mathrm{MHz}$ | 0.6 | - |  |
|  |  |  | $\mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}$ | 0.57 | - |  |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{OSC})}$ | HSE oscillator current consumption ${ }^{(2)}$ | Quartz or ceramic resonator, CL $=33 \mathrm{pF}$ $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | $\mathrm{f}_{\mathrm{OSC}}=24 \mathrm{MHz}$ | 0.5 | $1.0^{(3)}$ |  |
|  |  |  | $\mathrm{f}_{\text {OSC }}=16 \mathrm{MHz}$ | 0.25 | - |  |
|  |  |  | $\mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}$ | 0.18 | - |  |

[^0]Table 29. Programming current consumption

| Symbol | Parameter | Conditions | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}(\text { PROG })}$ | Programming current | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V},-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, erasing <br> and programming data or Flash <br> program memory | 1.0 | 1.7 | mA |

Table 30. Typical peripheral current consumption $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}^{(1)}$

| Symbol | Parameter | $\begin{gathered} \text { Typ. } \\ \mathbf{f}_{\text {master }}=2 \mathrm{MHz} \end{gathered}$ | $\begin{gathered} \text { Typ. } \\ \mathrm{f}_{\text {master }}=16 \mathrm{MHz} \end{gathered}$ | $\begin{gathered} \text { Typ. } \\ \mathrm{f}_{\text {master }}=24 \mathrm{MHz} \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| I DD(TIM1) | TIM1 supply current ${ }^{(2)}$ | 0.03 | 0.23 | 0.34 | mA |
| $\mathrm{I}_{\text {DD(TIM2) }}$ | TIM2 supply current ${ }^{(2)}$ | 0.02 | 0.12 | 0.19 |  |
| $\mathrm{I}_{\text {DD(TIM }}$ ) | TIM3 supply current ${ }^{(2)}$ | 0.01 | 0.1 | 0.16 |  |
| IDD(TIM4) | TIM4 supply current ${ }^{(2)}$ | 0.004 | 0.03 | 0.05 |  |
| $\mathrm{I}_{\mathrm{DD} \text { (USART) }}$ | USART supply current ${ }^{(2)}$ | 0.03 | 0.09 | 0.15 |  |
| I DD(LINUART) | LINUART supply current ${ }^{(2)}$ | 0.03 | 0.11 | 0.18 |  |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{SPI})}$ | SPI supply current ${ }^{(2)}$ | 0.01 | 0.04 | 0.07 |  |
| $\mathrm{I}_{\mathrm{DD}\left(1^{2} \mathrm{C}\right)}$ | $\mathrm{I}^{2} \mathrm{C}$ supply current ${ }^{(2)}$ | 0.02 | 0.06 | 0.91 |  |
| 1 DD (CAN) | CAN supply current ${ }^{(3)}$ | 0.06 | 0.30 | 0.40 |  |
| IDD(AWU) | AWU supply current ${ }^{(2)}$ | 0.003 | 0.02 | 0.05 |  |
| $\mathrm{I}_{\text {DD(TOT_DIG) }}$ | All digital peripherals on | 0.22 | 1 | 2.4 |  |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{ADC})}$ | ADC supply current when converting ${ }^{(4)}$ | 0.93 | 0.95 | 0.96 |  |

1. Typical values not tested in production. Since the peripherals are powered by an internally regulated, constant digital supply voltage, the values are similar in the full supply voltage range.
2. Data based on a differential $\mathrm{I}_{\mathrm{DD}}$ measurement between no peripheral clocked and a single active peripheral. This measurement does not include the pad toggling consumption.
3. Data based on a differential IDD measurement between reset configuration (CAN disabled) and a permanent CAN data transmit sequence in loopback mode at 1 MHz . This measurement does not include the pad toggling consumption.
4. Data based on a differential $I_{D D}$ measurement between reset configuration and continuous $A / D$ conversions.

## Current consumption curves

Figure 13 to Figure 18 show typical current consumption measured with code executing in RAM.


### 10.3.3 External clock sources and timing characteristics <br> HSE external clock

An HSE clock can be generated by feeding an external clock signal of up to 24 MHz to the OSCIN pin.

Clock characteristics are subject to general operating conditions for $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{T}_{\mathrm{A}}$.
Table 31. HSE external clock characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {HSE_ext }}$ | User external clock source frequency | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ | $0^{(1)}$ | - | 24 | MHz |
| $\mathrm{V}_{\text {HSEdHL }}$ | Comparator hysteresis | - | $0.1 \times V_{\text {DD }}$ | - | - | V |
| $\mathrm{V}_{\text {HSEH }}$ | OSCIN high-level input pin voltage | - | $0.7 \times \mathrm{V}_{\text {DD }}$ | - | $\mathrm{V}_{\mathrm{DD}}$ |  |
| $\mathrm{V}_{\text {HSEL }}$ | OSCIN low-level input pin voltage | - | $\mathrm{V}_{\text {SS }}$ | - | $0.3 \times V_{\text {DD }}$ |  |
| ILEAK_HSE | OSCIN input leakage current | $\mathrm{V}_{\mathrm{SS}}<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{DD}}$ | -1 | - | +1 | $\mu \mathrm{A}$ |

1. If CSS is used, the external clock must have a frequency above 500 kHz .

Figure 19. HSE external clock source


## HSE crystal/ceramic resonator oscillator

The HSE clock can be supplied using a crystal/ceramic resonator oscillator of up to 24 MHz . All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy...).

Table 32. HSE oscillator characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{F}}$ | Feedback resistor | - | - | 220 | - | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\mathrm{L} 1} / \mathrm{C}_{\mathrm{L} 2}{ }^{(1)}$ | Recommended load capacitance | - | - | - | 20 | pF |
| $\mathrm{g}_{\mathrm{m}}$ | Oscillator trans conductance | - | 5 | - | - | $\mathrm{mA} / \mathrm{V}$ |
| $\mathrm{t}_{\mathrm{SU}(\mathrm{HSE})}{ }^{(2)}$ | Startup time | $\mathrm{V}_{\mathrm{DD}}$ is <br> stabilized | - | 2.8 | - | ms |

1. The oscillator needs two load capacitors, $\mathrm{C}_{\mathrm{L} 1}$ and $\mathrm{C}_{\mathrm{L} 2}$, to act as load for the crystal. The total load capacitance $\left(\mathrm{C}_{\mathrm{Load}}\right)$ is $\left(\mathrm{C}_{\mathrm{L} 1}{ }^{*} \mathrm{C}_{\mathrm{L} 2}\right) /\left(\mathrm{C}_{\mathrm{L} 1}+\mathrm{C}_{\mathrm{L} 2}\right)$. If $\mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}, \mathrm{C}_{\mathrm{load}}=\mathrm{C}_{\mathrm{L} 1 / 2}$. Some oscillators have built-in load capacitors, $\mathrm{C}_{\mathrm{L} 1}$ and $\mathrm{C}_{\mathrm{L} 2}$.
2. This value is the startup time, measured from the moment it is enabled (by software) until a stabilized 24 MHz oscillation is reached. It can vary with the crystal type that is used.

Figure 20. HSE oscillator circuit diagram


## HSE oscillator critical $\mathrm{g}_{\mathrm{m}}$ formula

The crystal characteristics have to be checked with the following formula:

## Equation 1

$$
g_{m}>g_{m c r i t}
$$

where $g_{\text {mcrit }}$ can be calculated with the crystal parameters as follows:

## Equation 2

$$
g_{\text {mcrit }}=\left(2 \times \Pi \times{ }^{f} H S E\right)^{2} \times R_{m}(2 C o+C)^{2}
$$

$\mathbf{R}_{\mathbf{m}}$ : Notional resistance (see crystal specification)
$L_{m}$ : Notional inductance (see crystal specification)
$\mathbf{C}_{\mathrm{m}}$ : Notional capacitance (see crystal specification)
Co: Shunt capacitance (see crystal specification)
$\mathrm{C}_{\mathrm{L} 1}=\mathrm{C}_{\mathrm{L} 2}=\mathrm{C}$ : Grounded external capacitance

### 10.3.4 Internal clock sources and timing characteristics

Subject to general operating conditions for $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{T}_{\mathrm{A}}$.

## High-speed internal RC oscillator (HSI)

Table 33. HSI oscillator characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{HSI}}$ | Frequency | - | - | 16 | - | MHz |
| $\mathrm{ACC}_{\mathrm{HS}}$ | HSI oscillator user <br> trimming accuracy | Trimmed by the application <br> for any $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{T}_{\mathrm{A}}$ <br> conditions | -1 | - | 1 |  |
|  | HSI oscillator accuracy <br> (factory calibrated) | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$, <br> $-400^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 150{ }^{\circ} \mathrm{C}$ | -5 | - | 5 |  |
|  | HSI oscillator wakeup time | - | - | - | $2^{(1)}$ | $\mu \mathrm{s}$ |

1. Guaranteed by characterization results, not tested in production.

Figure 21. Typical HSI frequency vs $\mathrm{V}_{\mathrm{DD}}$


## Low-speed internal RC oscillator (LSI)

Subject to general operating conditions for $V_{D D}$ and $T_{A}$.
Table 34. LSI oscillator characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {LSI }}$ | Frequency | - | 112 | 128 | 144 | kHz |
| $\mathrm{t}_{\text {su(LSI) }}$ | LSI oscillator wakeup time | - | - | - | $7^{(1)}$ | $\mu \mathrm{s}$ |

1. Guaranteed by characterization results, not tested in production.

Figure 22. Typical LSI frequency vs $\mathrm{V}_{\mathrm{DD}}$


### 10.3.5 Memory characteristics

## Flash program memory/data EEPROM memory

General conditions: $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$.
Table 35. Flash program memory/data EEPROM memory

| Symbol | Parameter | Conditions | $\mathrm{Min}^{(1)}$ | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Operating voltage <br> (all modes, execution/write/erase) | $\mathrm{f}_{\mathrm{CPU}}$ is 16 to 24 MHz <br> with 1 ws <br> $\mathrm{f}_{\mathrm{CPU}}$ is 0 to 16 MHz with 0 ws | 3.0 | - | 5.5 | V |
| $V_{D D}$ | Operating voltage (code execution) | $\mathrm{f}_{\mathrm{CPU}}$ is 16 to 24 MHz <br> with 1 ws <br> $\mathrm{f}_{\mathrm{CPU}}$ is 0 to 16 MHz with 0 ws | 2.6 | - | 5.5 |  |
| $\mathrm{t}_{\text {prog }}$ | Standard programming time (including erase) for byte/word/block <br> (1 byte/4 bytes/128 bytes) | - | - | 6 | 6.6 | ms |
|  | Fast programming time for 1 block (128 bytes) | - | - | 3 | 3.3 |  |
| $\mathrm{t}_{\text {erase }}$ | Erase time for 1 block (128 bytes) | - | - | 3 | 3.3 |  |

1. Guaranteed by characterization results, not tested in production.

Table 36. Flash program memory

| Symbol | Parameter | Condition | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{WE}}$ | Temperature for writing and erasing | - | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{N}_{\mathrm{WE}}$ | Flash program memory endurance <br> (erase/write cycles) $)^{(1)}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1000 | - | cycles |
| $\mathrm{t}_{\text {RET }}$ | Data retention time | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 40 | - | years |
|  | $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | 20 | - |  |  |

1. The physical granularity of the memory is four bytes, so cycling is performed on four bytes even when a write/erase operation addresses a single byte.

Table 37. Data memory

| Symbol | Parameter | Condition | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{WE}}$ | Temperature for writing and erasing | - | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{N}_{\mathrm{WE}}$ | Data memory endurance <br> (erase/write cycles) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 300 k | - | cycles |
|  | $\mathrm{t}_{\text {RET }}$ | Data retention time | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | $100 \mathrm{k}^{(2)}$ |  |
| years |  |  |  |  |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $40^{(2)(3)}$ | - |  |

1. The physical granularity of the memory is four bytes, so cycling is performed on four bytes even when a write/erase operation addresses a single byte.
2. More information on the relationship between data retention time and number of write/erase cycles is available in a separate technical document.
3. Retention time for 256 B of data memory after up to 1000 cycles at $125^{\circ} \mathrm{C}$.

### 10.3.6 I/O port pin characteristics

## General characteristics

Subject to general operating conditions for $V_{D D}$ and $T_{A}$ unless otherwise specified. All unused pins must be kept at a fixed voltage, using the output mode of the I/O for example or an external pull-up or pull-down resistor.

Table 38. I/O static characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | - | -0.3 V |  | $0.3 \times V_{\text {DD }}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | $0.7 \times V_{\text {DD }}$ |  | $V_{D D}+0.3 \mathrm{~V}$ |  |
| $\mathrm{V}_{\text {hys }}$ | Hysteresis ${ }^{(1)}$ |  | - | $\begin{aligned} & 0.1 \mathrm{x} \\ & \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ | - |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\begin{gathered} \text { Standard } \mathrm{I} / 0, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}, \\ \mathrm{I}=3 \mathrm{~mA} \end{gathered}$ | $V_{D D}-0.5 \mathrm{~V}$ | - | - |  |
|  |  | $\begin{gathered} \text { Standard } \mathrm{I} / 0, \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V}, \\ \mathrm{I}=1.5 \mathrm{~mA} \end{gathered}$ | $V_{D D}-0.4 \mathrm{~V}$ | - | - |  |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage | High sink and true open $\text { drain } I / 0, V_{D D}=5 \mathrm{~V}$ $\mathrm{I}=8 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  | $\begin{gathered} \text { Standard } \mathrm{I} / 0, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ \mathrm{I}=3 \mathrm{~mA} \end{gathered}$ | - | - | 0.6 |  |
|  |  | $\begin{gathered} \text { Standard } \mathrm{I} / 0, \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V} \\ \mathrm{I}=1.5 \mathrm{~mA} \end{gathered}$ | - | - | 0.4 |  |
| $\mathrm{R}_{\mathrm{pu}}$ | Pull-up resistor | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ | 35 | 50 | 65 | k $\Omega$ |
| $t_{\text {R }}, t_{F}$ | Rise and fall time (10\%-90\%) | $\begin{gathered} \text { Fast I/Os } \\ \text { Load }=50 \mathrm{pF} \end{gathered}$ | - | - | $35^{(2)}$ | ns |
|  |  | Standard and high sink I/Os Load $=50 \mathrm{pF}$ | - | - | $125^{(2)}$ |  |
|  |  | $\begin{gathered} \text { Fast I/Os } \\ \text { Load }=20 \mathrm{pF} \end{gathered}$ | - | - | $20^{(2)}$ |  |
|  |  | Standard and high sink I/Os Load $=20 \mathrm{pF}$ | - | - | $50^{(2)}$ |  |
| $\mathrm{I}_{\mathrm{lkg}}$ | Digital input pad leakage current | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| $I_{\text {Ikg ana }}$ | Analog input pad leakage current | $\begin{gathered} V_{S S} \leq V_{I N} \leq V_{D D} \\ -40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<125^{\circ} \mathrm{C} \end{gathered}$ | - | - | $\pm 250$ | nA |
|  |  | $\begin{aligned} V_{S S} & \leq V_{I N} \leq V_{D D} \\ -40^{\circ} \mathrm{C} & <T_{A}<150^{\circ} \mathrm{C} \end{aligned}$ | - | - | $\pm 500$ |  |
| $\mathrm{I}_{\mathrm{Ikg}(\mathrm{inj})}$ | Leakage current in adjacent $1 / O^{(3)}$ | Injection current $\pm 4 \mathrm{~mA}$ | - | - | $\pm 1^{(3)}$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {DDIO }}$ | Total current on either $\mathrm{V}_{\text {DDIO }}$ or $\mathrm{V}_{\text {SSIO }}$ | Including injection currents | - | - | 60 | mA |

1. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results, not tested in production.
2. Guaranteed by design.
3. Guaranteed by characterization results, not tested in production.

Figure 23. Typical $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$ vs $\mathrm{V}_{\mathrm{DD}}$ @ four temperatures


Figure 24. Typical pull-up resistance $R_{P U}$ vs $V_{D D} @$ four temperatures


Figure 25. Typical pull-up current $\mathrm{I}_{\mathrm{pu}}$ vs $\mathrm{V}_{\mathrm{DD}}$ @ four temperatures ${ }^{(1)}$


1. The pull-up is a pure resistor (slope goes through 0 ).

## Typical output level curves

Figure 26 to Figure 35 show typical output level curves measured with output on a single pin.

Figure 26. Typ. $\mathrm{V}_{\mathrm{OL}}$ @ $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ (standard ports)


Figure 27. Typ. $\mathrm{V}_{\mathrm{OL}}$ @ $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ (standard ports)


Figure 28. Typ. $\mathrm{V}_{\mathrm{OL}} @ \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ (true open drain ports)


Figure 29. Typ. $\mathrm{V}_{\mathrm{OL}}$ @ $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ (true open drain ports)


Figure 30. Typ. $\mathrm{V}_{\mathrm{OL}} @ \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ (high sink ports)


Figure 31. Typ. $\mathrm{V}_{\mathrm{OL}}$ @ $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ (high sink ports)


Figure 32. Typ. $\mathrm{V}_{\mathrm{DD}}$. $\mathrm{V}_{\mathrm{OH}} @ \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ (standard ports)


Figure 33. Typ. $\mathrm{V}_{\mathrm{DD}}$. $\mathrm{V}_{\mathrm{OH}} @ \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ (standard ports)


Figure 34. Typ. $\mathrm{V}_{\mathrm{DD}}$. $\mathrm{V}_{\mathrm{OH}}$ @ $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ (high sink ports)


Figure 35. Typ. $\mathrm{V}_{\mathrm{DD}} \mathrm{V}_{\mathrm{OH}} @ \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ (high sink ports)


### 10.3.7 Reset pin characteristics

Subject to general operating conditions for $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{T}_{\mathrm{A}}$ unless otherwise specified.
Table 39. NRST pin characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL (NRST) }}$ | NRST low-level input voltage ${ }^{(1)}$ | - | $\mathrm{V}_{\text {SS }}$ | - | $0.3 \times V_{D D}$ | V |
| $\mathrm{V}_{\mathrm{IH}(\mathrm{NRST})}$ | NRST high-level input voltage ${ }^{(1)}$ | - | $0.7 \times V_{\text {DD }}$ | - | $V_{D D}$ |  |
| $\mathrm{V}_{\text {OL(NRST) }}$ | NRST low-level output voltage ${ }^{(1)}$ | $\mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA}$ | - | - | 0.6 |  |
| $\mathrm{R}_{\text {PU(NRST) }}$ | NRST pull-up resistor | - | 30 | 40 | 60 | k $\Omega$ |
| $\mathrm{t}_{\text {IFP }}$ | NRST input filtered pulse ${ }^{(1)}$ | - | 85 | - | 315 | ns |
| $\mathrm{t}_{\text {INFP( }}$ (NRST) | NRST Input not filtered pulse duration ${ }^{(2)}$ | - | 500 | - | - |  |

1. Guaranteed by characterization results, not tested in production.
2. Guaranteed by design, not tested in production.

Figure 36. Typical NRST $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$ vs $\mathrm{V}_{\mathrm{DD}}$ @ four temperatures


Figure 37. Typical NRST pull-up resistance $\mathrm{R}_{\mathrm{Pu}}$ vs $\mathrm{V}_{\mathrm{DD}}$


Figure 38. Typical NRST pull-up current $I_{p u}$ vs $V_{D D}$


The reset network shown in Figure 39 protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below $\mathrm{V}_{\text {IL(NRST) }}$ max (see Table 39: NRST pin characteristics), otherwise the reset is not taken into account internally.
For power consumption sensitive applications, the external reset capacitor value can be reduced to limit the charge/discharge current. If NRST signal is used to reset external circuitry, attention must be taken to the charge/discharge time of the external capacitor to fulfill the external devices reset timing conditions. Minimum recommended capacity is 10 nF .

Figure 39. Recommended reset pin protection


### 10.3.8 TIM 1, 2, 3, and 4 electrical specifications

Subject to general operating conditions for $V_{D D}, f_{\text {MASTER }}$ and $T_{A}$.
Table 40. TIM 1, 2, 3, and 4 electrical specifications

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{EXT}}$ | Timer external clock frequency ${ }^{(1)}$ | - | - | - | 24 | MHz |

[^1]
### 10.3.9 SPI interface

Unless otherwise specified, the parameters given in Table 41 are derived from tests performed under ambient temperature, $\mathrm{f}_{\text {MASTER }}$ frequency, and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions. $\mathrm{t}_{\text {MASTER }}=1 / \mathrm{f}_{\text {MASTER }}$.
Refer to I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 41. SPI characteristics

| Symbol | Parameter | Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{f}_{\mathrm{SCK}} \\ 1 / \mathrm{t}_{\mathrm{C}(\mathrm{SCK})} \end{gathered}$ | SPI clock frequency | Master mode |  | 0 | 10 | MHz |
|  |  | Slave mode | $\mathrm{V}_{\mathrm{DD}}<4.5 \mathrm{~V}$ | 0 | $6^{(1)}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | 0 | $8^{(1)}$ |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{r}(\mathrm{SCK})} \\ & \mathrm{t}_{\mathrm{f}(\mathrm{SCK})} \end{aligned}$ | SPI clock rise and fall time | Capacitive load: $\mathrm{C}=30 \mathrm{pF}$ |  | - | $25^{(2)}$ | ns |
| $\mathrm{t}_{\text {su(NSS) }}{ }^{(3)}$ | NSS setup time | Slave mode |  | $4{ }^{*} \mathrm{t}_{\text {MASTER }}$ | - |  |
| $\mathrm{t}_{\mathrm{h}(\mathrm{NSS})^{(3)}}$ | NSS hold time | Slave mode |  | 70 | - |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}(\mathrm{SCKH}}{ }^{(3)} \\ & \mathrm{t}_{\mathrm{w}(\mathrm{SCKL})^{(3)}} \end{aligned}$ | SCK high and low time | Master mode | $\mathrm{t}_{\text {SCK }} / 2-15$ | $\mathrm{t}_{\text {Sck }} / 2+15$ | $\begin{aligned} & \mathrm{t}_{\mathrm{w}(\mathrm{SCKH})}{ }^{(3)} \\ & \mathrm{t}_{\mathrm{w}(\mathrm{SCKL})^{(3)}} \end{aligned}$ |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{t} \mathbf{u}(\mathrm{Ml})}{ }^{(3)} \\ & \mathrm{t}_{\mathrm{su}(\mathrm{SI})}{ }^{(3)} \end{aligned}$ | Data input setup time | Master mode |  | 5 | - |  |
|  |  | Slave mode |  | 5 | - |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{h}(\mathrm{MII})}{ }^{(3)} \\ & \mathrm{t}_{\mathrm{h}(\mathrm{SI})^{(3)}} \end{aligned}$ | Data input hold time | Master mode |  | 7 | - |  |
|  |  | Slave mode |  | 10 | - |  |
| $\mathrm{t}_{\mathrm{a}(\mathrm{SO})^{(3)(4)}}$ | Data output access time | Slave mode |  | - | $3^{*} \mathrm{t}_{\text {MASTER }}$ |  |
| $\mathrm{t}_{\text {dis(SO) }}{ }^{(3)(5)}$ | Data output disable time | Slave mode |  | 25 |  |  |
| $\mathrm{t}_{\mathrm{v} \text { (SO) }}{ }^{(3)}$ | Data output valid time | Slave mode | $\mathrm{V}_{\mathrm{DD}}<4.5 \mathrm{~V}$ | - | 75 |  |
|  | Data output valid time | (after enable edge) | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V | - | 53 |  |
| $\mathrm{t}_{\mathrm{v} \text { (MO) }}{ }^{(3)}$ | Data output valid time | Master mode (after enable edge) |  | - | 30 |  |
| $\mathrm{t}_{\mathrm{h}(\mathrm{SO})}{ }^{(3)}$ | Data output hold time | Slave mode (after enable edge) |  | 31 | - |  |
| $\mathrm{t}_{\mathrm{h}(\mathrm{MO})}{ }^{(3)}$ |  | Master mode (after enable edge) |  | 12 | - |  |

1. $f_{\text {SCK }}<\mathrm{f}_{\text {MASTER }} / 2$.
2. The pad has to be configured accordingly (fast mode).
3. Guaranteed by design or by characterization results, not tested in production.
4. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
5. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.

Figure 40. SPI timing diagram in slave mode and with CPHA = 0


1. Measurement points are at CMOS levels: $0.3 \mathrm{~V}_{\mathrm{DD}}$ and $0.7 \mathrm{~V}_{\mathrm{DD}}$.

Figure 41. SPI timing diagram in slave mode and with CPHA =1


1. Measurement points are at CMOS levels: $0.3 \mathrm{~V}_{\mathrm{DD}}$ and $0.7 \mathrm{~V}_{\mathrm{DD}}$.

Figure 42. SPI timing diagram - master mode


1. Measurement points are at CMOS levels: $0.3 \mathrm{~V}_{\mathrm{DD}}$ and $0.7 \mathrm{~V}_{\mathrm{DD}}$.

### 10.3.10 $\quad I^{2} C$ interface characteristics

Table 42. $1^{2} \mathrm{C}$ characteristics

| Symbol | Parameter | Standard mode $\mathrm{I}^{2} \mathrm{C}$ |  | Fast mode $\mathrm{I}^{2} \mathrm{C}^{(1)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min ${ }^{(2)}$ | Max ${ }^{(2)}$ | $\mathbf{M i n}{ }^{(2)}$ | $\boldsymbol{M a x}{ }^{(2)}$ |  |
| $\mathrm{t}_{\mathrm{w} \text { (SCLL) }}$ | SCL clock low time | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{w} \text { (SCLH) }}$ | SCL clock high time | 4.0 | - | 0.6 | - |  |
| $\mathrm{t}_{\text {su(SDA) }}$ | SDA setup time | 250 | - | 100 | - | ns |
| $\mathrm{t}_{\mathrm{h} \text { (SDA) }}$ | SDA data hold time | $0^{(3)}$ | - | $0^{(4)}$ | 900 ${ }^{(3)}$ |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{r}(\mathrm{SDA})} \\ & \mathrm{t}_{\mathrm{r}(\mathrm{SCL})} \\ & \hline \end{aligned}$ | SDA and SCL rise time ( $\mathrm{V}_{\mathrm{DD}} 3 \mathrm{~V}$ to 5.5 V ) | - | 1000 | - | 300 |  |
| $\mathrm{t}_{\text {f(SDA) }}$ <br> $\mathrm{t}_{\text {f(SCL) }}$ | SDA and SCL fall time ( $\mathrm{V}_{\mathrm{DD}} 3 \mathrm{~V}$ to 5.5 V ) | - | 300 | - | 300 |  |
| $\mathrm{t}_{\mathrm{h} \text { (STA) }}$ | START condition hold time | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {su(STA) }}$ | Repeated START condition setup time | 4.7 | - | 0.6 | - |  |
| $\mathrm{t}_{\text {su(STO) }}$ | STOP condition setup time | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{w} \text { (STO:STA) }}$ | STOP to START condition time (bus free) | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |
| $\mathrm{C}_{\mathrm{b}}$ | Capacitive load for each bus line | - | 400 | - | 400 | pF |

1. $f_{\text {MASTER }}$, must be at least 8 MHz to achieve max fast $\mathrm{I}^{2} \mathrm{C}$ speed $(400 \mathrm{kHz})$
2. Data based on standard $I^{2} \mathrm{C}$ protocol requirement, not tested in production
3. The maximum hold time of the start condition has only to be met if the interface does not stretch the low time
4. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL

### 10.3.11 10-bit ADC characteristics

Subject to general operating conditions for $V_{\text {DDA }}, f_{\text {MASTER }}$ and $T_{A}$ unless otherwise specified.

Table 43. ADC characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {ADC }}$ | ADC clock frequency | - | 111 kHz | - | 4 MHz | kHz/MHz |
| $V_{\text {DDA }}$ | Analog supply | - | 3 | - | 5.5 | V |
| $V_{\text {REF }+}$ | Positive reference voltage | - | 2.75 | - | $\mathrm{V}_{\text {DDA }}$ |  |
| $\mathrm{V}_{\text {REF- }}$ | Negative reference voltage | - | $\mathrm{V}_{\text {SSA }}$ | - | 0.5 |  |
| $\mathrm{V}_{\text {AIN }}$ | Conversion voltage range ${ }^{(1)}$ | - | $\mathrm{V}_{\text {SSA }}$ | - | $\mathrm{V}_{\text {DDA }}$ |  |
|  |  | Devices with external $\mathrm{V}_{\mathrm{REF}+} /$ $V_{\text {REF- }}$ pins | $\mathrm{V}_{\text {REF- }}$ | - | $\mathrm{V}_{\text {REF }+}$ |  |
| $\mathrm{C}_{\text {samp }}$ | Internal sample and hold capacitor | - | - | - | 3 | pF |
| $\mathrm{t}_{S}{ }^{(1)}$ | Sampling time$\left(3 \times 1 / \mathrm{f}_{\mathrm{ADC}}\right)$ | $\mathrm{f}_{\text {ADC }}=2 \mathrm{MHz}$ | - | 1.5 | - | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}_{\text {ADC }}=4 \mathrm{MHz}$ | - | 0.75 | - |  |
| $\mathrm{t}_{\text {Stab }}$ | Wakeup time from standby | $\mathrm{f}_{\text {ADC }}=2 \mathrm{MHz}$ | - | 7 | - |  |
|  |  | $\mathrm{f}_{\text {ADC }}=4 \mathrm{MHz}$ | - | 3.5 | - |  |
| ${ }^{\text {t }}$ CONV | Total conversion time including sampling time$\left(14 \times 1 / f_{\mathrm{ADC}}\right)$ | $\mathrm{f}_{\text {ADC }}=2 \mathrm{MHz}$ | - | 7 | - |  |
|  |  | $\mathrm{f}_{\text {ADC }}=4 \mathrm{MHz}$ | - | 3.5 | - |  |
| $\mathrm{R}_{\text {switch }}$ | Equivalent switch resistance | - | - | - | 30 | $\mathrm{k} \Omega$ |

1. During the sample time, the sampling capacitance, $\mathrm{C}_{\text {samp }}$ ( 3 pF typ), can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within $t_{s}$. After the end of the sample time $\mathrm{t}_{\mathrm{s}}$, changes of the analog input voltage have no effect on the conversion result.

Figure 43. Typical application with ADC


1. Legend: $\mathrm{R}_{\text {AIN }}=$ external resistance, $\mathrm{C}_{\text {AIN }}=$ capacitors, $\mathrm{C}_{\text {samp }}=$ internal sample and hold capacitor.

Table 44. ADC accuracy for $V_{D D A}=5 \mathrm{~V}$

| Symbol | Parameter | Conditions | Typ | Max ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\left\|\mathrm{E}_{T}\right\|$ | Total unadjusted error ${ }^{(2)}$ | $\mathrm{f}_{\text {ADC }}=2 \mathrm{MHz}$ | 1.4 | $3^{(3)}$ | LSB |
| $\left\|\mathrm{E}_{0}\right\|$ | Offset error ${ }^{(2)}$ |  | 0.8 | 3 |  |
| $\left\|\mathrm{E}_{\mathrm{G}}\right\|$ | Gain error ${ }^{(2)}$ |  | 0.1 | 2 |  |
| $\left\|E_{D}\right\|$ | Differential linearity error ${ }^{(2)}$ |  | 0.9 | 1 |  |
| $\left\|\mathrm{E}_{\mathrm{L}}\right\|$ | Integral linearity error ${ }^{(2)}$ |  | 0.7 | 1.5 |  |
| $\left\|\mathrm{E}_{T}\right\|$ | Total unadjusted error ${ }^{(2)}$ | $\mathrm{f}_{\mathrm{ADC}}=4 \mathrm{MHz}$ | $1.9{ }^{(4)}$ | $4^{(4)}$ |  |
| $\left\|\mathrm{E}_{\mathrm{O}}\right\|$ | Offset error ${ }^{(2)}$ |  | $1.3{ }^{(4)}$ | $4^{(4)}$ |  |
| $\left\|\mathrm{E}_{\mathrm{G}}\right\|$ | Gain error ${ }^{(2)}$ |  | $0.6{ }^{(4)}$ | $3^{(4)}$ |  |
| $\left\|\mathrm{E}_{\mathrm{D}}\right\|$ | Differential linearity error ${ }^{(2)}$ |  | $1.5{ }^{(4)}$ | $2^{(4)}$ |  |
| $\left\|E_{L}\right\|$ | Integral linearity error ${ }^{(2)}$ |  | $1.2{ }^{(4)}$ | $1.5{ }^{(4)}$ |  |

1. Guaranteed by characterization results, not tested in production.
2. ADC accuracy vs. injection current: Any positive or negative injection current within the limits specified for $I_{I N J(P I N)}$ and $\Sigma I_{\operatorname{INJ}(P \mathrm{PIN})}$ in Section 10.3.6 does not affect the ADC accuracy.
3. TUE 2LSB can be reached on specific sales types on the whole temperature range.
4. Target values.

Figure 44. ADC accuracy characteristics


1. Example of an actual transfer curve
. The ideal transfer curve
2. End point correlation line
$\mathrm{E}_{\mathrm{T}}=$ Total unadjusted error: Maximum deviation between the actual and the ideal transfer curves.
$\mathrm{E}_{\mathrm{o}}=$ Offset error: Deviation between the first actual transition and the first ideal one.
$\mathrm{E}_{\mathrm{G}}=$ Gain error: Deviation between the last ideal transition and the last actual one.
$E_{D}=$ Differential linearity error: Maximum deviation between actual steps and the ideal one
$\mathrm{E}_{\mathrm{L}}$ = Integral linearity error: Maximum deviation between any actual transition and the end point correlation line.

### 10.3.12 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

## Functional EMS (electromagnetic susceptibility)

While executing a simple application (toggling 2 LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- ESD: Electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{S S}$ through a 100 pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

## Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.
Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

## Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)


## Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be recovered by applying a low state on the NRST pin or the oscillator pins for 1 second.
To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Table 45. EMS data

| Symbol | Parameter | Conditions | Level/class |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\text {FESD }}$ | Voltage limits to be applied on any $\mathrm{I} / \mathrm{O}$ pin <br> to induce a functional disturbance | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, <br> $\mathrm{f}_{\mathrm{MASTER}}=16 \mathrm{MHz}(\mathrm{HSI} \mathrm{clock})$, <br> Conforms to IEC $1000-4-2$ | $3 / \mathrm{B}$ |
| $\mathrm{V}_{\text {EFTB }}$ | Fast transient voltage burst limits to be <br> applied through 100 pF on $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ <br> pins to induce a functional disturbance | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, <br> $\mathrm{f}_{\mathrm{MASTR}}=16 \mathrm{MHz}(\mathrm{HSI} \mathrm{clock})$, <br> Conforms to IEC $1000-4-4$ | $4 / \mathrm{A}$ |

## Electromagnetic interference (EMI)

Emission tests conform to the IEC 61967-2 standard for test software, board layout and pin loading.

Table 46. EMI data

| Symbol | Parameter | Conditions |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | General conditions | Monitored frequency band | Max $\mathrm{f}_{\mathbf{C P U}}{ }^{(1)}$ |  |  |  |
|  |  |  |  | $\begin{gathered} 8 \\ \text { MHz } \end{gathered}$ | $\begin{gathered} 16 \\ \text { MHz } \end{gathered}$ | $\begin{gathered} 24 \\ \text { MHz } \end{gathered}$ |  |
| $\mathrm{S}_{\text {EMI }}$ | Peak level | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \end{aligned}$ <br> LQFP80 package conforming to IEC 61967-2 | 0.1 MHz to 30 MHz | 15 | 17 | 22 | $\mathrm{dB} \mu \mathrm{V}$ |
|  |  |  | 30 MHz to 130 MHz | 18 | 22 | 16 |  |
|  |  |  | 130 MHz to 1 GHz | -1 | 3 | 5 |  |
|  | EMI level |  | - | 2 | 2.5 | 2.5 |  |

1. Guaranteed by characterization results, not tested in production.

## Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

## Electrostatic discharge (ESD)

Electrostatic discharges ( 3 positive then 3 negative pulses separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device ( 3 parts* $(n+1)$ supply pin). This test conforms to the JESD22-A114A/A115A standard. For more details, refer to the application note AN1181.

Table 47. ESD absolute maximum ratings

| Symbol | Ratings | Conditions | Class | Maximum <br> value ${ }^{(1)}$ | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ESD(HBM) }}$ | Electrostatic discharge voltage <br> (human body model) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, conforming <br> to JESD22-A114 | 3 A | 4000 |  |
| $\mathrm{~V}_{\text {ESD(CDM) }}$ | Electrostatic discharge voltage <br> (charge device model) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, conforming <br> to JESD22-C101 | 3 | 500 | V |
| $\mathrm{~V}_{\text {ESD(MM) }}$ | Electrostatic discharge voltage <br> (charge device model) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, conforming <br> to JESD22-A115 | B | 200 |  |

[^2]
## Static latch-up

Two complementary static tests are required on 10 parts to assess the latch-up performance.

- A supply overvoltage (applied to each power supply pin) and
- A current injection (applied to each input, output and configurable I/O pin) are performed on each sample.
This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.

Table 48. Electrical sensitivities

| Symbol | Parameter | Conditions | Class $^{(1)}$ |
| :---: | :---: | :---: | :---: |
| L LU | Static latch-up class | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=150^{\circ} \mathrm{C}$ |  |

1. Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to class A it exceeds the JEDEC standard. B class strictly covers all the JEDEC criteria (international standard).

## 11 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK ${ }^{\circledR}$ specifications, grade definitions and product status are available at: www.st.com. ECOPACK ${ }^{\circledR}$ is an ST trademark.

### 11.1 LQFP80 package information

Figure 45. LQFP80-80-pin, $14 \times 14$ mm low-profile quad flat package outline


[^3]Table 49. LQFP80-80-pin, $14 \times 14 \mathrm{~mm}$ low-profile quad flat package mechanical data ${ }^{(1)}$

| Symbol | millimeters |  |  | inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.220 | 0.320 | 0.380 | 0.0087 | 0.0126 | 0.0150 |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | 15.800 | 16.000 | 16.200 | 0.6220 | 0.6299 | 0.6378 |
| D1 | 13.800 | 14.000 | 14.200 | 0.5433 | 0.5512 | 0.5591 |
| D3 | - | 12.350 | - | - | 0.4862 | - |
| E | 15.800 | 16.000 | 16.200 | 0.6220 | 0.6299 | 0.6378 |
| E1 | 13.800 | 14.000 | 14.200 | 0.5433 | 0.5512 | 0.5591 |
| E3 | - | 12.350 | - | - | 0.4862 | - |
| e | - | 0.650 | - | - | 0.0256 | - |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| k | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |
| ccc | - | - | 0.100 | - | - | 0.0039 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 46. LQFP80-80-pin, $14 \times 14 \mathrm{~mm}$ low-profile quad flat package recommended footprint


1. Dimensions are expressed in millimeters.

## Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 47. LQFP80 marking example (package top view)


1. Parts marked as "ES","E" or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's quality department must be contacted to run a qualification activity prior to any decision to use these engineering samples.

### 11.2 LQFP64 package information

Figure 48. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package outline


1. Drawing is not to scale.

Table 50. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | - | 12.000 | - | - | 0.4724 | - |
| D1 | - | 10.000 | - | - | 0.3937 | - |
| D3 | - | 7.500 | - | - | 0.2953 | - |
| E | - | 12.000 | - | - | 0.4724 | - |
| E1 | - | 10.000 | - | - | 0.3937 | - |

Table 50. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package mechanical data (continued)

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| E3 | - | 7.500 | - | - | 0.2953 | - |
| e | - | 0.500 | - | - | 0.0197 | - |
| K | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| ccc | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 49. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package recommended footprint


1. Dimensions are expressed in millimeters.

## Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 50. LQFP64 marking example (package top view)


1. Parts marked as "ES","E" or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's quality department must be contacted to run a qualification activity prior to any decision to use these engineering samples.

### 11.3 LQFP48 package information

Figure 51. LQFP48-48-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat package outline


1. Drawing is not to scale.

Table 51. LQFP48-48-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | 8.800 | 9.000 | 9.200 | 0.3465 | 0.3543 | 0.3622 |
| D1 | 6.800 | 7.000 | 7.200 | 0.2677 | 0.2756 | 0.2835 |
| D3 | - | 5.500 | - | - | 0.2165 | - |
| E | 8.800 | 9.000 | 9.200 | 0.3465 | 0.3543 | 0.3622 |
| E1 | 6.800 | 7.000 | 7.200 | 0.2677 | 0.2756 | 0.2835 |
| E3 | - | 5.500 | - | - | 0.2165 | - |
| e | - | 0.500 | - | - | 0.0197 | - |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| k | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |
| ccc | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 52. LQFP48-48-pin, $7 \times 7$ mm low-profile quad flat package recommended footprint


1. Dimensions are expressed in millimeters.

## Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 53. LQFP48 marking example (package top view)


1. Parts marked as "ES","E" or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's quality department must be contacted to run a qualification activity prior to any decision to use these engineering samples.

### 11.4 LQFP32 package information

Figure 54. LQFP32-32-pin, $7 \times 7$ mm low-profile quad flat package outline


1. Drawing is not to scale.

Table 52. LQFP32-32-pin, $7 \times 7$ mm low-profile quad flat package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.300 | 0.370 | 0.450 | 0.0118 | 0.0146 | 0.0177 |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | 8.800 | 9.000 | 9.200 | 0.3465 | 0.3543 | 0.3622 |
| D1 | 6.800 | 7.000 | 7.200 | 0.2677 | 0.2756 | 0.2835 |
| D3 | - | 5.600 | - | - | 0.2205 | - |
| E | 8.800 | 9.000 | 9.200 | 0.3465 | 0.3543 | 0.3622 |
| E1 | 6.800 | 7.000 | 7.200 | 0.2677 | 0.2756 | 0.2835 |
| E3 | - | 5.600 | - | - | 0.2205 | - |
| e | - | 0.800 | - | - | 0.0315 | - |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| k | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |
| ccc | - | - | 0.100 | - | - | 0.0039 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 55. LQFP32-32-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat package recommended footprint


1. Dimensions are expressed in millimeters.

## Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 56. LQFP32 marking example (package top view)


1. Parts marked as "ES","E" or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's quality department must be contacted to run a qualification activity prior to any decision to use these engineering samples.

### 11.5 VFQFPN32 package information

Figure 57. VFQFPN32-32-pin, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch very thin profile fine pitch quad flat package outline

## Seating plane



1. Drawing is not to scale.

Table 53. VFQFPN32-32-pin, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch very thin profile fine pitch quad flat package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | 0.800 | 0.900 | 1.000 | 0.0315 | 0.0354 | 0.0394 |
| A1 | 0.000 | 0.020 | 0.050 | 0.0000 | 0.0008 | 0.0020 |
| A3 | - | 0.200 | - | - | 0.0079 | - |
| b | 0.180 | 0.250 | 0.300 | 0.0071 | 0.0098 | 0.0118 |
| D | 4.850 | 5.000 | 5.150 | 0.1909 | 0.1969 | 0.2028 |
| D2 | 3.500 | 3.600 | 3.700 | 0.1378 | 0.1417 | 0.1457 |
| E | 4.850 | 5.000 | 5.150 | 0.1909 | 0.1969 | 0.2028 |
| E2 | 3.500 | 3.600 | 3.700 | 0.1378 | 0.1417 | 0.1457 |
| e | - | 0.500 | - | - | 0.0197 | - |
| L | 0.300 | 0.400 | 0.500 | 0.0118 | 0.0157 | 0.0197 |
| ddd | - | - | 0.050 | - | - | 0.0020 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 58. VFQFPN32-32-pin, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch very thin profile fine pitch quad flat package recommended footprint


1. Dimensions are expressed in millimeters.

## Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 59. VFQFPN32 marking example (package top view)


1. Parts marked as "ES","E" or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's quality department must be contacted to run a qualification activity prior to any decision to use these engineering samples.

### 11.6 Thermal characteristics

In case the maximum chip junction temperature ( $\mathrm{T}_{\mathrm{Jmax}}$ ) specified in Table 24: General operating conditions is exceeded, the functionality of the device cannot be guaranteed.
$\mathrm{T}_{\mathrm{Jmax}}$, in degrees Celsius, may be calculated using the following equation:

$$
\mathrm{T}_{\mathrm{Jmax}}=\mathrm{T}_{\text {Amax }}+\left(\mathrm{P}_{\mathrm{Dmax}} \times \Theta_{\mathrm{JA}}\right)
$$

where:
$\mathrm{T}_{\text {Amax }}$ is the maximum ambient temperature in ${ }^{\circ} \mathrm{C}$
$\Theta_{J A}$ is the package junction-to-ambient thermal resistance in ${ }^{\circ} \mathrm{C} / \mathrm{W}$
$P_{\text {Dmax }}$ is the sum of $P_{\text {INTmax }}$ and $P_{I / O \max }\left(P_{\text {Dmax }}=P_{\text {INTmax }}+P_{I / O \max }\right)$
$P_{\text {INTmax }}$ is the product of $I_{D D}$ and $V_{D D}$, expressed in Watts. This is the maximum chip internal power.
$\mathbf{P}_{\text {I/Omax }}$ represents the maximum power dissipation on output pins
where:

$$
\mathrm{P}_{\mathrm{I} / \mathrm{Omax}}=\Sigma\left(\mathrm{V}_{\mathrm{OL}} * \mathrm{I}_{\mathrm{OL}}\right)+\Sigma\left(\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OH}}\right) * \mathrm{I}_{\mathrm{OH}}\right)
$$

taking into account the actual $\mathrm{V}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}} / \mathrm{I}_{\mathrm{OH}}$ of the $\mathrm{I} / \mathrm{Os}$ at low- and high-level in the application.

Table 54. Thermal characteristics ${ }^{(1)}$

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\Theta_{J A}$ | Thermal resistance junction-ambient LQFP 80-14 x 14 mm | 38 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | Thermal resistance junction-ambient LQFP 64-10 x 10 mm | 46 |  |
|  | Thermal resistance junction-ambient LQFP 48-7x7mm | 57 |  |
|  | Thermal resistance junction-ambient LQFP 32-7x7mm | 59 |  |
|  | Thermal resistance junction-ambient VFQFPN 32-5x5mm | 25 |  |

1. Thermal resistances are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection environment.

### 11.6.1 Reference document

JESD51-2 integrated circuits thermal test method environment conditions - natural convection (still air). Available from www.jedec.org.

### 11.6.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the order code (see Figure 60: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax ordering information scheme1 on page 111).

The following example shows how to calculate the temperature range needed for a given application.

Assuming the following application conditions:

- Maximum ambient temperature $\mathrm{T}_{\text {Amax }}=82^{\circ} \mathrm{C}$ (measured according to JESD51-2)
- $\quad I_{\text {DDmax }}=8 \mathrm{~mA}$
- $\quad V_{D D}=5 \mathrm{~V}$
- maximum $20 \mathrm{I} / \mathrm{Os}$ used at the same time in output at low-level with $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$
$-\quad \mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$
$\mathrm{P}_{\text {INTmax }}=8 \mathrm{~mA} \times 5 \mathrm{~V}=400 \mathrm{~mW}$
$P_{\text {IOmax }}=20 \times 8 \mathrm{~mA} \times 0.4 \mathrm{~V}=64 \mathrm{~mW}$

This gives:

$$
\begin{aligned}
& P_{\text {INTmax }}=400 \mathrm{~mW} \text { and } P_{\text {IOmax }} 64 \mathrm{~mW} \\
& P_{\text {Dmax }}=400 \mathrm{~mW}+64 \mathrm{~mW}
\end{aligned}
$$

Thus:

$$
P_{\text {Dmax }}=464 \mathrm{~mW} .
$$

Using the values obtained in Table 54: Thermal characteristics $T_{J m a x}$ is calculated as follows:

For LQFP64 $46^{\circ} \mathrm{C} / \mathrm{W}$

$$
\mathrm{T}_{\text {jmax }}=82^{\circ} \mathrm{C}+\left(46^{\circ} \mathrm{C} / \mathrm{W} \times 464 \mathrm{~mW}\right)=82^{\circ} \mathrm{C}+21^{\circ} \mathrm{C}=103^{\circ} \mathrm{C}
$$

This is within the range of the suffix C version parts $\left(-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}}<125^{\circ} \mathrm{C}\right)$.
Parts must be ordered at least with the temperature range suffix C .

## 12 Ordering information

Figure 60. STM8AF526x/8x/Ax and STM8AF6269/8x/Ax ordering information scheme ${ }^{1}$


1. For a list of available options (e.g. memory size, package) and orderable part numbers or for further information on any aspect of this device, please go to www.st.com or contact the nearest ST Sales Office.
2. Qualified and characterized according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 and Q002 or equivalent.
3. Customer specific FASTROM code or custom device configuration. This field shows 'SSS' if the device contains a super set silicon, usually equipped with bigger memory and more I/Os. This silicon is supposed to be replaced later by the target silicon.

## 13 STM8 development tools

Development tools for the STM8A microcontrollers include the

- STice emulation system offering tracing and code profiling
- STVD high-level language debugger including assembler and visual development environment - seamless integration of third party C compilers
- STVP Flash programming software

In addition, the STM8A comes with starter kits, evaluation boards and low-cost in-circuit debugging/programming tools.

### 13.1 Emulation and in-circuit debugging tools

The STM8 tool line includes the STice emulation system offering a complete range of emulation and in-circuit debugging features on a platform that is designed for versatility and cost-effectiveness. In addition, STM8A application development is supported by a low-cost in-circuit debugger/programmer.

The STice is the fourth generation of full-featured emulators from STMicroelectronics. It offers new advanced debugging capabilities including tracing, profiling and code coverage analysis to help detect execution bottlenecks and dead code.
In addition, STice offers in-circuit debugging and programming of STM8A microcontrollers via the STM8 single wire interface module (SWIM), which allows non-intrusive debugging of an application while it runs on the target microcontroller.

For improved cost effectiveness, STice is based on a modular design that allows users to order exactly what they need to meet their development requirements and to adapt their emulation system to support existing and future ST microcontrollers.

### 13.1.1 STice key features

- Program and data trace recording up to 128 K records
- Advanced breakpoints with up to 4 levels of conditions
- Data breakpoints
- Real-time read/write of all device resources during emulation
- Occurrence and time profiling and code coverage analysis (new features)
- In-circuit debugging/programming via SWIM protocol
- 8-bit probe analyzer
- 1 input and 2 output triggers
- USB 2.0 high-speed interface to host PC
- Power supply follower managing application voltages between 1.62 to 5.5 V
- Modularity that allows users to specify the components they need to meet their development requirements and adapt to future requirements
- Supported by free software tools that include integrated development environment (IDE), programming software interface and assembler for STM8.


### 13.2 Software tools

STM8 development tools are supported by a complete, free software package from STMicroelectronics that includes ST visual develop (STVD) IDE and the ST visual programmer (STVP) software interface. STVD provides seamless integration of the Cosmic and Raisonance C compilers for STM8.

### 13.2.1 STM8 toolset

The STM8 toolset with STVD integrated development environment and STVP programming software is available for free download at www.st.com. This package includes:

## ST visual develop

Full-featured integrated development environment from STMicroelectronics, featuring:

- $\quad$ Seamless integration of $C$ and ASM toolsets
- Full-featured debugger
- Project management
- Syntax highlighting editor
- Integrated programming interface
- Support of advanced emulation features for STice such as code profiling and coverage


## ST visual programmer (STVP)

Easy-to-use, unlimited graphical interface allowing read, write and verification of the STM8A microcontroller's Flash memory. STVP also offers project mode for saving programming configurations and automating programming sequences.

### 13.2.2 C and assembly toolchains

Control of C and assembly toolchains is seamlessly integrated into the STVD integrated development environment, making it possible to configure and control the building of the application directly from an easy-to-use graphical interface. Available toolchains include:

## C compiler for STM8

All compilers are available in free version with a limited code size depending on the compiler. For more information, refer to www.cosmic-software.com, www.raisonance.com, and www.iar.com.

## STM8 assembler linker

Free assembly toolchain included in the STM8 toolset, which allows users to assemble and link their application source code.

### 13.3 Programming tools

During the development cycle, STice provides in-circuit programming of the STM8A Flash microcontroller on the application board via the SWIM protocol. Additional tools are to include a low-cost in-circuit programmer as well as ST socket boards, which provide dedicated programming platforms with sockets for programming the STM8A

For production environments, programmers will include a complete range of gang and automated programming solutions from third-party tool developers already supplying programmers for the STM8 family.

## 14 Revision history

Table 55. Document revision history

| Date | Revision | $\quad$ Changes |
| :---: | :---: | :--- |
| 31-Jan-2008 | 1 | Initial release |
|  |  | Added 'H' products to the datasheet (Flash no EEPROM). <br> Section : Features on cover page: Updated Memories, Reset and <br> supply management, Communication interfaces and I/Os; reduced <br> wakeup pins by 1. <br> Table 1: Device summary: Removed STM8AF6168, STM8AF6148, <br> STM8AF6166, STM8AF6146, STM8AF5168, STM8AF5186, <br> STM8AF5176, and STM8AF5166. <br> Section 1: Introduction, Section 5: Product overview, Section 9: <br> Option bytes, Section 6.2: Alternate function remapping, Table 21: <br> Current characteristics: Updated reference documentation: RM0009, <br> PM0047, and UM0470. <br> Section 2: Description: added information about peak performance. <br> Section 3: Product line-up: Removed STM8A common features <br> table. <br> Table 4: Peripheral clock gating bits (CLK_PCKENR1): Removed <br> STM8AF5186T, STM8AF5176T, STM8AF5168T, and <br> STM8AF5166T. <br> Table 5: Peripheral clock gating bits (CLK_PCKENR2): Removed <br> STM8AF6168T, STM8AF6166T, STM8AF6148T, and <br> STM8AF6146T. <br> Section 5: Product overview: Made minor content changes and <br> improved readability and layout. <br> Section 5.5.3: 128 kHz low-speed internal RC oscillator (LSI): Major <br> modification, TMU included. <br> Section 5.5.2: 16 MHz high-speed internal RC oscillator (HSI): User <br> trimming updated. |
| Section 5.5.3: 128 kHz low-speed internal RC oscillator (LSI): LSI as |  |  |
| CPU clock added. |  |  |
| Section 5.5.4: 24 MHz high-speed external crystal oscillator (HSE), |  |  |
| Section 5.5.5: External clock input: Maximum frequency conditional |  |  |
| 32 Kbyte/128 Kbyte. |  |  |
| Section 5.8: Analog to digital converter (ADC): Scan for 128 Kbyte |  |  |
| removed. |  |  |
| Section 5.9: Communication interfaces, Section 5.9.3: Serial |  |  |
| peripheral interface (SPI): SPI 10 Mb/s. |  |  |
| Figure 3: LQFP 80-pin pinout, Figure 4: LQFP 64-pin pinout, |  |  |
| Figure 6: STM8AF62xx LQFP/VFQFPN 32-pin pinout: Amended |  |  |
| footnote 1. |  |  |
| Table 12: Memory model 128K: HS output changed from 20 mA to 8 |  |  |
| mA. |  |  |
| Section 7: Memory and register map: Corrected Table 8: Register |  |  |
| and memory map; removed address list; added Table 14: General |  |  |
| hardware register map. |  |  |
| Section 10.3.2: Supply current characteristics Note on typical/WC |  |  |
| values added. |  |  |

Table 55. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 22-Aug-2008 | $\begin{gathered} 2 \\ \text { (continued) } \end{gathered}$ | Table 18: Typ. IDD(WFI)HSI vs. VDD @ fCPU = 16 MHz , peripherals = off: Replaced the source blocks 'simple USART', 'very low-end timer (timer 4)', and 'EEPROM' with 'LINUART', 'timer4' and 'reserved' respectively, added TMU registers. <br> Table 20: HSE oscillator circuit diagram: Updated OPT6 and NOPT6, added OPT7 to 17 (TMU, BL) <br> Table 21: Typical HSI frequency vs VDD: Updated OPT1 UBC[7:0], OPT4 CKAWUSEL, OPT4 PRSC [1:0], and OPT6, added OPT7 to 16 (TMU). <br> Table 23: Operating lifetime: Amended footnotes. <br> Table 26: Total current consumption in Run, Wait and Slow mode. General conditions for VDD apply, $T A=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ : Added parameter 'voltage and current operating conditions'. <br> Table 27: Total current consumption in Halt and Active-halt modes. General conditions for VDD applied. $T A=-40^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ unless otherwise stated: Amended footnotes. <br> Table 28: Oscillator current consumption: Replaced. <br> Table 29: Programming current consumption: Amended maximum data and footnotes. <br> Table 21: Current characteristics: Replaced. <br> Table 22: Thermal characteristics: Added and amended $\mathrm{I}_{\mathrm{DD}(\mathrm{RUN})}$ data; amended $\mathrm{I}_{\mathrm{DD}(\mathrm{WFI})}$ data; amended footnotes. <br> Table 32: HSE oscillator characteristics: Filled in, amended maximum data and footnotes. <br> Figure 13 to Figure 18: info on peripheral activity added. <br> Table 33: HSI oscillator characteristics: Modified f frE_ext data and added $\mathrm{V}_{\text {HSEdhl }}$ data. <br> Table 35: Flash program memory/data EEPROM memory: Removed $\mathrm{ACC}_{\mathrm{HSI}}$ parameters and replaced with $\mathrm{ACC}_{\mathrm{HS}}$ parameters; amended data and footnotes. <br> Amended data of 'RAM and hardware registers' table. <br> Table 37: Data memory: Updated names and data of $\mathrm{N}_{\mathrm{RW}}$ and $\mathrm{t}_{\mathrm{RET}}$ parameters. <br> Table 40: TIM 1, 2, 3, and 4 electrical specifications: Added $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ parameters; Updated $\mathrm{I}_{\mathrm{Ikg} \text { ana }}$ parameter. <br> Removed: Output driving current (standard ports), Output driving current (true open drain ports), and Output driving current (high sink ports). <br> Table 46: EMI data: Updated $\mathrm{f}_{\mathrm{ADC}}, \mathrm{t}_{\mathrm{S}}$, and $\mathrm{t}_{\mathrm{CONV}}$ data. <br> Table: $A D C$ accuracy for VDDA $=3.3 \mathrm{~V}$ : removed the $4-\mathrm{MHz}$ <br> condition from all parameters. <br> Table 47: ESD absolute maximum ratings: Removed the $4-\mathrm{MHz}$ condition from all parameters; updated footnote 1 and removed footnote 2. <br> Table 51: LQFP48-48-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat package mechanical data: Added data for $\mathrm{T}_{\mathrm{A}}=145^{\circ} \mathrm{C}$. <br> Figure 53: Updated memory size, pin count and package type information. |

Table 55. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 16-Sep-2008 | 3 | Replaced the salestype 'STM8H61xx' with 'STM8AH61xx on the first page. <br> Added 'part numbers' to heading rows of Table 1: Device summary. Updated the 80-pin package silhouette on cover page in line with POA 0062342-revD. <br> Table 18: Renamed ‘TMU key registers 0-7 [7:0]’ as ‘TMU key registers 1-8 [7:0]' <br> Section 9: Updated introductory text concerning option bytes which do not need to be saved in a complementary form. <br> Table 18: Renamed the option bits 'TMU[0:3]', 'NTMU[0:3]', and 'TMU_KEY 0-7 [7:0]' as 'TMU[3:0]', 'NTMU[3:0]', and 'TMU_KEY 1-8 [7:0]' respectively. <br> Table 21: Updated values of option byte 5 (HSECNT[7:0]); inverted the description of option byte 6 (TMU[3:0]); renamed option bytes 8 to 15 'TMU_KEY 0-7 [7:0]', as 'TMU_KEY 1-8 [7:0]'. <br> Updated 80-pin package information in line with POA 0062342-revD in Figure 45 and Table 53. |
| 01-Jul-2009 | 4 | Added 'STM8AH61xx' and 'STM8AH51xx to document header. Updated : Features on page 1 (memories, timers, operating temperature, ADC and I/Os). <br> Updated Table 1: Device summary Updated Kbyte value of program memory in Section: Introduction Changed the first two lines from the top in Section: Description. Updated Figure 1: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax block diagram <br> Updated Section 5: Product overview <br> In Figure 5: LQFP 48-pin pinout, added USART function to pins 10, <br> 11, and 12; added CAN Tx and CAN Rx functions to pins 35 and 36 respectively. <br> Section 6: Pinouts and pin description: deleted the text below the Table 10: Legend/abbreviation for the pin description table <br> Table 11: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description: 68th, 69th pin (LQFP80): replaced X with a dash for PP output and Added a table footnote. <br> Updated Figure 8: Register and memory map. <br> Table 12: Memory model 128K: updated footnote <br> Deleted the Table: Stack and RAM partitioning <br> Table 17: STM8A interrupt table: Updated priorities 13, 15, 17, 20 and 24 and changed table footnote <br> Updated Section 7: Memory and register map <br> Updated Table: Data memory, Table: I/O static characteristics, and <br> Table 39: NRST pin characteristics. <br> Section 10.1.1: Minimum and maximum values: added ambient temperature $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ <br> Updated Table 20: Voltage characteristics. <br> Updated Table 21: Current characteristics. <br> Updated Table 22: Thermal characteristics. <br> Updated Table 24: General operating conditions. |

Table 55. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 01-Jul-2009 | $\begin{gathered} 4 \\ \text { (continued) } \end{gathered}$ | Removed table: Total current consumption and timing in halt, fast active halt and slow active halt modes at $V_{D D}=3.3 \mathrm{~V}$. <br> Added Table 28: Oscillator current consumption. <br> Added Table 29: Programming current consumption. <br> Updated Table 30: Typical peripheral current consumption VDD $=5.0$ <br> V <br> Updated Table 31: HSE external clock characteristics. <br> Updated Table 32: HSE oscillator characteristics. <br> Table 20: HSE oscillator circuit diagram: changed 'consumption control' to 'current control' <br> Section : HSE oscillator critical gm formula: clarified formula <br> Updated Table 33: HSI oscillator characteristics. <br> Removed 'RAM and hardware registers’ <br> Removed Table: RAM and hardware registers. <br> Updated Table 35: Flash program memory/data EEPROM memory <br> Added Table 36: Flash program memory. <br> Added Table 37: Data memory. <br> Updated Table 38: I/O static characteristics. <br> Updated Table 39: NRST pin characteristics. <br> Updated Table 40: TIM 1, 2, 3, and 4 electrical specifications <br> Section 10.3.9: SPI interface: changed title from "SPI serial peripheral interface". <br> Updated Table 41: SPI characteristics. <br> Figure 40: SPI timing diagram in slave mode and with $C P H A=0$ : <br> Changed title and added footnote. <br> Figure 41: SPI timing diagram in slave mode and with $C P H A=1$ : changed the title. <br> Updated Table 43: ADC characteristics. <br> Updated Figure 43: Typical application with ADC. <br> Removed Table: ADC accuracy for VDDA $=3.3 \mathrm{~V}$. <br> Updated Table 44: ADC accuracy for VDDA $=5 \mathrm{~V}$. <br> Updated Table 46: EMI data. <br> Updated Table 48: Electrical sensitivities. <br> Added text about Ecopack in the Section 11: Package information. <br> Figure 48: LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat <br> package outline: deleted footnote. <br> Updated Figure 60: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax ordering information scheme1. <br> Added Section 13: STM8 development tools. |
| 22-Oct-2009 | 5 | Updated Table 1: Device summary: added STM8AF5178, STM8AF519A and STM8AF619A. |

Table 55. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 13-Apr-2010 | 6 | Updated title on cover page. <br> Modified cover page header to clarify the part numbers covered by the datasheets. Updated footnote on Table 1: Device summary to add ' $P$ ' order codes. <br> Changed definition of ' $P$ ' order codes. <br> 'Q' order codes (FASTROM and EEPROM) removed. <br> Reorganized the content of Section 5: Product overview. <br> Table 11: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description updated PD7/TLI alternate function, removed caution note for PD6/ LINUART_RX, and added note to PA1/OSCIN. <br> Renamed Section 7: Memory and register map, and merged content with Section: Register map. Updated Figure 8: Register and memory map. <br> Renamed BL_EN and NBL_EN, BL and NBL, respectively, in Table 18: Option bytes. <br> Updated AFR4 definition in Table 19: Option byte description. <br> Added $\mathrm{C}_{\text {EXT }}$ in Table 24: General operating conditions, and <br> Section 10.3.1: VCAP external capacitor. <br> Updated $\mathrm{t}_{\mathrm{VDD}}$ in Table 25: Operating conditions at power-up/powerdown. <br> Moved Table 30: Typical peripheral current consumption VDD $=5.0$ <br> $V$ to Section : Current consumption for on-chip peripherals. <br> Removed $\mathrm{V}_{\mathrm{ESD}(\mathrm{MM})}$ from Table 47: ESD absolute maximum ratings. <br> Updated Section 12: Ordering information to the devices supported by the datasheet. <br> Updated Section 13: STM8 development tools. |
| 08-Jul-2010 | 7 | Added STM8AF5168 and STM8AF518A part number in Figure 4, and STM8AF618A in Figure 5. Added STM8AF52xx, STM8AF6269, STM8AF628x, and STM8AF62Ax. <br> Updated D temperature range to -40 to $150^{\circ} \mathrm{C}$. <br> Updated number of I/Os on cover page. <br> Added Table 23: Operating lifetime. <br> Restored $\mathrm{V}_{\mathrm{ESD}(\mathrm{MM})}$ from Table 47: ESD absolute maximum ratings. <br> Table 24: General operating conditions: updated $\mathrm{V}_{\mathrm{CAP}}$ information. ESL parameter, and range $D$ maximum junction temperature $\left(T_{j}\right)$. <br> Added STM8AF52xx and STM8AF62xx, and footnote in Section 12: Ordering information. <br> Updated Section 13: STM8 development tools: added Table: Product evolution summary, and split the beCAN time triggered communication mode limitation in two sections. |

Table 55. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 30-Jan-2011 | 8 | Modified references to reference manual, and Flash programming manual in the whole document. <br> Added reference to AEC Q100 standard on cover page. <br> Renamed timer types as follows: <br> - Auto-reload timer to general purpose timer <br> - Multipurpose timer to advanced control timer <br> - System timer to basic timer <br> Introduced concept of high density Flash program memory. Updated the number of I/Os for devices in 80-, 64-, and 48-pin packages in Table: STM8AF52xx product line-up with CAN, Table: STM8AF62xx product line-up without CAN, Table: STM8AF/H/P51xx product line-up with CAN, and Table: STM8AF/H/P61xx product lineup without CAN. <br> Added TMU brief description in Section 5.4: Flash program and data EEPROM, updated TMU_MAXATT description in Table 19: Option byte description, and TMU_MAWATT reset value in Table 18: Option bytes. <br> Updated clock sources in Section 5.5.1: Features. <br> Added Table 4: Peripheral clock gating bits (CLK_PCKENR1). <br> Added calibration using TIM3 in Section 5.7.2: Auto-wakeup counter. <br> Added Table 8: ADC naming and Table 9: Communication peripheral naming correspondence. <br> Updated SPI data rate to $\mathrm{f}_{\text {MASTER }} / 2$ in Section 5.9.3: Serial peripheral interface (SPI). <br> Added reset state in Table 10: Legend/abbreviation for the pin description table. <br> Table: STM8A microcontroller family pin description: modified footnotes related to PD1/SWIM, corrected wpu input for PE1 and PE2, and renamed TIMn_CCx and TIMn_NCCx to TIMn_CHx and TIMn_CHxN, respectively. <br> Section: Register map: Removed CAN register CLK_CANCCR. Removed I2C_PECR register. <br> Added footnote for Px_IDR registers in Table 13: I/O port hardware register map. Updated register reset values for Px_IDR and PD_CR1 registers. <br> Replaced tables describing register maps and reset values for nonvolatile memory, global configuration, reset status, TMU, clock controller, interrupt controller, timers, communication interfaces, and ADC, by TTable 14: General hardware register map. Added debug module register map <br> Renamed Fast Active Halt mode to Active-halt mode with regulator on, and Slow Active Halt mode to Active-halt mode with regulator off, updated Section 5.6: Low-power operating modes, and Table 27: Total current consumption in Halt and Active-halt modes. General conditions for VDD applied. TA $=-40^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ unless otherwise stated. $\mathrm{I}_{\mathrm{DD}(\mathrm{FAH})}$ and $\mathrm{I}_{\mathrm{DD}(\mathrm{SAH})}$ renamed $\mathrm{I}_{\mathrm{DD}(\mathrm{AH}) ;} \mathrm{t}_{\mathrm{WU}(\mathrm{FAH})}$ and $\mathrm{t}_{\mathrm{WU}(\mathrm{SAH})}$ renamed $\mathrm{t}_{\mathrm{WU}(\mathrm{AH})}$. |

Table 55. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 30-Jan-2011 | $\begin{gathered} 8 \\ \text { (continued) } \end{gathered}$ | Removed note 1 in Table 24: General operating conditions and note 1 below Figure 11: fCPUmax versus VDD. <br> Removed note 3 in Table 26: Total current consumption in Run, Wait and Slow mode. General conditions for VDD apply, $T A=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$. <br> Removed note 2 in Table 31: HSE external clock characteristics and Table 35: Flash program memory/data EEPROM memory Removed note 1 in Table 37: Data memory. Modified TWE maximum value in Table 36: Flash program memory and Table 37: Data memory. <br> Added $\mathrm{t}_{\mathrm{IFP}(\mathrm{NRST})}$ and renamed $\mathrm{V}_{\mathrm{F}(\mathrm{NRST})} \mathrm{t}_{\mathrm{IFP}}$ in Table 39: NRST pin characteristics. <br> Added recommendation concerning NRST pin level, and power consumption sensitive applications, above Figure 39: <br> Recommended reset pin protection, and updated external capacitor value. <br> Updated Note 1 in Table 40: TIM 1, 2, 3, and 4 electrical specifications. <br> Updated Note 1 in Table 41: SPI characteristics. <br> Moved know limitations to separate errata sheet. <br> Added "not recommended for new design" note to device family 51, memory size 7 and 9, and temperature range B, in Figure 60: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax ordering information scheme1. <br> Added Raisonance compiler in Section 13.2: Software tools. |
| 18-Jul-2012 | 9 | Updated wildcards of document part numbers. <br> Added VFQFPN package. <br> Added STM8AF62A6 part number. <br> Table 1: Device summary updated footnote 1 and added footnote 2. <br> Table: STM8AF52xx product line-up with CAN and Table: <br> STM8AF62xx product line-up without CAN: added "P" version for all order codes; updated size of data EEPROM for 64K devices to 2 K instead of 1.5 K ; updated RAM. <br> Figure 1: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax block diagram: updated POR, BOR and WDG; removed PDR; added legend. <br> Section 5.4: Flash program and data EEPROM: removed non relevant bullet points and added a sentence about the factory program. <br> Added Table 4: Peripheral clock gating bits (CLK_PCKENR1) and updated Table 5: Peripheral clock gating bits (CLK_PCKENR2) <br> Section : ADC features: updated ADC input range. <br> Table 12: Memory model 128K: updated RAM size, RAM end addresses, and stack roll-over addresses; updated footnote 1 <br> Table 18: Option bytes: updated factory default setting for NOPT17; updated footnotes. <br> Table 20: Voltage characteristics: updated $\mathrm{V}_{\mathrm{DDX}}-\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{DDX}}-\mathrm{V}_{\mathrm{SS}}$. <br> Table 24: General operating conditions: updated $\mathrm{V}_{\text {CAP. }}$ |

Table 55. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 18-Jul-2012 | $\begin{gathered} 9 \\ \text { (continued) } \end{gathered}$ | Table 26: Total current consumption in Run, Wait and Slow mode. General conditions for VDD apply, TA $=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ : updated conditions for $\mathrm{I}_{\mathrm{DD}(\mathrm{RUN})}$. <br> Table 38: I/O static characteristics: added new condition and new max values for rise and fall time; updated footnote 2. <br> Section 10.3.7: Reset pin characteristics: updated text below <br> Figure 38: Typical NRST pull-up current Ipu vs VDD <br> Figure 39: Recommended reset pin protection: updated unit of capacitor. <br> Table 41: SPI characteristics: updated SCK high and low time conditions and values. <br> Figure 42: SPI timing diagram - master mode: replaced 'SCK input' signals with 'SCK output' signals. <br> Updated Table 49: LQFP80-80-pin, $14 \times 14$ mm low-profile quad flat package mechanical data, Table 50: LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package mechanical data, Table 51: LQFP48-48-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat package mechanical data, Table 52: LQFP32-32-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat package mechanical data, Table 53: VFQFPN32-32-pin, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch very thin profile fine pitch quad flat package mechanical data Replaced Figure 48: LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package outline, Figure 51: LQFP48-48-pin, $7 \times 7 \mathrm{~mm}$ lowprofile quad flat package outline and Figure 54: LQFP32-32-pin, $7 x$ 7 mm low-profile quad flat package outline <br> Added Figure 49: LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package recommended footprint, Figure 52: LQFP48-48-pin, 7 x 7 mm low-profile quad flat package recommended footprint and Figure 55: LQFP32-32-pin, $7 \times 7 \mathrm{~mm}$ low-profile quad flat package recommended footprint <br> Updated Figure 57: VFQFPN32-32-pin, $5 \times 5 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch very thin profile fine pitch quad flat package outline <br> Updated Figure 60: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax ordering information scheme1 <br> Section 13.2.2: C and assembly toolchains: added www.iar.com. |
| 31-Mar-2014 | 10 | Updated: <br> - Table 1: Device summary, <br> - Table: STM8AF52xx product line-up with CAN, <br> - Table: STM8AF/H/P51xx product line-up with CAN, <br> - Table: STM8AF/H/P61xx product line-up without CAN, <br> - Table 11: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin description, <br> - The maximum speed in Section 5.9.3: Serial peripheral interface (SPI), <br> - $\mathrm{t}_{\text {TEMP }}$ Reset release delay /VDD rising typical and max values in Table 25: Operating conditions at power-up/power-down, <br> - The symbol $\mathrm{t}_{\text {IFP(NRST) }}$ with $\mathrm{t}_{\text {INFP(NRST) }}$ in Table 39: NRST pin characteristics, <br> - The address and comment for Reset in Table 17: STM8A interrupt table. |

Table 55. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 31-Mar-2014 | $\begin{array}{l}\text { Added: } \\ \text { - Figure 7: STM8AF52x6 VFQFPN32 32-pin pinout; } \\ \text { - the caution in Section 5.10: Input/output specifications, } \\ \text { (continued) } \\ \text { - The table footnote "Not recommended for new designs" to Table: } \\ \text { STM8AF/H/P51xx product line-up with CAN and Table: } \\ \text { STM8AF/H/P61xx product line-up without CAN. } \\ \text { - The figure footnotes to Figure 7: STM8AF52x6 VFQFPN32 32-pin } \\ \text { pinout and Figure: VFQFPN 32-lead very thin fine pitch quad flat } \\ \text { no-lead package (5 x 5) }\end{array}$ |  |
| 13-Jun-2014 | 11 | $\begin{array}{l}\text { Added STM8AF52A6 part number. }\end{array}$ |
| Added: |  |  |
| - the third table footnote to Table 25: Operating conditions at power- |  |  |
| up/power-down, |  |  |
| - Figure 47: LQFP80 marking example (package top view), |  |  |
| - Figure 50: LQFP64 marking example (package top view), |  |  |
| - Figure 53: LQFP48 marking example (package top view), |  |  |
| - Figure 56: LQFP32 marking example (package top view), |  |  |
| - Figure 59: VFQFPN32 marking example (package top view), |  |  |
| - the footnote about the device marking to Figure 60: |  |  |
| STM8AF526x/8x/Ax and STM8AF6269/8x/Ax ordering information |  |  |
| scheme1. |  |  |
| Removed STM8AF51xx and STM8AF61xx obsolete root part |  |  |
| numbers, and consequently "H" products: |  |  |$\}$

Table 55. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :--- |
|  |  | $\begin{array}{l}\text { Updated: } \\ \text { - Title of Figure 7: STM8AF52x6 VFQFPN32 32-pin pinout, } \\ \text { (previously STM8AF5286UC VFQFPN32 32-pin pinout) } \\ \text { - Footnotes of Figure 60: STM8AF526x/8x/Ax and } \\ \text { STM8AF6269/8x/Ax ordering information scheme1 } \\ \text { - Table 11: STM8AF526x/8x/Ax and STM8AF6269/8x/Ax pin } \\ \text { description replaced "STM8AF5286UC VQFPN32" with } \\ \text { "STM8AF52x6 VQFPN32" at header row } \\ \text { - Section 10.2: Absolute maximum ratings } \\ \text { - Section: Device marking on page 93 } \\ \text { - Section: Device marking on page 96 } \\ \text { - Section : Device marking on page 99 } \\ \text { - Section : Device marking on page 104 } \\ \text { - Section : Device marking on page 108 } \\ \text { Added: } \\ \text { - Footnote on Figure 47: LQFP80 marking example (package top }\end{array}$ |
| view), Figure 50: LQFP64 marking example (package top view), |  |  |
| Figure 56: LQFP32 marking example (package top view), |  |  |
| Figure 59: VFQFPN32 marking example (package top view). |  |  |$\}$

## IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

$$
\text { © } 2016 \text { STMicroelectronics - All rights reserved }
$$


[^0]:    1. During startup, the oscillator current consumption may reach 6 mA .
    2. The supply current of the oscillator can be further optimized by selecting a high quality resonator with small $R_{m}$ value. Refer to crystal manufacturer for more details
    3. Informative data.
[^1]:    1. Not tested in production.
[^2]:    1. Guaranteed by characterization results, not tested in production
[^3]:    1. Drawing is not to scale.
