## feATURES

- Low RoN: $45 \Omega$
- Single 2.7 V to $\pm 5 \mathrm{~V}$ Supply Operation
- Low Charge Injection
- Serial Digital Interface
- Analog Inputs May Extend to Supply Rails
- Low Leakage: $\pm 5 \mathrm{nA}$ Max
- Guaranteed Break-Before-Make
- TTL/CMOS Compatible for All Digital Inputs
- Cascadable to Allow Additional Channels
- Can Be Used as a Demultiplexer


## APPLICATIONS

- Data Acquisition Systems
- Communication Systems
- Signal Multiplexing/Demultiplexing


## DESCRIPTION

The LTC ${ }^{\circledR} 1391$ is a high performance CMOS 8-to- 1 analog multiplexer. It features a serial digital interface that allows several LTC1391s to be daisy-chained together, increasing the number of MUX channels available using a single digital port.
The LTC1391 features a typical $R_{0 N}$ of $45 \Omega$, a typical switch leakage of 50 pA and guaranteed break-beforemake operation. Charge injection is $\pm 10 \mathrm{pC}$ maximum. All digital inputs are TTL and CMOS compatible when operated from single or dual supplies. The inputs can withstand 100 mA fault current.
The LTC1391 is available in 16-pin PDIP, SSOP and narrow SO packages. For applications requiring 2 -way serial data transmission, see the LTC1390 data sheet.

[^0]
## TYPICAL APPLICATION



## ABSOLUTE MAXIMUM RATINGS

(Note 1)
Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$) ............................. 15 V Input Voltage

Analog Inputs/Outputs ..... $\left(\mathrm{V}^{-}-0.3 \mathrm{~V}\right)$ to $\left(\mathrm{V}^{+}+0.3 \mathrm{~V}\right)$
Digital Inputs $\qquad$ -0.3 V to 15 V
Digital Outputs ......................... -0.3 V to $\left(\mathrm{V}^{+}+0.3 \mathrm{~V}\right)$
Power Dissipation
Operating Temperature Range
LTC1391C $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC1391I $\qquad$ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ) $\qquad$

PACKAGE/ORDER InFORMATION


Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS
The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~V}^{-}=-5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switch |  |  |  |  |  |  |  |  |
| $V_{\text {ANALOG }}$ | Analog Signal Range | (Note 2) |  | $\bullet$ | -5 |  | 5 | V |
| Ron | On-Resistance | $V_{S}= \pm 3.5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=1 \mathrm{~mA}$ | $\begin{aligned} & \hline \mathrm{T}_{\text {MIN }}=0^{\circ} \mathrm{C}(\text { (LTC1391C }) \\ & \mathrm{T}_{\text {MIN }}=-40^{\circ} \mathrm{C}(\text { LTC1391I) }) \\ & \hline \end{aligned}$ |  |  |  | 75 | $\Omega$ |
|  |  |  | $25^{\circ} \mathrm{C}$ |  |  | 45 | 75 | $\Omega$ |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\operatorname{MAX}}=70^{\circ} \mathrm{C}(\text { (LTC1391C) } \\ & \mathrm{T}_{\text {MAX }}=85^{\circ} \mathrm{C}(\text { (LTC1391I) } \end{aligned}$ |  |  |  | 120 | $\Omega$ |
|  | $\Delta \mathrm{R}_{\text {ON }}$ Vs $\mathrm{V}_{\text {S }}$ |  |  |  |  | 20 |  | \% |
|  | $\Delta \mathrm{R}_{\text {ON }}$ vs Temperature |  |  |  |  | 0.5 |  | \%/ ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {S(OFF) }}$ | Off Input Leakage | $V_{S}=4 \mathrm{~V}, V_{D}=-4 \mathrm{~V}, V_{S}=-4 \mathrm{~V}, V_{D}=4 \mathrm{~V}$ <br> Channel Off |  | $\bullet$ |  | $\pm 0.05$ | $\begin{array}{r}  \pm 5 \\ \pm 20 \end{array}$ | nA |
| $\mathrm{I}_{\mathrm{D} \text { (OFF) }}$ | Off Output Leakage | $\mathrm{V}_{\mathrm{S}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-4 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=-4 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=4 \mathrm{~V}$ <br> Channel Off |  | $\bullet$ |  | $\pm 0.05$ | $\begin{array}{r}  \pm 5 \\ \pm 20 \\ \hline \end{array}$ | nA $n A$ |
| $\mathrm{I}_{\mathrm{D}(\mathrm{ON})}$ | On Channel Leakage | $V_{S}=V_{D}= \pm 4 V$ <br> Channel On |  | $\bullet$ |  | $\pm 0.05$ | $\begin{gathered} \pm 5 \\ \pm 20 \end{gathered}$ | nA |
| Digital |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {INH }}$ | High Level Input Voltage | $\mathrm{V}^{+}=5.25 \mathrm{~V}$ |  | $\bullet$ | 2.4 |  |  | V |
| VINL | Low Level Input Voltage | $\mathrm{V}^{+}=4.75 \mathrm{~V}$ |  | $\bullet$ |  |  | 0.8 | V |
| $\underline{\mathrm{I}_{\text {ILL }}, \mathrm{I}_{\text {INH }}}$ | Input Current | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, 0 \mathrm{~V}$ |  | $\bullet$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\begin{aligned} & \mathrm{V}^{+}=4.75 \mathrm{~V}, \mathrm{I}_{0}=-10 \mu \mathrm{~A} \\ & \mathrm{~V}^{+}=4.75 \mathrm{~V}, \mathrm{I}_{0}=-360 \mu \mathrm{~A} \end{aligned}$ |  | $\bullet$ | 2.4 | $\begin{aligned} & \hline 4.74 \\ & 4.50 \\ & \hline \end{aligned}$ |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | $\mathrm{V}^{+}=4.75 \mathrm{~V}, \mathrm{I}_{0}=1.6 \mathrm{~mA}$ |  | $\bullet$ |  | 0.5 | 0.8 | V |

ELECTRICALCHARACTERISTCS The o denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~V}^{-}=-5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dynamic |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {CLK }}$ | Clock Frequency | (Note 2) |  |  |  | 5 | MHz |
| ${ }_{\text {ton }}$ | Enable Turn-On Time | $\mathrm{V}_{S}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |  |  | 260 | 400 | ns |
| $\mathrm{t}_{\text {OFF }}$ | Enable Turn-Off Time | $\mathrm{V}_{S}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |  |  | 100 | 200 | ns |
| topen | Break-Before-Make Interval |  |  | 35 | 155 |  | ns |
| OIRR | Off Isolation | $V_{S}=2 V_{P-p}, R_{L}=1 \mathrm{k}, \mathrm{f}=100 \mathrm{kHz}$ |  |  | 70 |  | dB |
| Q ${ }_{\text {InJ }}$ | Charge Injection | $\mathrm{R}_{S}=0, \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}, \mathrm{V}_{S}=1 \mathrm{~V}$ (Note 2) |  |  | $\pm 2$ | $\pm 10$ | pC |
| $\mathrm{C}_{\text {S(OFF) }}$ | Input Off Capacitance |  |  |  | 5 |  | pF |
| $\mathrm{C}_{\text {D(OFF) }}$ | Output Off Capacitance |  |  |  | 10 |  | pF |
| Supply |  |  |  |  |  |  |  |
| ${ }^{+}$ | Positive Supply Current | All Logic Inputs Tied Together, $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or 5V | $\bullet$ |  | 15 | 40 | $\mu \mathrm{A}$ |
| $1-$ | Negative Supply Current | All Logic Inputs Tied Together, $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or 5V | $\bullet$ |  | -15 | -40 | $\mu \mathrm{A}$ |

The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\mathrm{V}^{+}=2.7 \mathrm{~V}, \mathrm{~V}^{-}=\mathrm{GND}=0 \mathrm{~V}$, unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switch |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {ANALOG }}$ | Analog Signal Range | (Note 2) |  | $\bullet$ | 0 |  | 2.7 | V |
| $\mathrm{R}_{\text {ON }}$ | On-Resistance | $\mathrm{V}_{S}=1.2 \mathrm{~V}, \mathrm{I}_{0}=1 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{MIN}}=0^{\circ} \mathrm{C}(\mathrm{LT} \\ & \mathrm{T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  |  |  | 300 | $\Omega$ |
|  |  |  | $25^{\circ} \mathrm{C}$ |  |  | 250 | 300 | $\Omega$ |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\text {MAX }}=70^{\circ} \mathrm{C}(\mathrm{~L} \\ & \mathrm{T}_{\text {MAX }}=85^{\circ} \mathrm{C}(\mathrm{~L} \end{aligned}$ |  |  |  | 350 | $\Omega$ |
|  | $\Delta \mathrm{R}_{\text {ON }}$ vs $\mathrm{V}_{\text {S }}$ |  |  |  |  | 20 |  | \% |
|  | $\Delta \mathrm{R}_{\text {ON }}$ vs Temperature |  |  |  |  | 0.5 |  | \%/ ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {( } \mathrm{OFF} \text { ) }}$ | Off Input Leakage | $V_{S}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0.5 \mathrm{~V} ; \mathrm{V}_{S}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=2.5 \mathrm{~V} \text { (Note 3) }$ <br> Channel Off |  | $\bullet$ |  | $\pm 0.05$ | $\begin{gathered} \pm 5 \\ \pm 20 \end{gathered}$ | nA |
| $I_{\text {( }(\text { OFF })}$ | Off Output Leakage | $V_{S}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0.5 \mathrm{~V} ; \mathrm{V}_{S}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=2.5 \mathrm{~V} \text { (Note 3) }$ <br> Channel Off |  | $\bullet$ |  | $\pm 0.05$ | $\begin{gathered} \pm 5 \\ \pm 20 \end{gathered}$ | nA $n A$ |
| $I_{\text {d(ON })}$ | On Channel Leakage | $\begin{aligned} & V_{S}=V_{D}=0.5 \mathrm{~V}, 2.5 \mathrm{~V} \text { (Note 3) } \\ & \text { Channel On } \end{aligned}$ |  | $\bullet$ |  | $\pm 0.05$ | $\begin{gathered} \pm 5 \\ \pm 20 \end{gathered}$ | nA |

## Digital

| VINH | High Level Input Voltage | $\mathrm{V}^{+}=3.0 \mathrm{~V}$ | $\bullet$ | 2.0 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {INL }}$ | Low Level Input Voltage | $\mathrm{V}^{+}=2.4 \mathrm{~V}$ | $\bullet$ |  |  | 0.8 |  |
| $\mathrm{I}_{\text {INL, }}$ I INH | Input Current | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}, 0 \mathrm{~V}$ | $\bullet$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | $\begin{aligned} & \mathrm{V}^{+}=2.7 \mathrm{~V}, \mathrm{I}_{0}=-20 \mu \mathrm{~A} \\ & \mathrm{~V}^{+}=2.7 \mathrm{~V}, \mathrm{I}_{0}=-400 \mu \mathrm{~A} \end{aligned}$ | $\bullet$ | 2.0 | $\begin{aligned} & \hline 2.68 \\ & 2.30 \\ & \hline \end{aligned}$ |  | V |
| $\mathrm{V}_{0 \mathrm{~L}}$ | Low Level Output Voltage | $\begin{aligned} & \mathrm{V}^{+}=2.7 \mathrm{~V}, \mathrm{I}_{0}=20 \mu \mathrm{~A} \\ & \mathrm{~V}^{+}=2.7 \mathrm{~V}, \mathrm{I}_{0}=400 \mu \mathrm{~A} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & 0.01 \\ & 0.20 \end{aligned}$ | 0.8 | V |

## ELECTRICRL CHARACTERISTICS The • denotes the specifications which apply over the full operating

 temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}^{+}=2.7 \mathrm{~V}, \mathrm{~V}^{-}=\mathrm{GND}=0 \mathrm{~V}$, unless otherwise specified.| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dynamic |  |  |  |  |  |  |
| ${ }_{\text {f CLK }}$ | Clock Frequency | (Note 2) |  |  | 5 | MHz |
| $\mathrm{t}_{\mathrm{ON}}$ | Enable Turn-On Time | $\mathrm{V}_{S}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ (Note 4) |  | 490 | 800 | ns |
| toff | Enable Turn-Off Time | $\mathrm{V}_{S}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ (Note 4) |  | 190 | 400 | ns |
| topen | Break-Before-Make Interval | (Note 4) | 125 | 290 |  | ns |
| QIRR | Off Isolation | $V_{S}=2 V_{\text {P-P }}, R_{L}=1 \mathrm{k}, \mathrm{f}=100 \mathrm{kHz}$ |  | 70 |  | dB |
| $Q_{\text {InJ }}$ | Charge Injection | $\mathrm{R}_{S}=0, \mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}, \mathrm{V}_{S}=1 \mathrm{~V}$ (Note 2) |  | $\pm 1$ | $\pm 5$ | pC |
| $\mathrm{C}_{\text {S(OFF) }}$ | Input Off Capacitance |  |  | 5 |  | pF |
| $\mathrm{C}_{\text {D(OFF) }}$ | Output Off Capacitance |  |  | 10 |  | pF |

Supply

| $I^{+}$ | Positive Supply Current | All Logic Inputs Tied Together, $\mathrm{V}_{\text {IN }}=\mathrm{OV}$ or 2.7V | $\bullet \bullet$ | 0.2 | 2 |
| :--- | :--- | :--- | :--- | :--- | :--- |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: Guaranteed by Design.

Note 3: Leakage current with a single 2.7 V supply is guaranteed by correlation with the $\pm 5 \mathrm{~V}$ leakage current specifications.
Note 4: Timing specifications with a single 2.7 V supply are guaranteed by correlation with the $\pm 5 \mathrm{~V}$ timing specifications.

## TYPICAL PGRFORMANCE CHARACTERISTICS



## TYPICAL PGRFORMANCG CHARACTERISTICS



1391 G04


## PIn functions

S0, S1, S2, S3, S4, S5, S6, S7 (Pins 1, 2, 3, 4, 5, 6, 7, 8): Analog Multiplexer Inputs.

GND (Pin 9): Digital Ground. Connect to system ground.
CLK (Pin 10): System Clock (TTL/CMOS Compatible). The clock synchronizes the channel selection bits and the serial data transfer from $D_{\text {IN }}$ to $D_{\text {OUT }}$.
CS (Pin 11): Channel Select Input (TTL/CMOS Compatible). A logic high on this input enables the LTC1391 to read in the channel selection bits and allows digital data transfer from $D_{\text {In }}$ to $D_{\text {OUT }}$. A logic low on this input puts $D_{\text {Out }}$ into three-state and enables the selected channel for analog signal transmission.
$\mathrm{D}_{\text {IN }}$ (Pin 12): Digital Input (TTL/CMOS Compatible). Input for the channel selection bits.
$D_{\text {OUT }}$ (Pin 13): Digital Output (TTL/CMOS Compatible). Output from the internal shift register.
$\mathbf{V}^{-}$(Pin 14): Negative Supply. For $\pm 5 \mathrm{~V}$ dual supply applications, |V${ }^{-}$| should not exceed |V+|by more than 20\% for proper channel selection.

D (Pin 15): Analog Multiplexer Output.
V+ (Pin 16): Positive Supply.

## APPLICATIONS InfORMATION

## Multiplexer Operation

Figure 1 shows the block diagram of the components within the LTC1391 required for MUX operation. The LTC1391 uses Din to select the active channel and the chip select input, $\overline{\mathrm{CS}}$, to switch on the selected channel as shown in Figure 2.
When $\overline{C S}$ is high, the input data on the $D_{I N}$ pin is latched into the 4-bit shift register on the rising clock edge. The input data consists of the "EN" bit and a string of three bits for channel selection. If "EN" bit is logic high as illustrated in the first input data sequence, it enables the selected channel. After the clocking in of the last channel selection bit BO, the $\overline{\mathrm{CS}}$ pin must be pulled low before the next rising clock edge to ensure correct operation. Once $\overline{\mathrm{CS}}$ is pulled low, the previously selected channel is switched off to ensure a break-before-make interval. After a delay of $\mathrm{t}_{\mathrm{ON}}$, the selected channel is switched on allowing signal transmission. The selected channel remains on until the next falling edge of $\overline{\mathrm{CS}}$. After a delay of $\mathrm{t}_{\mathrm{OFF}}$, the LTC1391 terminates the analog signal transmission and allows the


Figure 1. Simplified Block Diagram of the MUX Operation
selection of next channel. If the "EN" bit is logic low, as illustrated in the second data sequence, it disables all channels and there will be no analog signal transmission. Table 1 shows the various bit combinations for channel selection.

Table 1. Logic Table for Channel Selection

| ACTIVE CHANNEL | EN | B2 | B1 | BO |
| :---: | :---: | :---: | :---: | :---: |
| All Off | 0 | $X$ | $X$ | $X$ |
| S0 | 1 | 0 | 0 | 0 |
| S1 | 1 | 0 | 0 | 1 |
| S2 | 1 | 0 | 1 | 0 |
| S3 | 1 | 0 | 1 | 1 |
| S4 | 1 | 1 | 0 | 0 |
| S5 | 1 | 1 | 0 | 1 |
| S6 | 1 | 1 | 1 | 0 |
| S7 | 1 | 1 | 1 | 1 |

## Digital Data Transfer Operation

The block diagram of Figure 3 shows the components within the LTC1391 required for serial data transfer. When $\overline{\mathrm{CS}}$ is held high, data is fed into the 4-bit shift register and then shifted to $D_{\text {OUt }}$. Data appears at $D_{\text {OUT }}$ after the fourth rising edge of the clock as shown in Figure 4. The last four


Figure 3. Simplified Block Diagram of the Digital Data Transfer Operation


Figure 2. Multiplexer Operation

## APPLICATIONS INFORMATION

bits clocked into the LTC1391 shift register before $\overline{\mathrm{CS}}$ is taken low select the MUX channel that is turned on. This allows a series of devices, with the $D_{\text {OUT }}$ of one device connected to the $D_{\text {IN }}$ of the next device, to be programmed with a single data stream.


Figure 4. Digital Data Transfer Operation

## Multiplexer Expansion

Several LTC1391s can be daisy-chained to expand the number of multiplexer inputs. No additional interface ports are required for the expansion. Figure 5 shows two LTC1391s connected at their analog outputs to form a 16-to-1 multiplexeratthe inputto an LTC1400 A/D converter.

To ensure that only one channel is switched on at any one time, two sets of channel selection bits are needed for DATA as shown in Figure 6. The first data sequence is used to switch off one MUX and the second data sequence is used to select one channel from the other MUX or vice versa. In other words, if bit "ENA" is high and bit "ENB" is low, one channel of MUX A is switched on and all channels of MUX B are switched off. If bit "ENA" is low and bit "ENB" is high, all channels at MUX A are switched off and one channel of MUX B is switched on. Care should be taken to ensure that only one LTC1391 is enabled at any one time to prevent two channels from being enabled simultaneously.


Figure 6. Data Sequence for MUX Expansion


Figure 5. Daisy-Chaining Two LTC1391s for Expansion

## TYPICAL APPLICATIONS

Daisy-Chaining Five LTC1391s


PACKAGE DESCRIPTION

## GN Package

16-Lead Plastic SSOP (Narrow . 150 Inch)
(Reference LTC DWG \# 05-08-1641)


DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006 " $(0.152 \mathrm{~mm})$ PER SIDE
** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" ( 0.254 mm ) PER SIDE


PACKAGE DESCRIPTION

## S Package

16-Lead Plastic Small Outline (Narrow . 150 Inch)
(Reference LTC DWG \# 05-08-1610)


Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

## TYPICAL APPLICATION

## Interfacing LTC1391 with LTC1257 for Demultiplex Operation



## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC1285 | 3V 12-Bit ADC | Micropower, Auto Shutdown, SO-8 Package, SPI, QSPI + MICROWIRE ${ }^{\text {TM }}$ Compatible |
| LTC1286 | 5V 12-Bit ADC | Micropower, Auto Shutdown, S0-8 Package, SPI, QSPI + MICROWIRE Compatible |
| LTC1380/LTC1393 | SMBus-Controlled Analog Multiplexer | Low Ron and Low Charge Injection |
| LTC1390 | Serial-Controlled 8-to-1 Analog Multiplexer | Low Ron, Bidirectional Serial Interface, Low Power, 16-Pin S0 |
| LTC1401 | 3V, 12-Bit, 200ksps Serial ADC | 15mW, Internal Reference, S0-8 Package |
| LTC1402 | 12-Bit, 2.2Msps Serial ADC | 90 mW with Nap and Sleep Modes, 5V or $\pm 5 \mathrm{~V}$, Internal Reference |
| LTC1404 | 12-Bit, 600 ksps Serial ADC | 5 V or $\pm 5 \mathrm{~V}$, Internal Reference and Shutdown |
| LTC1417 | 14-Bit, 400ksps Serial ADC | 20 mW , Single 5V or $\pm 5 \mathrm{~V}$ Supply |
| LTC1451 | 5 V 12-Bit Voltage Output DAC | Complete $\mathrm{V}_{\text {OUT }}$ DAC, S0-8 Package, Daisy-Chainable, Low Power |
| LTC1452 | 5 V and 3V 12-Bit Voltage Output DAC | Multiplying V ${ }_{\text {OUT }}$ DAC, S0-8 Package, Rail-to-Rail Output, Low Power |
| LTC1453 | 3V 12-Bit Voltage Output DAC | Complete V ${ }_{\text {Out }}$ DAC, S0-8 Package, Daisy-Chainable, Low Power |
| LT1460-2.5 | Micropower, Precision Bandgap Reference | $130 \mu \mathrm{~A}$ Supply Current, $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, Available in SOT-23 |
| LT1461-2.5 | Micropower, Low Dropout Reference | $50 \mu \mathrm{~A}$ Supply Current, 300 mV Dropout, $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ Drift |
| LTC1655/LTC1655L | 16-Bit, Voltage Output DAC, 5V/3V | S0-8 Package, Micropower, Serial I/O |
| LTC1658 | 14-Bit, Voltage Output DAC | Micropower, Multiplying $\mathrm{V}_{\text {OUT }}$, Swings from GND to $\mathrm{V}_{\text {REF }}$ |

MICROWIRE is a trademark of National Semiconductor.


[^0]:    $\overline{\mathbf{\Sigma}}$, LTC and LT are registered trademarks of Linear Technology Corporation.

