## 32-bit General Purpose and Motor Control Application MCUs with FPU and

 up to 1 MB Live-Update Flash, 256 KB SRAM, 4 KB EEPROM, and Op amps
## Operating Conditions: $\mathbf{2 . 2 V}$ to $\mathbf{3 . 6 V}$

- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, DC to 120 MHz
- $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, DC to 80 MHz


## Core: 120 MHz (up to 198 DMIPS)

- MIPS32 ${ }^{\circledR}$ microAptiv ${ }^{\text {TM }}$ MCU core with Floating Point Unit
- microMIPS ${ }^{\text {TM }}$ mode for up to $40 \%$ smaller code size
- DSP-enhanced core:
- Four 64-bit accumulators

Single-cycle MAC, saturating and fractional math

- Code-efficient (C and Assembly) architecture
- Two 32-bit core register files to reduce interrupt latency


## Clock Management

- $8 \mathrm{MHz} \pm 5 \%$ (FRC) internal oscillator $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
- Programmable PLLs and oscillator clock sources: HS and EC clock modes
- Secondary USB PLL
- 32 kHz Internal Low-power RC oscillator (LPRC)
- Independent external low-power 32 kHz crystal oscillator
- Fail-Safe Clock Monitor (FSCM)
- Independent Watchdog Timers (WDT) and Deadman Timer (DMT)
- Fast wake-up and start-up
- Four Fractional clock out (REFCLKO) modules


## Power Management

- Low-power management modes (Deep Sleep, Sleep, and Idle)
- Integrated:

Power-on Reset (POR) and Brown-out Reset (BOR)

- On-board capacitorless regulator


## Motor Control PWM

- Eight PWM pairs
- Six additional Single-Ended PWM modules
- Dead Time for rising and falling edges
- Dead-Time Compensation
- 8.33 ns PWM Resolution
- Clock Chopping for High-Frequency Operation
- PWM Support for:
- DC/DC, AC/DC, inverters, PFC, lighting BLDC, PMSM, ACIM, SRM motors
- Choice of six Fault and Current Limit Inputs
- Flexible Trigger Configuration for ADC Triggering


## Motor Encoder Interface

- Six Quadrature Encoder Interface (QEI) modules: - Four inputs: Phase A, Phase B, Home, and Index


## Audio/Graphics/Touch Interfaces

- External Graphics interfaces through PMP
- Up to six $I^{2} S$ audio data communication interfaces
- Up to six SPI audio control interfaces
- Programmable audio master clock:
- Generation of fractional clock frequencies
- Can be synchronized with USB clock
- Can be tuned in run-time


## Unique Features

- Permanent non-volatile 4-word unique device serial number


## Direct Memory Access (DMA)

- Up to eight channels with automatic data size detection
- Programmable Cyclic Redundancy Check (CRC)
- Up to 64 KB transfers


## Security Features

- Advanced Memory Protection:
- Peripheral and memory region access control


## Advanced Analog Features

- 12-bit ADC module:
- Sum of all individual ADC's combined, 25.45 Msps 12-bit mode or 33.79 Msps 8-bit mode
- 7 individual ADC modules
- 3.75 Msps per S\&H with dedicated DMA
- Up to 42 analog inputs
- Flexible and independent ADC trigger sources
- Four Op amps and five Comparators
- Up to three 12 -bit CDACs
- Internal temperature sensor $\pm 2^{\circ} \mathrm{C}$ accuracy
- Capacitive Touch Divider (CVD)


## Communication Interfaces

- Up to four CAN modules (with dedicated DMA channels): 2.0B Active with DeviceNet ${ }^{\text {TM }}$ addressing support
- Up to six UART modules (up to 25 Mbps ): Supports LIN 1.2 and IrDA ${ }^{\circledR}$ protocols
- Six SPI/I2S modules (SPI 50 Mbps )
- Parallel Master Port (PMP)
- Up to two FS USB 2.0-compliant On-The-Go (OTG) controllers
- Peripheral Pin Select (PPS) to enable remappable pin functions


## Timers/Output Compare/Input Capture/RTCC

- Up to 14 16-bit or one 16 -bit and eight 32 -bit timers/counters for GP and MC devices and six additional QEI 32-bit timers for MC devices
- 16 Output Compare (OC) modules
- 16 Input Capture (IC) modules
- PPS to enable function remap
- Real-Time Clock and Calendar (RTCC) module

Input/Output

- 5V-tolerant pins with up to 22 mA source/sink
- Selectable internal open drain, pull-ups, and pull-downs
- External interrupts on all I/O pins
- Five programmable edge/level-triggered interrupt pins

Qualification and Class B Support

- AEC-Q100 REVG (Grade $1-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) (planned)
- Class B Safety Library, IEC 60730 (planned)
- Back-up internal oscillator
- Clock monitor with back-up internal oscillator
- Global register locking


## Debugger Development Support

- In-circuit and in-application programming
- 2-wire or 4-wire MIPS ${ }^{\circledR}$ Enhanced JTAG interface
- Unlimited software and 12 complex breakpoints
- IEEE 1149.2-compatible (JTAG) boundary scan
- Non-intrusive hardware-based instruction trace


## Software and Tools Support

- C/C++ compiler with native DSP/fractional support
- MPLAB ${ }^{\circledR}$ Harmony Integrated Software Framework
- TCP/IP, USB, Graphics, and mTouch ${ }^{\text {™ }}$ middleware
- MFi, Android ${ }^{\text {TM }}$ and Bluetooth ${ }^{\circledR}$ audio frameworks
- RTOS Kernels: Express Logic ThreadX, FreeRTOS ${ }^{\text {M }}$, OPENRTOS ${ }^{\circledR}$, Micri $\mathrm{m}^{\circledR} \mu \mathrm{C} / \mathrm{OS}^{\text {™ }}$, and SEGGER embOS ${ }^{\circledR}$


## PIC32MK GP/MC Family

Packages

| Type | VQFN | TQFP |  |
| :--- | :---: | :---: | :---: |
| Pin Count | 64 | 64 | 100 |
| I/O Pins (up to) | $48(\mathrm{GP}$ devices) | 48 (GP devices) | 77 (GP devices) |
| Contact/Lead Pitch | 49 (MC devices) | 49 (MC devices) | 78 (MC devices) |
| Dimensions | $0.50 ~ \mathrm{~mm}$ | 0.50 mm | 0.40 mm |

TABLE 1: PIC32MK GENERAL PURPOSE (GP) FAMILY FEATURES

|  |  |  |  |  |  |  |  |  | emappab | le P | erip | hera |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\stackrel{\text { © }}{\stackrel{\text { ®}}{\circlearrowright}}$ | Program Memory (KB) |  |  |  | $\stackrel{n}{\underset{a}{a}}$ |  |  |  |  | $\stackrel{\leftarrow}{\substack{\alpha}}$ | $\begin{aligned} & \stackrel{\infty}{N} \\ & \stackrel{\vdots}{\vdots} \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|l} \underset{\sim}{0} \\ \underset{\sim}{u} \\ \underset{U}{\prime} \end{array}$ |  |  |  | 0 1 0 0 0 0 i 0 0 3 | $\sum_{0}^{0}$ | $\begin{aligned} & \text { U } \\ & \text { O } \\ & \text { r } \end{aligned}$ | $\begin{aligned} & \underset{\sim}{u} \\ & \underset{\sim}{u} \\ & \underset{\sim}{u} \end{aligned}$ | $\begin{aligned} & 0 \\ & \substack{0 \\ \hline} \end{aligned}$ | $\sum_{\substack{\mathrm{D}}}^{\substack{2}}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \mathbf{0} \\ & 5 \end{aligned}$ | - |
| PIC32MK0512GPD064 | 512 | 128 | 4 | Y | 64 | TQFP, | 16 | Y | 9/16/16 | 6 | 6 | 5 | - | 8/13 | 26 | 4/5 | 1 | Y | 1 | 4 | 3 | 1 | 48 | Y | Y |
| PIC32MK1024GPD064 | 1024 | 256 |  |  |  | VQFN |  |  | 9/16/16 |  |  |  |  |  | 26 |  |  |  |  |  | 3 |  | 48 |  |  |
| PIC32MK0512GPD100 | 512 | 128 | 4 | Y | 100 | TQFP | 16 | Y | 9/16/16 | 6 | 6 | 5 | - | 8/13 | 42 | 4/5 | 2 | Y | 1 | 4 | 3 | 1 | 77 | Y | Y |
| PIC32MK1024GPD100 | 1024 | 256 |  | $Y$ | 100 | TQFP |  | $Y$ | 9/16/16 | 6 | 6 | 5 | - |  | 42 | 4/5 | 2 | $Y$ | 1 | 4 | 3 | 1 | 77 | Y | $Y$ |
| PIC32MK0512GPE064 | 512 | 128 | 4 | Y | 64 | TQFP, | 16 | Y | 9/16/16 | 6 | 6 | 5 | 4 | 8/13 | 26 | 4/5 | 1 | Y | 1 | 4 | 3 | 1 | 48 | Y | Y |
| PIC32MK1024GPE064 | 1024 | 256 | 4 | Y | 64 | VQFN | 16 | $Y$ | 9/16/16 | 6 | 6 | 5 | 4 | 8/13 | 26 | 4/5 | 1 | $Y$ | 1 | 4 | 3 | 1 | 48 | Y | $Y$ |
| PIC32MK0512GPE100 | 512 | 128 | 4 | Y | 100 | TQFP | 16 | Y | 9/16/16 | 6 | 6 | 5 | 4 | 8/13 | 42 | 4/5 | 2 | Y | 1 | 4 | 3 | 1 | 77 | Y | Y |
| PIC32MK1024GPE100 | 1024 | 256 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Note 1: Eight out of nine timers are remappable.
2: Four out of five external interrupts are remappable.
Legend: An '-' indicates this feature is not available for the listed device.

TABLE 2: PIC32MK MOTOR CONTROL (MC) FAMILY FEATURES

|  |  |  |  |  | $\stackrel{9}{\underset{a}{2}}$ |  |  | Remappable Peripherals |  |  |  |  |  |  |  |  | USB 2.0 FS OTG | $\sum_{0}^{0}$ |  | $\begin{aligned} & \sum \\ & \sum \\ & \mathbf{N} \\ & \mathbf{N} \\ & \mathbf{N} \end{aligned}$ | $\begin{aligned} & U \\ & \vdots \\ & \vdots \\ & \hline x \end{aligned}$ |  | U | $\underset{\substack{\mathrm{D}}}{\substack{2}}$ | $\begin{aligned} & \stackrel{n}{\underline{a}} \\ & \underset{0}{0} \end{aligned}$ |  | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | $\stackrel{-k}{\frac{\alpha}{S}}$ | $\begin{aligned} & \infty \\ & \stackrel{\infty}{\bar{a}} \\ & \underset{\infty}{2} \end{aligned}$ |  | $\left.\begin{aligned} & \underset{\sim}{0} \\ & \dot{N} \\ & z \\ & \underset{U}{u} \end{aligned} \right\rvert\,$ |  |  |  |  |  | $\overline{\mathrm{O}}$ |  |  | $\begin{aligned} & \underset{U}{U} \\ & \underset{U}{u} \\ & \underset{\sim}{u} \end{aligned}$ |  |  |  |  |  |
| PIC32MK0512MCF064 | 512 | 128 | 4 | Y | 64 | TQFP, | 16 | Y | 9/16/16 | 6 | 6 | 5 | 4 | 8/13 | 26 | 4/5 | 1 | Y | 6 | 12 | 1 | 4 | 3 | 1 | 49 | Y | Y |
| PIC32MK1024MCF064 | 1024 | 256 |  |  |  | VQFN |  |  | 9/16/16 |  |  |  |  |  |  |  |  |  | 6 | 12 | 1 | 4 | 3 | 1 | 49 | $Y$ | $Y$ |
| PIC32MK0512MCF100 | 512 | 128 | 4 | Y | 100 | TQFP | 16 | Y | 9/16/16 | 6 | 6 | 5 | 4 | 8/13 | 42 | 4/5 | 2 | Y | 6 | 12 | 1 | 4 | 3 | 1 | 78 | Y | Y |
| PIC32MK1024MCF100 | 1024 | 256 |  |  |  |  |  |  | 9/16/16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Note 1: Eight out of nine timers are remappable.
2: Four out of five external interrupts are remappable.

## PIC32MK GP/MC Family

## Device Pin Tables

## TABLE 3: PIN NAMES FOR 64-PIN GENERAL PURPOSE (GPD/GPE) DEVICES

| PIC32MK0512GPD064 PIC32MK0512GPE064 PIC32MK1024GPD064 PIC32MK1024GPE064 |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin \# | Full Pin Name | Pin \# | Full Pin Name |
| 1 | TCK/RPA7/PMD5/RA7 | 33 | OA5IN+/DAC1/AN24/CVD24/C5IN1+/C5IN3-/RPA4/T1CK/ RA4 |
| 2 | RPB14/VBUSON1/PMD6/RB14 | 34 | VBUS |
| 3 | RPB15/PMD7/RB15 | 35 | VUSB3V3 |
| 4 | AN19/CVD19/RPG6/PMA5/RG6 | 36 | D- |
| 5 | AN18/CVD18/RPG7/PMA4/RG7 ${ }^{(6)}$ | 37 | D+ |
| 6 | AN17/CVD17/RPG8/PMA3/RG8 ${ }^{(7)}$ | 38 | VDD |
| 7 | $\overline{\mathrm{MCLR}}$ | 39 | OSCI/CLKI/AN49/CVD49/RPC12/RC12 |
| 8 | AN16/CVD16/RPG9/PMA2/RG9 | 40 | OSCO/CLKO/RPC15/RC15 |
| 9 | VSS | 41 | VSS |
| 10 | VDD | 42 | VBAT |
| 11 | AN10/CVD10/RPA12/RA12 | 43 | PGD2/RPB5/USBID1/RB5 ${ }^{(7)}$ |
| 12 | AN9/CVD9/RPA11/RA11 | 44 | PGC2/RPB6/SCK2/PMA15/RB6 ${ }^{(6)}$ |
| 13 | OA2OUT/ANO/C2IN4-/C4IN3-/RPA0/RA0 | 45 | DAC2/AN48/CVD48/RPC10/PMA14/PMCS/RC10 |
| 14 | OA2IN+/AN1/C2IN1+/RPA1/RA1 | 46 | OA5OUT/AN25/CVD25/C5IN4-/RPB7/SCK1/INT0/RB7 |
| 15 | PGD3/VREF-/OA2IN-/AN2/C2IN1-/RPB0/CTED2/RB0 | 47 | SOSCI/RPC13(5)/RC13 ${ }^{(5)}$ |
| 16 | PGC3/OA1OUT/VREF+/AN3/C1IN4-/C4IN2-/RPB1/CTED1/PMA6/ RB1 | 48 | SOSCO/RPB8(5)/RB8 ${ }^{(5)}$ |
| 17 | PGC1/OA1IN+/AN4/C1IN1+/C11N3-/C2IN3-/RPB2/RB2 | 49 | TMS/OA5IN-/AN27/CVD27/C5IN1-/RPB9/RB9 |
| 18 | PGD1/OA1IN-/AN5/CTCMP/C1IN1-/RTCC/RPB3/RB3 | 50 | TRCLK/RPC6/RC6 |
| 19 | AVDD | 51 | TRD0/RPC7/RC7 |
| 20 | AVSS | 52 | TRD1/RPC8/PMWR/RC8 |
| 21 | OA3OUT/AN6/CVD6/C3IN4-/C4IN1+/C4IN4-/RPC0/RC0 | 53 | TRD2/RPD5/PMRD/RD5 |
| 22 | OA3IN-/AN7/CVD7/C3IN1-/C4IN1-/RPC1/PMA7/RC1 | 54 | TRD3/RPD6/RD6 |
| 23 | OA3IN+/AN8/CVD8/C3IN1+/C3IN3-/RPC2/PMA13/RC2 | 55 | RPC9/RC9 |
| 24 | AN11/CVD11/C1IN2-/PMA12/RC11 | 56 | VSS |
| 25 | VSS | 57 | VDD |
| 26 | VDD | 58 | RPF0/RF0 |
| 27 | AN12/CVD12/C2IN2-/C5IN2-/PMA11/RE12 ${ }^{(7)}$ | 59 | RPF1/RF1 |
| 28 | AN13/CVD13/C3IN2-/PMA10/RE13 ${ }^{(6)}$ | 60 | RPB10/PMD0/RB10 |
| 29 | AN14/CVD14/RPE14/PMA1/RE14 | 61 | RPB11/PMD1/RB11 |
| 30 | AN15/CVD15/RPE15/PMA0/RE15 | 62 | RPB12/PMD2/RB12 |
| 31 | TDI/DAC3/AN26/CVD26/RPA8/PMA9/RA8 ${ }^{(7)}$ | 63 | RPB13/CTPLS/PMD3/RB13 |
| 32 | RPB4/PMA8/RB4 ${ }^{(6)}$ | 64 | TDO/PMD4/RA10 |

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and $\mathbf{1 3 . 3}$ "Peripheral Pin Select (PPS)" for restrictions.
2: Every I/O port pin (RAx-RGx) can be used as a change notification pin (CNAx-CNGx). See $\mathbf{1 3 . 0}$ "I/O Ports" for more information.
3: $\quad$ Shaded pins are 5 V tolerant
4: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.
5: Functions are restricted to input functions only and inputs will be slower than the standard inputs.
6: The $I^{2}$ C library is available in MPLAB Harmony. For future hardware or silicon compatibility, it is recommended to use these pins for the $1^{2} \mathrm{C}$ master/slave clock, that is SCL.
7: The $I^{2} \mathrm{C}$ library is available in MPLAB Harmony. For future hardware or silicon compatibility, it is recommended to use these pins for the $I^{2} \mathrm{C}$ data I/O, that is, SDA.
8: VBAT functionality is compromised. For additional information, refer to specific errata documents. This pin must be connected to VDD.

## PIC32MK GP/MC Family

## TABLE 4: PIN NAMES FOR 64-PIN MOTOR CONTROL (MCF) DEVICES

| 64-PIN VQFN ${ }^{(4)}$ AND TQFP (TOP VIEW) <br> PIC32MK0512MCF064 PIC32MK1024MCF064 |  |  |  |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { Pin } \\ \# \end{gathered}$ | Full Pin Name | Pin | Full Pin Name |
| 1 | TCK/RPA7/PWM10H/PWM4L/PMD5/RA7 | 33 | OA5IN+/DAC1/AN24/CVD24/C5IN1+/C5IN3-/RPA4/T1CK/RA4 |
| 2 | RPB14/PWM1H/VBUSON1/PMD6/RB14 | 34 | VBUS |
| 3 | RPB15/PWM7H/PWM1L/PMD7/RB15 | 35 | VUSB3V3 |
| 4 | AN19/CVD19/RPG6/PMA5/RG6 | 36 | D- |
| 5 | AN18/CVD18/RPG7/PMA4/RG7 ${ }^{(6)}$ | 37 | D+ |
| 6 | AN17/CVD17/RPG8/PMA3/RG8 ${ }^{(7)}$ | 38 | VDD |
| 7 | $\overline{\mathrm{MCLR}}$ | 39 | OSCI/CLKI/AN49/CVD49/RPC12/RC12 |
| 8 | AN16/CVD16/RPG9/PMA2/RG9 | 40 | OSCO/CLKO/RPC15/RC15 |
| 9 | VSS | 41 | VSS |
| 10 | VDD | 42 | RD8 |
| 11 | AN10/CVD10/RPA12/RA12 | 43 | PGD2/RPB5/USBID1/RB5 ${ }^{(7)}$ |
| 12 | AN9/CVD9/RPA11/USBOEN1/RA11 | 44 | PGC2/RPB6/SCK2/PMA15/RB6 ${ }^{(6)}$ |
| 13 | OA2OUT/AN0/C2IN4-/C4IN3-/RPA0/RA0 | 45 | DAC2/AN48/CVD48/RPC10/PMA14/PMCS/RC10 |
| 14 | OA2IN+/AN1/C2IN1+/RPA1/RA1 | 46 | OA5OUT/AN25/CVD25/C5IN4-/RPB7/SCK1/INT0/RB7 |
| 15 | PGD3/VREF-/OA2IN-/AN2/C2IN1-/RPB0/CTED2/RB0 | 47 | SOSCI/RPC13 ${ }^{(5)} / \mathrm{RC} 13^{(5)}$ |
| 16 | PGC3/OA1OUT/VREF+/AN3/C1IN4-/C4IN2-/RPB1/CTED1/PMA6/RB1 | 48 | SOSCO/RPB8 ${ }^{(5)} / \mathrm{RBB}^{(5)}$ |
| 17 | PGC1/OA1IN+/AN4/C1IN1+/C1IN3-/C2IN3-/RPB2/RB2 | 49 | TMS/OA5IN-/AN27/CVD27/C5IN1-/RPB9/RB9 |
| 18 | PGD1/OA1IN-/AN5/CTCMP/C1IN1-/RTCC/RPB3/RB3 | 50 | TRCLK/RPC6/PWM6H/RC6 |
| 19 | AVDD | 51 | TRD0/RPC7/PWM12H/PWM6L/RC7 |
| 20 | AVSS | 52 | TRD1/RPC8/PWM5H/PMWR/RC8 |
| 21 | OA3OUT/AN6/CVD6/C3IN4-/C4IN1+/C4IN4-/RPC0/RC0 | 53 | TRD2/RPD5/PWM12H/PMRD/RD5 |
| 22 | OA3IN-/AN7/CVD7/C3IN1-/C4IN1-/RPC1/PMA7/RC1 | 54 | TRD3/RPD6/PWM12L/RD6 |
| 23 | OA3IN+/AN8/CVD8/C3IN1+/C3IN3-/RPC2/FLT3/PMA13/RC2 | 55 | RPC9/PWM11H/PWM5L/RC9 |
| 24 | AN11/CVD11/C1IN2-/FLT4/PMA12/RC11 | 56 | VSS |
| 25 | VSS | 57 | VDD |
| 26 | VDD | 58 | RPF0/PWM11H/RF0 |
| 27 | AN12/CVD12/C2IN2-/C5IN2-/FLT5/PMA11/RE12 ${ }^{(7)}$ | 59 | RPF1/PWM11L/RF1 |
| 28 | AN13/CVD13/C3IN2-/FLT6/PMA10/RE13 ${ }^{(6)}$ | 60 | RPB10/PWM3H/PMD0/RB10 |
| 29 | AN14/CVD14/RPE14/FLT7/PMA1/RE14 | 61 | RPB11/PWM9H/PWM3L/PMD1/RB11 |
| 30 | AN15/CVD15/RPE15/FLT8/PMA0/RE15 | 62 | RPB12/PWM2H/PMD2/RB12 |
| 31 | TDI/DAC3/AN26/CVD26/RPA8/PMA9/RA8 ${ }^{(7)}$ | 63 | RPB13/PWM8H/PWM2L/CTPLS/PMD3/RB13 |
| 32 | FLT15/RPB4/PMA8/RB4 ${ }^{(6)}$ | 64 | TDO/PWM4H/PMD4/RA10 |
| Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and 13.3 "Peripheral Pin Select (PPS)" for restrictions. <br> Every I/O port pin (RAx-RGx) can be used as a change notification pin (CNAx-CNGx). See 13.0 "I/O Ports" for more information. Shaded pins are 5 V tolerant. <br> The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally. Functions are restricted to input functions only and inputs will be slower than standard inputs. <br> The $I^{2} C$ Library is available in MPLAB Harmony. For future hardware or silicon compatibility, it is recommended to use these pins for the $1^{2} \mathrm{C}$ master/slave clock, that is, SCL. <br> 7: The $I^{2} \mathrm{C}$ Library is available in MPLAB Harmony. For future hardware or silicon compatibility, it is recommended to use these pins for the $I^{2} \mathrm{C}$ data I/O, that is, SDA. |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

## PIC32MK GP/MC Family

TABLE 5: PIN NAMES FOR 100-PIN GENERAL PURPOSE (GPD/GPE) DEVICES

| 100 | O-PIN TQFP (TOP VIEW) <br> PIC32MK0512GPD100 PIC32MK0512GPE100 PIC32MK1024GPD100 PIC32MK1024GPE100 |  |  |
| :---: | :---: | :---: | :---: |
| Pin \# | Full Pin Name | Pin \# | Full Pin Name |
| 1 | AN23/CVD23/PMA23/RG15 | 36 | VSS |
| 2 | VDD | 37 | VDD |
| 3 | TCK/RPA7/PMD5/RA7 | 38 | AN35/CVD35/RG11 |
| 4 | RPB14/VBUSON1/PMD6/RB14 | 39 | AN36/CVD36/RF13 |
| 5 | RPB15/PMD7/RB15 | 40 | AN37/CVD37/RF12 |
| 6 | RD1 | 41 | AN12/CVD12/C2IN2-/C5IN2-/SDA4/PMA11/RE12 ${ }^{(6)}$ |
| 7 | RD2 | 42 | AN13/CVD13/C3IN2-/SCL4/PMA10/RE13 ${ }^{(5)}$ |
| 8 | RPD3/RD3 | 43 | AN14/CVD14/RPE14/PMA1/RE14 |
| 9 | RPD4/RD4 | 44 | AN15/CVD15/RPE15/PMA0/RE15 |
| 10 | AN19/CVD19/RPG6/VBUSON2/PMA5/RG6 | 45 | VSS |
| 11 | AN18/CVD18/RPG7/SCL1/PMA4/RG7 ${ }^{(5)}$ | 46 | VDD |
| 12 | AN17/CVD17/RPG8/SDA1/PMA3/RG8 ${ }^{(6)}$ | 47 | AN38/CVD38/RD14 |
| 13 | $\overline{\mathrm{MCLR}}$ | 48 | AN39/CVD39/RD15 |
| 14 | AN16/CVD16/RPG9/PMA2/RG9 | 49 | TDI/DAC3/AN26/CVD26/RPA8/SDA2/PMA9/RA8 ${ }^{(6)}$ |
| 15 | VSS | 50 | RPB4/SCL2/PMA8/RB4 ${ }^{(5)}$ |
| 16 | VDD | 51 | OA5IN+/DAC1/AN24/CVD24/C5IN1+/C5IN3-/RPA4/T1CK/RA4 |
| 17 | AN22/CVD22/RG10 | 52 | AN40/CVD40/RPE0/RE0 |
| 18 | AN21/CVD21/RE8 | 53 | AN41/CVD41/RPE1/RE1 |
| 19 | AN20/CVD20/RE9 | 54 | VBUS1 |
| 20 | AN10/CVD10/RPA12/RA12 | 55 | VUSB3V3 |
| 21 | AN9/CVD9/RPA11/RA11 | 56 | D1- |
| 22 | OA2OUT/AN0/C2IN4-/C4IN3-/RPA0/RA0 | 57 | D1+ |
| 23 | OA2IN+/AN1/C2IN1+/RPA1/RA1 | 58 | VBUS2 |
| 24 | PGD3/OA2IN-/AN2/C2IN1-/RPB0/CTED2/RB0 | 59 | D2- |
| 25 | PGC3/OA1OUT/AN3/C1IN4-/C4IN2-/RPB1/CTED1/RB1 | 60 | D2+ |
| 26 | PGC1/OA1IN+/AN4/C1IN1+/C1IN3-/C2IN3-/RPB2/RB2 | 61 | AN45/CVD45/RF5 |
| 27 | PGD1/OA1IN-/AN5/CTCMP/C1IN1-/RTCC/RPB3/RB3 | 62 | VDD |
| 28 | VREF-/AN33/CVD33/PMA7/RF9 | 63 | OSCI/CLKI/AN49/CVD49/RPC12/RC12 |
| 29 | VREF+/AN34/CVD34/PMA6/RF10 | 64 | OSCO/CLKO/RPC15/RC15 |
| 30 | AVDD | 65 | VSS |
| 31 | AVSS | 66 | AN46/CVD46/RPA14/RA14 |
| 32 | OA3OUT/AN6/CVD6/C3IN4-/C4IN1+/C4IN4-/RPC0/RC0 | 67 | AN47/CVD47/RPA15/RA15 |
| 33 | OA3IN-/AN7/CVD7/C3IN1-/C4IN1-/RPC1/RC1 | 68 | VBAT |
| 34 | OA3IN+/AN8/CVD8/C3IN1+/C3IN3-/RPC2/PMA13/RC2 | 69 | PGD2/RPB5/SDA3/USBID1/RB5 ${ }^{(6)}$ |
| 35 | AN11/CVD11/C1IN2-/PMA12/RC11 | 70 | PGC2/RPB6/SCL3/SCK2/PMA15/RB6 ${ }^{(5)}$ |
| Note | 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and $\mathbf{1 3 . 3}$ "Peripheral Pin Select (PPS)" for restrictions. |  |  |
|  | 2: Every I/O port pin (RAx-RGx) can be used as a ch <br> 3: $\quad$ Shaded pins are 5 V tolerant. | nin | CNAx-CNGx). See 13.0 "I/O Ports" for more information. |
|  | 4: Functions are restricted to input functions only and | slower | than standard inputs. |
|  | 5: $\quad$ The $I^{2} \mathrm{C}$ library is available in MPLAB Harmony. For $I^{2} \mathrm{C}$ master/slave clock, that is, SCL. | are or | ilicon compatibility, it is recommended to use these pins for the |
|  | 6: $\quad$ The $I^{2} C$ library is available in MPLAB Harmony. Fo $1^{2} \mathrm{C}$ data I/O, that is, SDA. | are or | ilicon compatibility, it is recommended to use these pins for the ecific errata documents. This pin must be connected to VDD. |

## PIC32MK GP/MC Family

## TABLE 5: PIN NAMES FOR 100-PIN GENERAL PURPOSE (GPD/GPE) DEVICES (CONTINUED)



TABLE 6: PIN NAMES FOR 100-PIN MOTOR CONTROL (MCF) DEVICES


## PIC32MK GP/MC Family

## TABLE 6: PIN NAMES FOR 100-PIN MOTOR CONTROL (MCF) DEVICES (CONTINUED)

|  | O-PIN TQFP (TOP VIEW) <br> PIC32MK0512MCF100 PIC32MK1024MCF100 | $100 —>$ |  |
| :---: | :---: | :---: | :---: |
| Pin \# | Full Pin Name | Pin \# | Full Pin Name |
| 71 | DAC2/AN48/CVD48/RPC10/PMA14/PMCS/RC10 | 86 | VDD |
| 72 | OA5OUT/AN25/CVD25/C5IN4-/RPB7/SCK1/INT0/RB7 | 87 | RPF0/PWMH11/PMD11/RF0 |
| 73 | SOSCI/RPC13 ${ }^{(4)} / \mathrm{RC13}{ }^{(4)}$ | 88 | RPF1/PWML11/PMD10/RF1 |
| 74 | SOSCO/RPB8 ${ }^{(4)} / \mathrm{RB8}^{(4)}$ | 89 | RPG1/PMD9/RG1 |
| 75 | VSS | 90 | RPG0/PMD8/RG0 |
| 76 | TMS/OA5IN-/AN27/CVD27/LVDIN/C5IN1-/RPB9/RB9 | 91 | TRCLK/PMA18/RF6 |
| 77 | RPC6/USBID2/PMA16/RC6 | 92 | TRD3/PMA19/RF7 |
| 78 | RPC7/PMA17/RC7 | 93 | RPB10/PWMH3/PMD0/RB10 |
| 79 | PMD12/RD12 | 94 | RPB11/PWMH9/PWML3/PMD1/RB11 |
| 80 | PMD13/RD13 | 95 | TRD2/PMA20/RG14 |
| 81 | RPC8/PMWR/RC8 | 96 | TRD1/RPG12/PMA21/RG12 |
| 82 | RPD5/PWMH12/PMRD/RD5 | 97 | TRD0/PMA22/RG13 |
| 83 | RPD6/PWML12/PMD14/RD6 | 98 | RPB12/PWMH2/PMD2/RB12 |
| 84 | RPC9/PMD15/RC9 | 99 | RPB13/PWMH8/PWML2/CTPLS/PMD3/RB13 |
| 85 | VSS | 100 | TDO/PWMH4/PMD4/RA10 |
| Note | 1: The RPn pins can be used by remappable periph for restrictions. | ble 1 fo | r the available peripherals and 13.3 "Peripheral Pin Select (PPS)" |
|  | 2: Every I/O port pin (RAx-RGx) can be used as a chan | ation p | in (CNAx-CNGx). See 13.0 "I/O Ports" for more information. |
|  | 4: Functions are restricted to input functions only and | Functions are restricted to input functions only and inputs will be slower than standard inputs. |  |
|  | The $I^{2} \mathrm{C}$ library is available in MPLAB Harmony. For future hardware or silicon compatibility, it is recommended to use these pins for the $1^{2} \mathrm{C}$ master/slave clock. (i.e., $S C L$ ). |  |  |
|  | The $I^{2} \mathrm{C}$ library is available in MPLAB Harmony. For future hardware or silicon compatibility, it is recommended to use these pins for the $1^{2} \mathrm{C}$ data I/O, (i.e., SDA). |  |  |

## Table of Contents

1.0 Device Overview ..... 13
2.0 Guidelines for Getting Started with 32-bit MCUs ..... 37
3.0 CPU ..... 49
4.0 Memory Organization ..... 69
5.0 Flash Program Memory ..... 93
6.0 Data EEPROM ..... 105
7.0 Resets ..... 111
8.0 CPU Exceptions and Interrupt Controller ..... 119
9.0 Oscillator Configuration ..... 165
10.0 Prefetch Module ..... 185
11.0 Direct Memory Access (DMA) Controller ..... 191
12.0 USB On-The-Go (OTG) ..... 217
13.0 I/O Ports ..... 243
14.0 Timer1 ..... 279
15.0 Timer2 Through Timer9 ..... 285
16.0 Deadman Timer (DMT) ..... 289
17.0 Watchdog Timer (WDT) ..... 297
18.0 Input Capture ..... 301
19.0 Output Compare ..... 309
20.0 Serial Peripheral Interface (SPI) and Inter-IC Sound ( ${ }^{2}$ S ..... 317
21.0 Inter-Integrated Circuit ( ${ }^{2} \mathrm{C}$ ). ..... 329
22.0 Universal Asynchronous Receiver Transmitter (UART) ..... 331
23.0 Parallel Master Port (PMP). ..... 345
24.0 Real-Time Clock and Calendar (RTCC) ..... 361
25.0 12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC). ..... 371
26.0 Controller Area Network (CAN) ..... 447
27.0 Op Amp/Comparator Module ..... 483
28.0 Charge Time Measurement Unit (CTMU) ..... 501
29.0 Control Digital-to-Analog Converter (CDAC) ..... 507
30.0 Quadrature Encoder Interface (QEI) ..... 511
31.0 Motor Control PWM Module ..... 529
32.0 Power-Saving Features ..... 581
33.0 Special Features ..... 597
34.0 Instruction Set ..... 619
35.0 Development Support. ..... 621
36.0 Electrical Characteristics ..... 625
37.0 AC and DC Characteristics Graphs. ..... 679
38.0 Packaging Information. ..... 681
39.0 Appendix A: Migration Guide ..... 691
40.0 Appendix B: Revision History ..... 709
The Microchip Web Site ..... 721
Customer Change Notification Service ..... 721
Customer Support ..... 721
Product Identification System ..... 722

## PIC32MK GP/MC Family

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.
If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

## Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

## http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

## Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.
To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip Worldwide Web site: http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

## Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

## Referenced Sources

This device data sheet is based on the following individual sections of the "PIC32 Family Reference Manual". These documents should be considered as the general reference for the operation of a particular module or device feature.
Note: To access the following documents, refer to the Documentation $>$ Reference Manuals section of the Microchip PIC32 web site: http://www.microchip.com/pic32.

- Section 1. "Introduction" (DS60001127)
- Section 4. "Prefetch Cache Module" (DS60001119)
- Section 7. "Resets" (DS60001118)
- Section 8. "Interrupt Controller" (DS60001108)
- Section 9. "Watchdog, Deadman, and Power-up Timers" (DS60001114)
- Section 10. "Power-Saving Features" (DS60001130)
- Section 12. "I/O Ports" (DS60001120)
- Section 13. "Parallel Master Port (PMP)" (DS60001128)
- Section 14. "Timers" (DS60001105)
- Section 15. "Input Capture" (DS60001122)
- Section 16. "Output Compare" (DS60001111)
- Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS60001107)
- Section 22. "12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)" (DS60001344)
- Section 23. "Serial Peripheral Interface (SPI)" (DS60001106)
- Section 27. "USB On-The-Go (OTG)" (DS60001126)
- Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125)
- Section 31. "Direct Memory Access (DMA) Controller" (DS60001117)
- Section 32. "Configuration" (DS60001124)
- Section 33. "Programming and Diagnostics" (DS60001129)
- Section 34. "Controller Area Network (CAN)" (DS60001154)
- Section 37. "Charge Time Measurement Unit (CTMU)" (DS60001167)
- Section 39. "Op amp/Comparator" (DS60001178)
- Section 42. "Oscillators with Enhanced PLL" (DS60001250)
- Section 43. "Quadrature Encoder Interface (QEI)" (DS60001346)
- Section 44. "Motor Control PWM (MCPWM) (DS60001393)
- Section 45. "Control Digital-to-Analog Converter (CDAC)" (DS60001327)
- Section 48. "Memory Organization and Permissions" (DS60001214)
- Section 50. "CPU for Devices with MIPS32 ${ }^{\circledR}$ microAptiv ${ }^{\text {TM }}$ and M-Class Cores" (DS60001192)
- Section 52. "Flash Program Memory with Support for Live Update" (DS60001193)
- Section 58. "Data EEPROM" (DS60001341)


## PIC32MK GP/MC Family

## NOTES:

### 1.0 DEVICE OVERVIEW

## Note: This data sheet summarizes the

 features of the PIC32MK GP/MC Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the documents listed in the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).This data sheet contains device-specific information for PIC32MK GP/MC devices.
Figure 1-1 illustrates a general block diagram of the core and peripheral modules in the PIC32MK GP/MC family of devices.
Table 1-21 through Table 1-22 list the pinout I/O descriptions for the pins shown in the device pin tables (see Table 3 and Table 5).

## PIC32MK GP/MC Family

FIGURE 1-1:
PIC32MK GP/MC FAMILY BLOCK DIAGRAM


Note: Not all features are available on all devices. Refer to the family feature tables (Table 1 and Table 2) for the list of available features by device.

TABLE 1-1: ADC ANALOG PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number |  | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Buffer Type | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { 100-pin } \\ \text { TQFP } \end{gathered}$ | 64-pin QFN/ TQFP |  |  |  |  |
| AN0 | 22 | 13 | I | Analog | Analog Input Channels |  |
| AN1 | 23 | 14 | I | Analog |  |  |
| AN2 | 24 | 15 | I | Analog |  |  |
| AN3 | 25 | 16 | I | Analog |  |  |
| AN4 | 26 | 17 | I | Analog |  |  |
| AN5 | 27 | 18 | I | Analog |  |  |
| AN6 | 32 | 21 | I | Analog |  |  |
| AN7 | 33 | 22 | I | Analog |  |  |
| AN8 | 34 | 23 | I | Analog |  |  |
| AN9 | 21 | 12 | 1 | Analog |  |  |
| AN10 | 20 | 11 | 1 | Analog |  |  |
| AN11 | 35 | 24 | 1 | Analog |  |  |
| AN12 | 41 | 27 | 1 | Analog |  |  |
| AN13 | 42 | 28 | I | Analog |  |  |
| AN14 | 43 | 29 | I | Analog |  |  |
| AN15 | 44 | 30 | I | Analog |  |  |
| AN16 | 14 | 8 | I | Analog |  |  |
| AN17 | 12 | 6 | I | Analog |  |  |
| AN18 | 11 | 5 | I | Analog |  |  |
| AN19 | 10 | 4 | I | Analog |  |  |
| AN20 | 19 | - | 1 | Analog |  |  |
| AN21 | 18 | - | I | Analog |  |  |
| AN22 | 17 | - | I | Analog |  |  |
| AN23 | 1 | - | I | Analog |  |  |
| AN24 | 51 | 33 | 1 | Analog |  |  |
| AN25 | 72 | 46 | I | Analog |  |  |
| AN26 | 49 | 31 | 1 | Analog |  |  |
| AN27 | 76 | 49 | 1 | Analog |  |  |
| AN33 | 28 | - | 1 | Analog |  |  |
| AN34 | 29 | - | 1 | Analog |  |  |
| AN35 | 38 | - | 1 | Analog |  |  |
| AN36 | 39 | - | 1 | Analog |  |  |
| AN37 | 40 | - | I | Analog |  |  |
| AN38 | 47 | - | 1 | Analog |  |  |
| AN39 | 48 | - | I | Analog |  |  |
| AN40 | 52 | - | I | Analog |  |  |
| AN41 | 53 | - | I | Analog |  |  |
| AN45 | 61 | - | I | Analog |  |  |
| AN46 | 66 | - | I | Analog |  |  |
| AN47 | 67 | - | 1 | Analog |  |  |
| AN48 | 71 | 45 | 1 | Analog |  |  |
| AN49 | 63 | 39 | 1 | Analog |  |  |
| Legend: | CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer |  |  |  | Analog = Analog input $\mathrm{O}=$ Output PPS = Peripheral Pin |  |

## PIC32MK GP/MC Family

TABLE 1-2: OSCILLATOR PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number |  | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Buffer <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 100-pin } \\ & \text { TQFP } \end{aligned}$ | 64-pin QFN/ TQFP |  |  |  |
| CLKI | 63 | 39 | I | ST | External clock source input. Always associated with OSC1 pin function. |
| CLKO | 64 | 40 | 0 | CMOS | Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function. |
| OSC1 | 63 | 39 | I | ST/CMOS | Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise. |
| OSC2 | 64 | 40 | 0 | - | Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. |
| SOSCI | 73 | 47 | 1 | ST/CMOS | 32.768 kHz low-power oscillator crystal input; CMOS otherwise. |
| SOSCO | 74 | 48 | 0 | CMOS | 32.768 low-power oscillator crystal output. |
| REFCLKI | PPS | PPS | 1 | - | One of several alternate REFCLKOx user-selectable input clock sources. |
| REFCLKO1 | PPS | PPS | 0 | - | Reference Clock Generator Outputs 1-4 |
| REFCLKO2 | PPS | PPS | 0 | - |  |
| REFCLKO3 | PPS | PPS | 0 | - |  |
| REFCLKO4 | PPS | PPS | 0 | - |  |
| Legend: | CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer |  |  |  |  Analog $=$ Analog input $P=$ Power <br> s $O=$ Output $I=$ Input <br> PPS $=$ Peripheral Pin Select   |

TABLE 1-3: CVD, CAPACITIVE TOUCH ASSIST PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number |  | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Buffer Type | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 100-pin TQFP | $\begin{aligned} & \text { 64-pin } \\ & \text { QFN/TQFP } \end{aligned}$ |  |  |  |  |
| CVD6 | 32 | 21 | Input | Analog | Capacitive Touch Ass |  |
| CVD7 | 33 | 22 | Input | Analog |  |  |
| CVD8 | 34 | 23 | Input | Analog |  |  |
| CVD9 | 21 | 12 | Input | Analog |  |  |
| CVD10 | 20 | 11 | Input | Analog |  |  |
| CVD11 | 35 | 24 | Input | Analog |  |  |
| CVD12 | 41 | 27 | Input | Analog |  |  |
| CVD13 | 42 | 28 | Input | Analog |  |  |
| CVD14 | 43 | 29 | Input | Analog |  |  |
| CVD15 | 44 | 30 | Input | Analog |  |  |
| CVD16 | 14 | 8 | Input | Analog |  |  |
| CVD17 | 12 | 6 | Input | Analog |  |  |
| CVD18 | 11 | 5 | Input | Analog |  |  |
| CVD19 | 10 | 4 | Input | Analog |  |  |
| CVD20 | 19 | - | Input | Analog |  |  |
| CVD21 | 18 | - | Input | Analog |  |  |
| CVD22 | 17 | - | Input | Analog |  |  |
| CVD23 | 1 | - | Input | Analog |  |  |
| CVD24 | 51 | 33 | Input | Analog |  |  |
| CVD25 | 72 | 46 | Input | Analog |  |  |
| CVD26 | 49 | 31 | Input | Analog |  |  |
| CVD27 | 76 | 49 | Input | Analog |  |  |
| CVD33 | 28 | - | Input | Analog |  |  |
| CVD34 | 29 | - | Input | Analog |  |  |
| CVD35 | 38 | - | Input | Analog |  |  |
| CVD36 | 39 | - | Input | Analog |  |  |
| CVD37 | 40 | - | Input | Analog |  |  |
| CVD38 | 47 | - | Input | Analog |  |  |
| CVD39 | 48 | - | Input | Analog |  |  |
| CVD40 | 52 | - | Input | Analog |  |  |
| CVD41 | 53 | - | Input | Analog |  |  |
| CVD45 | 61 | - | Input | Analog |  |  |
| CVD46 | 66 | - | Input | Analog |  |  |
| CVD47 | 67 | - | Input | Analog |  |  |
| CVD48 | 71 | 45 | Input | Analog |  |  |
| CVD49 | 63 | 39 | Input | Analog |  |  |
| Legend: $\quad \mathrm{CMOS}=\mathrm{CMOS}$-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer |  |  |  | Analog = Analog input $\mathrm{O}=$ Output <br> PPS = Peripheral Pin Select |  | $\begin{aligned} & \text { P = Powe } \\ & \text { I = Input } \end{aligned}$ |

## PIC32MK GP/MC Family

TABLE 1-4: IC1 THROUGH IC16 PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number |  | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Buffer Type | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 100-pin TQFP | 64-pin QFN/ TQFP |  |  |  |  |
| Input Capture |  |  |  |  |  |  |
| IC1 | PPS | PPS | I | ST | Input Capture Inputs 1-6 |  |
| IC2 | PPS | PPS | I | ST |  |  |
| IC3 | PPS | PPS | I | ST |  |  |
| IC4 | PPS | PPS | I | ST |  |  |
| IC5 | PPS | PPS | I | ST |  |  |
| IC6 | PPS | PPS | I | ST |  |  |
| IC7 | PPS | PPS | I | ST |  |  |
| IC8 | PPS | PPS | I | ST |  |  |
| IC9 | PPS | PPS | I | ST |  |  |
| IC10 | PPS | PPS | I | ST |  |  |
| IC11 | PPS | PPS | I | ST |  |  |
| IC12 | PPS | PPS | I | ST |  |  |
| IC13 | PPS | PPS | 1 | ST |  |  |
| IC14 | PPS | PPS | I | ST |  |  |
| IC15 | PPS | PPS | 1 | ST |  |  |
| IC16 | PPS | PPS | 1 | ST |  |  |
| Legend: | $\begin{aligned} & \text { CMOS = CMOS-compatible input or output } \\ & \text { ST = Schmitt Trigger input with CMOS levels } \\ & \text { TTL = Transistor-transistor Logic input buffer } \end{aligned}$ |  |  |  | $\begin{aligned} & \text { Analog = Analog input } \\ & \text { O = Output } \\ & \text { PPS = Peripheral Pin Select } \end{aligned}$ | $\begin{aligned} & \text { P = Power } \\ & \text { I = Input } \end{aligned}$ |

TABLE 1-5: OC1 THROUGH OC16 PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number |  | Pin Type | Buffer Type | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { 100-pin } \\ \text { TQFP } \end{gathered}$ | 64-pin QFN/ TQFP |  |  |  |  |
| Output Compare |  |  |  |  |  |  |
| OC1 | PPS | PPS | 0 | - | Output Compare Outputs 1-16 |  |
| OC2 | PPS | PPS | 0 | - |  |  |
| OC3 | PPS | PPS | 0 | - |  |  |
| OC4 | PPS | PPS | 0 | - |  |  |
| OC5 | PPS | PPS | 0 | - |  |  |
| OC6 | PPS | PPS | 0 | - |  |  |
| OC7 | PPS | PPS | 0 | - |  |  |
| OC8 | PPS | PPS | 0 | - |  |  |
| OC9 | PPS | PPS | 0 | - |  |  |
| OC10 | PPS | PPS | 0 | - |  |  |
| OC11 | PPS | PPS | 0 | - |  |  |
| OC12 | PPS | PPS | 0 | - |  |  |
| OC13 | PPS | PPS | 0 | - |  |  |
| OC14 | PPS | PPS | 0 | - |  |  |
| OC15 | PPS | PPS | 0 | - |  |  |
| OC16 | PPS | PPS | O | - |  |  |
| OCFA | PPS | PPS | 1 | ST | Output Compare Fault A Input |  |
| OCFB | PPS | PPS | I | ST | Output Compare Fault B Input |  |
| Legend: | $\begin{aligned} & \mathrm{CMOS}=\mathrm{Cl} \\ & \mathrm{ST}=\mathrm{Schmi} \\ & \mathrm{TTL}=\text { Trans } \end{aligned}$ | OS-compa | tible inp | or output | $\begin{aligned} & \text { Analog = Analog input } \\ & O=\text { Output } \\ & \text { PPS = Peripheral Pin Select } \end{aligned}$ | $\begin{aligned} & \text { P = Power } \\ & \text { I = Input } \end{aligned}$ |

TABLE 1-6: EXTERNAL INTERRUPTS PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number |  | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Buffer Type | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 100-pin } \\ & \text { TQFP } \end{aligned}$ | 64-pin QFN/ TQFP |  |  |  |  |
| External Interrupts |  |  |  |  |  |  |
| INT0 | 72 | 46 | I | ST | External Interrupt 0 |  |
| INT1 | PPS | PPS | I | ST | External Interrupt 1 |  |
| INT2 | PPS | PPS | I | ST | External Interrupt 2 |  |
| INT3 | PPS | PPS | I | ST | External Interrupt 3 |  |
| INT4 | PPS | PPS | 1 | ST | External Interrupt 4 |  |
| Legend: | CMOS = CMOS-compatible input or output Analog = Analog input $\mathrm{P}=$ Power <br> ST = Schmitt Trigger input with CMOS levels $\mathrm{O}=$ Output $\mathrm{I}=$ Input <br> TTL = Transistor-transistor Logic input buffer PPS = Peripheral Pin Select  |  |  |  |  |  |

## PIC32MK GP/MC Family

TABLE 1-7: PORTA THROUGH PORTG PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Pin <br> 100-pin <br> TQFP | 64-pin <br> QFN/ <br> TQFP | Buffer <br> Type | Description |


| PORTA |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RA0 | 22 | 13 | I/O | ST | PORTA is a bidirectional I/O port |
| RA1 | 23 | 14 | I/O | ST |  |
| RA4 | 51 | 33 | I/O | ST |  |
| RA7 | 3 | 1 | I/O | ST |  |
| RA8 | 49 | 31 | I/O | ST |  |
| RA10 | 100 | 64 | I/O | ST |  |
| RA11 | 21 | 12 | I/O | ST |  |
| RA12 | 20 | 11 | I/O | ST |  |
| RA14 | 66 | - | I/O | ST |  |
| RA15 | 67 | - | I/O | ST |  |


| RB0 | 24 | 15 | I/O | ST | PORTB is a bidirectional I/O port |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RB1 | 25 | 16 | I/O | ST |  |
| RB2 | 26 | 17 | I/O | ST |  |
| RB3 | 27 | 18 | I/O | ST |  |
| RB4 | 50 | 32 | I/O | ST |  |
| RB5 | 69 | 43 | I/O | ST |  |
| RB6 | 70 | 44 | I/O | ST |  |
| RB7 | 72 | 46 | I/O | ST |  |
| RB8 | 74 | 48 | I | ST |  |
| RB9 | 76 | 49 | I/O | ST |  |
| RB10 | 93 | 60 | I/O | ST |  |
| RB11 | 94 | 61 | I/O | ST |  |
| RB12 | 98 | 62 | I/O | ST |  |
| RB13 | 99 | 63 | I/O | ST |  |
| RB14 | 4 | 2 | I/O | ST |  |
| RB15 | 5 | 3 | I/O | ST |  |

PORTC

| RC0 | 32 | 21 | I/O | ST | PORTC is a bidirectional I/O port |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RC1 | 33 | 22 | I/O | ST |  |  |
| RC2 | 34 | 23 | I/O | ST |  |  |
| RC6 | 77 | 50 | I/O | ST |  |  |
| RC7 | 78 | 51 | I/O | ST |  |  |
| RC8 | 81 | 52 | I/O | ST |  |  |
| RC9 | 84 | 55 | I/O | ST |  |  |
| RC10 | 71 | 45 | I/O | ST |  |  |
| RC11 | 35 | 24 | I/O | ST |  |  |
| RC12 | 63 | 39 | I/O | ST |  |  |
| RC13 | 73 | 47 | 1 | ST |  |  |
| RC15 | 64 | 40 | I/O | ST |  |  |
| Legend: | CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer |  |  |  | $\begin{aligned} & \text { Analog = Analog input } \\ & \text { O = Output } \\ & \text { PPS = Peripheral Pin Select } \end{aligned}$ | $\begin{aligned} & \text { P = Power } \\ & I=\text { Input } \end{aligned}$ |

Note
TTL = Transistor-transistor Logic input buffer
PPS = Peripheral Pin Select

2: This function does not exist on 64-pin general purpose devices.
3: This function does not exist on any general purpose devices.

TABLE 1-7: PORTA THROUGH PORTG PINOUT I/O DESCRIPTIONS (CONTINUED)

| Pin Name | Pin Number |  | Pin <br> Type | Buffer <br> Type | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 100-pin } \\ & \text { TQFP } \end{aligned}$ | 64-pin QFN/ TQFP |  |  |  |  |
| PORTD |  |  |  |  |  |  |
| RD1 | 6 | - | I/O | ST | PORTD is a bidirectional I/O port |  |
| RD2 | 7 | - | I/O | ST |  |  |
| RD3 | 8 | - | I/O | ST |  |  |
| RD4 | 9 | - | I/O | ST |  |  |
| RD5 | 82 | 53 | I/O | ST |  |  |
| RD6 | 83 | 54 | I/O | ST |  |  |
| RD8 ${ }^{(3)}$ | 68 | 42 | I/O | ST |  |  |
| RD12 | 79 | - | I/O | ST |  |  |
| RD13 | 80 | - | I/O | ST |  |  |
| RD14 | 47 | - | I/O | ST |  |  |
| RD15 | 48 | - | I/O | ST |  |  |
| PORTE |  |  |  |  |  |  |
| RE0 | 52 | - | I/O | ST | PORTE is a bidirectional I/O port |  |
| RE1 | 53 | - | I/O | ST |  |  |
| RE8 | 18 | - | I/O | ST |  |  |
| RE9 | 19 | - | I/O | ST |  |  |
| RE12 | 41 | 27 | I/O | ST |  |  |
| RE13 | 42 | 28 | I/O | ST |  |  |
| RE14 | 43 | 29 | I/O | ST |  |  |
| RE15 | 44 | 30 | I/O | ST |  |  |
| PORTF |  |  |  |  |  |  |
| RF0 | 87 | 58 | 1/O | ST | PORTF is a bidirectional I/O port |  |
| RF1 | 88 | 59 | 1/0 | ST |  |  |
| RF5 | 61 | - | I/O | ST |  |  |
| RF6 | 91 | - | I/O | ST |  |  |
| RF7 | 92 | - | I/O | ST |  |  |
| RF9 | 28 | - | I/O | ST |  |  |
| RF10 | 29 | - | I/O | ST |  |  |
| RF12 | 40 | - | 1/O | ST |  |  |
| RF13 | 39 | - | 1/O | ST |  |  |
| Legend: | $\begin{aligned} & \text { CMOS = CMOS-compatible input or output } \\ & \text { ST = Schmitt Trigger input with CMOS levels } \\ & \text { TTL = Transistor-transistor Logic input buffer } \end{aligned}$ |  |  |  | $\begin{aligned} & \text { Analog = Analog input } \\ & O=\text { Output } \\ & \text { PPS = Peripheral Pin Select } \end{aligned}$ | $\begin{aligned} & \text { P = Power } \\ & \text { I = Input } \end{aligned}$ |

Note 1: This function does not exist on 100-pin general purpose devices.
2: This function does not exist on 64-pin general purpose devices.
3: This function does not exist on any general purpose devices.

## PIC32MK GP/MC Family

TABLE 1-7: PORTA THROUGH PORTG PINOUT I/O DESCRIPTIONS (CONTINUED)

| Pin Name | Pin Number |  | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Buffer Type | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { 100-pin } \\ \text { TQFP } \end{gathered}$ | 64-pin QFN/ TQFP |  |  |  |  |
| PORTG |  |  |  |  |  |  |
| RG0 | 90 | - | I/O | ST | PORTG is a bidirectional I/O port |  |
| RG1 | 89 | - | I/O | ST |  |  |
| RG6 | 10 | 4 | I/O | ST |  |  |
| RG7 | 11 | 5 | I/O | ST |  |  |
| RG8 | 12 | 6 | I/O | ST |  |  |
| RG9 | 14 | 8 | I/O | ST |  |  |
| RG10 | 17 | - | I/O | ST |  |  |
| RG11 | 38 | - | I/O | ST |  |  |
| RG12 | 96 | - | I/O | ST |  |  |
| RG13 | 97 | - | I/O | ST |  |  |
| RG14 | 95 | - | I/O | ST |  |  |
| RG15 | 1 | - | I/O | ST |  |  |
| Legend: | CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer |  |  |  | Analog = Analog input $\mathrm{O}=$ Output PPS = Peripheral Pin Select | $\begin{aligned} & \text { P = Power } \\ & \text { I = Input } \end{aligned}$ |

Note 1: This function does not exist on 100-pin general purpose devices.
2: This function does not exist on 64-pin general purpose devices.
3: This function does not exist on any general purpose devices.

## PIC32MK GP/MC Family

TABLE 1-8: UART1 THROUGH UART6 PINOUT I/O DESCRIPTIONS


## PIC32MK GP/MC Family

## TABLE 1-9: SPI1 THROUGH SPI 6 PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number |  | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Buffer <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { 100-pin } \\ \text { TQFP } \end{gathered}$ | 64-pin QFN/ TQFP |  |  |  |
| Serial Peripheral Interface 1 |  |  |  |  |  |
| SCK1 | 72 | 46 | I/O | ST/CMOS | SPI1 Synchronous Serial Clock Input/Output |
| SDI1 | PPS | PPS | I | ST | SPI1 Data In |
| SDO1 | PPS | PPS | O | CMOS | SPI1 Data Out |
| SS1 | PPS | PPS | I/O | ST/CMOS | SPI1 Slave Synchronization Or Frame Pulse I/O |
| Serial Peripheral Interface 2 |  |  |  |  |  |
| SCK2 | 70 | 44 | 1/O | ST/CMOS | SPI2 Synchronous Serial Clock Input/output |
| SDI2 | PPS | PPS | I | ST | SPI2 Data In |
| SDO2 | PPS | PPS | O | CMOS | SPI2 Data Out |
| $\overline{\text { SS2 }}$ | PPS | PPS | I/O | ST/CMOS | SPI2 Slave Synchronization Or Frame Pulse I/O |
| Serial Peripheral Interface 3 |  |  |  |  |  |
| SCK3 | PPS | PPS | 1/O | ST/CMOS | SPI3 Synchronous Serial Clock Input/Output |
| SDI3 | PPS | PPS | 1 | ST | SPI3 Data In |
| SDO3 | PPS | PPS | O | CMOS | SPI3 Data Out |
| $\overline{\text { SS3 }}$ | PPS | PPS | 1/O | ST/CMOS | SPI3 Slave Synchronization Or Frame Pulse I/O |
| Serial Peripheral Interface 4 |  |  |  |  |  |
| SCK4 | PPS | PPS | I/O | ST/CMOS | SPI4 Synchronous Serial Clock Input/Output |
| SDI4 | PPS | PPS | I | ST | SPI4 Data In |
| SDO4 | PPS | PPS | 0 | CMOS | SPI4 Data Out |
| $\overline{\text { SS4 }}$ | PPS | PPS | I/O | ST/CMOS | SPI4 Slave Synchronization Or Frame Pulse I/O |
| Serial Peripheral Interface 5 |  |  |  |  |  |
| SCK5 | PPS | PPS | 1/O | ST/CMOS | SPI5 Synchronous Serial Clock Input/Output |
| SDI5 | PPS | PPS | 1 | ST | SPI5 Data In |
| SDO5 | PPS | PPS | 0 | CMOS | SPI5 Data Out |
| $\overline{\text { SS5 }}$ | PPS | PPS | 1/O | ST/CMOS | SPI5 Slave Synchronization Or Frame Pulse I/O |
| Serial Peripheral Interface 6 |  |  |  |  |  |
| SCK6 | PPS | PPS | 1/O | ST/CMOS | SPI6 Synchronous Serial Clock Input/Output |
| SDI6 | PPS | PPS | I | ST | SPI6 Data In |
| SDO6 | PPS | PPS | 0 | CMOS | SPI6 Data Out |
| $\overline{\text { SS6 }}$ | PPS | PPS | I/O | ST/CMOS | SPI6 Slave Synchronization Or Frame Pulse I/O |
| Legend: | CMOS = CMOS-compatible input or output Analog = Analog input $\mathrm{P}=$ Power <br> ST = Schmitt Trigger input with CMOS levels $\mathrm{O}=$ Output $\mathrm{I}=$ Input <br> TTL = Transistor-transistor Logic input buffer PPS = Peripheral Pin Select  |  |  |  |  |

TABLE 1-10: TIMER1 THROUGH TIMER9 AND RTCC PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number |  | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Buffer Type | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 100-pin } \\ & \text { TQFP } \end{aligned}$ | 64-pin QFN/ TQFP |  |  |  |  |
| Timer1 through Timer9 |  |  |  |  |  |  |
| T1CK | 51 | 33 | I | ST | Timer1 External Clock Input |  |
| T2CK | PPS | PPS | I | ST | Timer2 External Clock Input |  |
| T3CK | PPS | PPS | I | ST | Timer3 External Clock Input |  |
| T4CK | PPS | PPS | I | ST | Timer4 External Clock Input |  |
| T5CK | PPS | PPS | I | ST | Timer5 External Clock Input |  |
| T6CK | PPS | PPS | I | ST | Timer6 External Clock Input |  |
| T7CK | PPS | PPS | I | ST | Timer7 External Clock Input |  |
| T8CK | PPS | PPS | I | ST | Timer8 External Clock Input |  |
| T9CK | PPS | PPS | 1 | ST | Timer9 External Clock Input |  |
| Real-Time Clock and Calendar |  |  |  |  |  |  |
| RTCC | 27 | 18 | 0 | - | Real-Time Clock Alarm/Seconds Output (not requires VDD | VBAT power domain, |
| Legend: | CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer |  |  |  | Analog = Analog input $\mathrm{O}=$ Output <br> PPS = Peripheral Pin Select | $\begin{aligned} & \text { P = Power } \\ & \text { I = Input } \end{aligned}$ |

## PIC32MK GP/MC Family

TABLE 1-11: PMP PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number |  | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Buffer Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { 100-pin } \\ \text { TQFP } \end{gathered}$ | 64-pin QFN/ TQFP |  |  |  |
| PMA0 | 44 | 30 | 0 | TTL/CMOS | Parallel Master Port Address (Demultiplexed Master mode) or Address/ Data (Multiplexed Master modes) |
| PMA1 | 43 | 29 | 0 | TTL/CMOS |  |
| PMA2 | 14 | 8 | 0 | TTL/CMOS |  |
| PMA3 | 12 | 6 | 0 | TTL/CMOS |  |
| PMA4 | 11 | 5 | 0 | TTL/CMOS |  |
| PMA5 | 10 | 4 | 0 | TTL/CMOS |  |
| PMA6 | 29 | 16 | 0 | TTL/CMOS |  |
| PMA7 | 28 | 22 | 0 | TTL/CMOS |  |
| PMA8 | 50 | 32 | 0 | TTL/CMOS |  |
| PMA9 | 49 | 31 | 0 | TTL/CMOS |  |
| PMA10 | 42 | 28 | 0 | TTL/CMOS |  |
| PMA11 | 41 | 27 | 0 | TTL/CMOS |  |
| PMA12 | 35 | 24 | 0 | TTL/CMOS |  |
| PMA13 | 34 | 23 | 0 | TTL/CMOS |  |
| PMA14 | 71 | 45 | 0 | TTL/CMOS |  |
| PMA15 | 70 | 44 | 0 | TTL/CMOS |  |
| PMA16 | 77 | - | 0 | TTL/CMOS |  |
| PMA17 | 78 | - | 0 | TTL/CMOS |  |
| PMA18 | 91 | - | 0 | TTL/CMOS |  |
| PMA19 | 92 | - | 0 | TTL/CMOS |  |
| PMA20 | 95 | - | 0 | TTL/CMOS |  |
| PMA21 | 96 | - | 0 | TTL/CMOS |  |
| PMA22 | 97 | - | 0 | TTL/CMOS |  |
| PMA23 | 1 | - | 0 | TTL/CMOS |  |
| PMCS1 | 71 | 45 | 0 | TTL/CMOS | Parallel Master Port Chip Select 1 for PMA(13:0) |
| PMCS2 | 70 | 44 | 0 | TTL/CMOS | Parallel Master Port Chip Select 2 for PMA(14:0) |
| PMPRD | 82 | 53 | 0 | TTL/CMOS | Parallel Master Port Read Strobe |
| PMWR | 81 | 52 | 0 | TTL/CMOS | Parallel Master Port Write Strobe |
| PMCS1A | 97 | - | 0 | TTL/CMOS | Parallel Master Port Chip Select 1 for PMA(21:0) |
| PMCS2A | 1 | - | 0 | TTL/CMOS | Parallel Master Port Chip Select 2 for PMA(22:0) |
| Legend: | CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer |  |  |  | Analog = Analog input $\mathrm{P}=$ Power <br> $O=$ Output $I=$ Input <br> PPS = Peripheral Pin Select  |

## PIC32MK GP/MC Family

TABLE 1-11: PMP PINOUT I/O DESCRIPTIONS (CONTINUED)

| Pin Name | Pin Number |  | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Buffer Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 100-pin } \\ & \text { TQFP } \end{aligned}$ | 64-pin QFN/ TQFP |  |  |  |
| PMD0 | 93 | 60 | I/O | TTL/ST | Parallel Master Port Data (Demultiplexed Master mode) or Address/Data (Multiplexed Master modes) |
| PMD1 | 94 | 61 | I/O | TTL/ST |  |
| PMD2 | 98 | 62 | I/O | TTL/ST |  |
| PMD3 | 99 | 63 | I/O | TTL/ST |  |
| PMD4 | 100 | 64 | 1/O | TTL/ST |  |
| PMD5 | 3 | 1 | 1/O | TTL/ST |  |
| PMD6 | 4 | 2 | 1/O | TTL/ST |  |
| PMD7 | 5 | 3 | 1/O | TTL/ST |  |
| PMD8 | 90 | - | I/O | TTL/ST |  |
| PMD9 | 89 | - | I/O | TTL/ST |  |
| PMD10 | 88 | - | I/O | TTL/ST |  |
| PMD11 | 87 | - | I/O | TTL/ST |  |
| PMD12 | 79 | - | I/O | TTL/ST |  |
| PMD13 | 80 | - | I/O | TTL/ST |  |
| PMD14 | 83 | - | 1/O | TTL/ST |  |
| PMD15 | 84 | - | 1/O | TTL/ST |  |
| PMALH | 43 | 29 | 0 | TTL/CMOS | Parallel Master Port Address Latch Enable High Byte (Multiplexed Master modes) |
| PMALL | 44 | 30 | 0 | - | Parallel Master Port Address Latch Enable Low Byte (Multiplexed Master modes) |
| Legend: | CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer |  |  |  | Analog = Analog input P = Power <br> $O=$ Output $I=$ Input <br> PPS = Peripheral Pin Select  |

## PIC32MK GP/MC Family

TABLE 1-12: COMPARATOR 1 THROUGH COMPARATOR 5 PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number |  | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Buffer Type | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { 100-pin } \\ \text { TQFP } \end{gathered}$ | 64-pin QFN/ TQFP |  |  |  |  |
| Comparator 1 |  |  |  |  |  |  |
| C1IN1+ | 26 | 17 | 1 | Analog | Comparator 1 Positive Input |  |
| C1IN1- | 27 | 18 | 1 | Analog | Comparator 1 Negative Input 1-4 |  |
| C1IN2- | 35 | 24 | I | Analog |  |  |
| C1IN3- | 26 | 17 | I | Analog |  |  |
| C1IN4- | 25 | 16 | 1 | Analog |  |  |
| C1OUT | PPS | PPS | O | - | Comparator 1 Output |  |
| Comparator 2 |  |  |  |  |  |  |
| C2IN1+ | 23 | 14 | 1 | Analog | Comparator 2 Positive Input |  |
| C2IN1- | 24 | 15 | I | Analog | Comparator 2 Negative Input 1-4 |  |
| C2IN2- | 41 | 27 | I | Analog |  |  |
| C2IN3- | 26 | 17 | I | Analog |  |  |
| C2IN4- | 22 | 13 | I | Analog |  |  |
| C2OUT | PPS | PPS | O | - | Comparator 2 Output |  |
| Comparator 3 |  |  |  |  |  |  |
| C3IN1+ | 34 | 23 | I | Analog | Comparator 3 Positive Input |  |
| C3IN1- | 33 | 22 | I | Analog | Comparator 3 Negative Input 1-4 |  |
| C3IN2- | 42 | 28 | 1 | Analog |  |  |
| C3IN3- | 34 | 23 | 1 | Analog |  |  |
| C3IN4- | 32 | 21 | I | Analog |  |  |
| C3OUT | PPS | PPS | 0 | - | Comparator 3 Output |  |
| Comparator 4 |  |  |  |  |  |  |
| C4IN1+ | 32 | 21 | I | Analog | Comparator 4 Positive Input |  |
| C4IN1- | 33 | 22 | 1 | Analog | Comparator 4 Negative Input 1-4 |  |
| C4IN2- | 25 | 16 | 1 | Analog |  |  |
| C4IN3- | 22 | 13 | I | Analog |  |  |
| C4IN4- | 32 | 21 | 1 | Analog |  |  |
| C4OUT | PPS | PPS | 0 | - | Comparator 4 Output |  |
| Comparator 5 |  |  |  |  |  |  |
| C5IN1+ | 51 | 33 | 1 | Analog | Comparator 5 Positive Input |  |
| C5IN1- | 76 | 49 | 1 | Analog | Comparator 5 Negative Input 1-4 |  |
| C5IN2- | 41 | 27 | 1 | Analog |  |  |
| C5IN3- | 51 | 33 | 1 | Analog |  |  |
| C5IN4- | 72 | 46 | 1 | Analog |  |  |
| C1OUT | PPS | PPS | O | - | Comparator 5 Output |  |
| Legend: | CMOS = CMOS-compatible input or output Analog = Analog input <br> ST = Schmitt Trigger input with CMOS levels $O=$ Output <br> TTL = Transistor-transistor Logic input buffer PPS = Peripheral Pin Select |  |  |  |  | $\begin{aligned} & \text { P = Power } \\ & \text { I = Input } \end{aligned}$ |

TABLE 1-13: OP AMP 1 THROUGH OP AMP 3, AND OP AMP 5 PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number |  | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Buffer Type | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 100-pin } \\ & \text { TQFP } \end{aligned}$ | 64-pin QFN/ TQFP |  |  |  |  |
| Op amp 1 |  |  |  |  |  |  |
| OA1OUT | 25 | 16 | 0 | Analog | Op amp 1 Output |  |
| OA1IN+ | 26 | 17 | 1 | Analog | Op amp 1 Positive Input |  |
| OA1IN- | 27 | 18 | 1 | Analog | Op amp 1 Negative Input |  |
| Op amp 2 |  |  |  |  |  |  |
| OA2OUT | 22 | 13 | 0 | Analog | Op amp 2 Output |  |
| OA2IN+ | 23 | 14 | 1 | Analog | Op amp 2 Positive Input |  |
| OA2IN- | 24 | 15 | 1 | Analog | Op amp 2 Negative Input |  |
| Op amp 3 |  |  |  |  |  |  |
| OA3OUT | 32 | 21 | 0 | Analog | Op amp 3 Output |  |
| OA3IN+ | 34 | 23 | 1 | Analog | Op amp 3 Positive Input |  |
| OA3IN- | 33 | 22 | 1 | Analog | Op amp 3 Negative Input |  |
| Op amp 5 |  |  |  |  |  |  |
| OA50UT | 72 | 46 | 0 | Analog | Op amp 5 Output |  |
| OA5IN+ | 51 | 33 | 1 | Analog | Op amp 5 Positive Input |  |
| OA5IN- | 76 | 49 | 1 | Analog | Op amp 5 Negative Input |  |
| Legend: | CMOS = CMOS-compatible input or output Analog = Analog input $\mathrm{P}=$ Power <br> ST = Schmitt Trigger input with CMOS levels $\mathrm{O}=$ Output $\mathrm{I}=$ Input <br> TTL = Transistor-transistor Logic input buffer PPS = Peripheral Pin Select  |  |  |  |  |  |

## TABLE 1-14: CAN1 THROUGH CAN4 PINOUT I/O DESCRIPTIONS

| Pin Name (see Note 1) | Pin Number |  | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Buffer Type | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 100-pin } \\ & \text { TQFP } \end{aligned}$ | 64-pin QFN/ TQFP |  |  |  |  |
| C1TX | PPS | PPS | O | - | CAN1 Bus Transmit Pin |  |
| C1RX | PPS | PPS | I | ST | CAN1 Bus Receive Pin |  |
| C2TX | PPS | PPS | 0 | - | CAN2 Bus Transmit Pin |  |
| C2RX | PPS | PPS | 1 | ST | CAN2 Bus Receive Pin |  |
| C3TX | PPS | PPS | 0 | - | CAN3 Bus Transmit Pin |  |
| C3RX | PPS | PPS | I | ST | CAN3 Bus Receive Pin |  |
| C4TX | PPS | PPS | 0 | - | CAN4 Bus Transmit Pin |  |
| C4RX | PPS | PPS | I | ST | CAN4 Bus Receive Pin |  |
| Legend: | CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer |  |  |  | $\begin{aligned} & \text { Analog = Analog input } \\ & \text { O = Output } \\ & \text { PPS = Peripheral Pin Select } \end{aligned}$ | $\begin{aligned} & \text { P = Power } \\ & \text { I = Input } \end{aligned}$ |

Note 1: This function does not exist on PIC32MKXXXGPDXXX devices.

## PIC32MK GP/MC Family

TABLE 1-15: USB1 AND USB2 PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number |  | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Buffer Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 100-pin TQFP | 64-pin QFN/ TQFP |  |  |  |
| VUSB3V3 | 55 | 35 | P | - | USB internal transceiver supply. This pin should be connected to VDD. |
| Vbus1 | 54 | 34 | 1 | Analog | USB1 Bus Power Monitor (Tied to VSS if USB1 not used.) |
| Vbuson1 | 4 | 2 | 0 | CMOS | USB1 Vbus Power Control Output |
| Vbuson2 | 10 | - | 0 | CMOS | USB2 Vbus Power Control Output |
| D1+ | 57 | 37 | I/O | Analog | USB1 D+ (Connect through 10K to VSS if USB1 not used.) |
| D1- | 56 | 36 | I/O | Analog | USB1 D-(Connect through 10K to VSS if USB1 not used.) |
| USBID1 | 69 | 43 | 1 | ST | USB1 OTG ID Detect |
| VBUS2 | 58 | - | I | Analog | USB2 Bus Power Monitor (Tied to VSS if USB2 not used.) |
| D2+ | 60 | - | I/O | Analog | USB2 D+ (Connect through 10K to VSS if USB2 not used.) |
| D2- | 59 | - | I/O | Analog | USB2 D- (Connect through 10K to VSS if USB2 not used.) |
| USBID2 | 77 | - | I | ST | USB2 OTG ID detect |
| Legend: | CMOS = CMOS-compatible input or output Analog = Analog input P = Power <br> ST = Schmitt Trigger input with CMOS levels $\mathrm{O}=$ Output $\mathrm{I}=$ Input <br> TTL = Transistor-transistor Logic input buffer PPS = Peripheral Pin Select  |  |  |  |  |

TABLE 1-16: CTMU PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number |  | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Buffer Type | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 100-pin } \\ & \text { TQFP } \end{aligned}$ | 64-pin QFN/ TQFP |  |  |  |  |
| CTED1 | 25 | 16 | I | ST | CTMU External Edge Input 1 |  |
| CTED2 | 24 | 15 | I | ST | CTMU External Edge Input 2 |  |
| CTCMP | 27 | 18 | 1 | Analog | CTMU external capacitor input for pulse gen | ration |
| CTPLS | PPS | PPS | 0 | CMOS | CTMU Pulse Generator Output |  |
| Legend: | CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer |  |  |  | $\begin{aligned} & \text { Analog = Analog input } \\ & O=\text { Output } \\ & \text { PPS = Peripheral Pin Select } \end{aligned}$ | $\begin{aligned} & \text { P = Power } \\ & \mathrm{I}=\text { Input } \end{aligned}$ |

TABLE 1-17: CDAC1 THROUGH CDAC3 PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
|  | 100-pin <br> TQFP | 64-pin <br> QFN/ <br> TQFP | Pin <br> Type | Buffer <br> Type |  | Description |

## PIC32MK GP/MC Family

TABLE 1-18: MCPWM1 THROUGH MCPWM12 PINOUT I/O DESCRIPTIONS (MOTOR CONTROL DEVICES ONLY)

| Pin Name | Pin Number |  | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Buffer Type | Description |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & 100- \\ & \text { Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{gathered} \text { 64-Pin } \\ \text { QFN/ } \\ \text { TQFP } \end{gathered}$ |  |  |  |  |  |
| PWM1H | 4 | 2 | O | CMOS | MCPWM1 High | Output |  |
| PWM1L | 5 | 3 | O | CMOS | MCPWM1 Low | Output (Only if PWMAPIN1 ( | <<18>) $=0$, |
| PWM2H | 98 | 62 | O | CMOS | MCPWM2 Hig | Output |  |
| PWM2L | 99 | 63 | O | CMOS | MCPWM2 Low | Output (Only if PWMAPIN2 ( | N<19>) $=0$, |
| PWM3H | 93 | 60 | O | CMOS | MCPWM3 Hig | Output |  |
| PWM3L | 94 | 61 | O | CMOS | MCPWM3 Low | Output (Only if PWMAPIN3 | $\mathrm{V}<20>$ ) $=0$, |
| PWM4H | 100 | 64 | 0 | CMOS | MCPWM4 Hig | Output |  |
| PWM4L | 3 | 1 | 0 | CMOS | MCPWM4 Low | Output (Only if PWMAPIN4 ( | $\mathrm{N}<21>$ ) $=0$, |
| PWM5H | 7 | 52 | 0 | CMOS | MCPWM5 H | Output |  |
| PWM5L | 6 | 55 | 0 | CMOS | MCPWM5 Low | Output (Only if PWMAPIN5 | <22>) $=0$, |
| PWM6H | 9 | 50 | 0 | CMOS | MCPWM6 Hig | Output |  |
| PWM6L | 8 | 51 | 0 | CMOS | MCPWM6 Low | Output (Only if PWMAPIN6 ( | N<23>) $=0$, |
| PWM7H | 5 | 3 | 0 | CMOS | If PWMAPIN1 | CON $<18>$ ) = 1), PWM1L is rep | by PWM7H. |
| PWM8H | 99 | 63 | 0 | CMOS | If PWMAPIN2 | CON $<19>$ ) = 1), PWM2L is rep | by PWM8H. |
| PWM9H | 94 | 61 | 0 | CMOS | If PWMAPIN3 | CON $<20>$ ) $=1$ ), PWM3L is rep | by PWM9H. |
| PWM10H | 3 | 1 | 0 | CMOS | If PWMAPIN4 | CON $<21>$ ) = 1), PWM4L is rep | by PWM10H. |
| PWM11H | 87 | 55 | 0 | CMOS | MCPWM11 H | e Output |  |
|  | 6 | 58 | 0 | CMOS | If PWMAPIN5 | CON $<22>$ ) = 1), PWM5L is rep | by PWM11H. |
| PWM11L | 88 | 59 | 0 | CMOS | MCPWM11 Low | Output |  |
| PWM12H | 82 | 51 | 0 | CMOS | MCPWM12 H | e Output |  |
|  | 8 | 55 | 0 | CMOS | If PWMAPIN6 | CON $<23>$ ) = 1), PWM6L is rep | by PWM12H. |
| PWM12L | 83 | 54 | 0 | CMOS | MCPWM12 L | e Output |  |
| Legend: | CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels <br> TTL = Transistor-Transistor Logic input buffer |  |  |  |  | Analog = Analog input $\mathrm{O}=$ Output <br> PPS = Peripheral Pin Select | $\begin{aligned} & \text { P = Power } \\ & \text { I = Input } \end{aligned}$ |

## PIC32MK GP/MC Family

TABLE 1-19: MCPWM FAULT, CURRENT-LIMIT, AND DEAD TIME COMPENSATION PINOUT I/O DESCRIPTIONS (MOTOR CONTROL DEVICES ONLY)

|  | Pin | mber |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Name | 100-Pin TQFP | 64-Pin QFN/ TQFP | Pin Type | Buffer Type | Description |  |
| FLT1 | PPS | PPS | I | ST | PWM Fault Input Control |  |
| FLT2 | PPS | PPS | I | ST |  |  |
| FLT3 | 34 | 23 | I | ST |  |  |
| FLT4 | 35 | 24 | I | ST |  |  |
| FLT5 | 41 | 27 | 1 | ST |  |  |
| FLT6 | 42 | 28 | I | ST |  |  |
| FLT7 | 43 | 29 | I | ST |  |  |
| FLT8 | 44 | 30 | I | ST |  |  |
| FLT15 | 50 | 32 | I | ST |  |  |
| Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-Transistor Logic input buffer |  |  |  |  | Analog = Analog input $\mathrm{O}=$ Output PPS = Peripheral Pin Select | $\begin{aligned} & \text { P = Power } \\ & \text { I = Input } \end{aligned}$ |

## PIC32MK GP/MC Family

TABLE 1-20: QEI1 THROUGH QEI6 PINOUT I/O DESCRIPTIONS (MOTOR CONTROL DEVICES ONLY)

| Pin Name | Pin Number |  | Pin Type | Buffer Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { 100-Pin } \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} \text { 64-Pin } \\ \text { QFN/ } \\ \text { TQFP } \end{gathered}$ |  |  |  |
| Quadrature Encoder Interface 1 |  |  |  |  |  |
| QEA1 | PPS | PPS | I | ST | QEI1 Phase A Input in QEI mode |
| QEB1 | PPS | PPS | I | ST | QEI1 Phase B Input in QEI Mode. Auxiliary timer external clock/gate input in Timer mode. |
| INDX1 | PPS | PPS | I | ST | QEI1 Index Pulse Input |
| HOME1 | PPS | PPS | 1 | ST | QEI1 Position Counter Input Capture Trigger Control |
| QEICMP1 | PPS | PPS | 0 | CMOS | QEI1 Capture Compare Match Output |
| Quadrature Encoder Interface 2 |  |  |  |  |  |
| QEA2 | PPS | PPS | I | ST | QEI2 Phase A Input in QEI mode |
| QEB2 | PPS | PPS | I | ST | QEI2 Phase B Input in QEI Mode. Auxiliary timer external clock/gate input in Timer mode. |
| INDX2 | PPS | PPS | I | ST | QEI2 Index Pulse Input |
| HOME2 | PPS | PPS | 1 | ST | QEI2 Position Counter Input Capture Trigger Control |
| QEICMP2 | PPS | PPS | 0 | CMOS | QEI2 Capture Compare Match Output |
| Quadrature Encoder Interface 3 |  |  |  |  |  |
| QEA3 | PPS | PPS | I | ST | QEI3 Phase A Input in QEI mode |
| QEB3 | PPS | PPS | I | ST | QEI3 Phase B Input in QEI Mode. Auxiliary timer external clock/gate input in Timer mode. |
| INDX3 | PPS | PPS | 1 | ST | QEI3 Index Pulse Input |
| HOME3 | PPS | PPS | 1 | ST | QEI3 Position Counter Input Capture Trigger Control |
| QEICMP3 | PPS | PPS | 0 | CMOS | QEI3 Capture Compare Match Output |
| Quadrature Encoder Interface 4 |  |  |  |  |  |
| QEA4 | PPS | PPS | 1 | ST | QEI4 Phase A Input in QEI mode |
| QEB4 | PPS | PPS | 1 | ST | QEI4 Phase B Input in QEI Mode. Auxiliary timer external clock/gate input in Timer mode. |
| INDX4 | PPS | PPS | 1 | ST | QEI4 Index Pulse Input |
| HOME4 | PPS | PPS | I | ST | QEI4 Position Counter Input Capture Trigger Control |
| QEICMP4 | PPS | PPS | 0 | CMOS | QEI4 Capture Compare Match Output |
| Quadrature Encoder Interface 5 |  |  |  |  |  |
| QEA5 | PPS | PPS | I | ST | QAI5 Phase A Input in QEI mode |
| QEB5 | PPS | PPS | I | ST | QAI5 Phase B Input in QEI Mode. Auxiliary timer external clock/gate input in Timer mode. |
| INDX5 | PPS | PPS | I | ST | QAI5 Index Pulse Input |
| HOME5 | PPS | PPS | 1 | ST | QAI5 Position Counter Input Capture Trigger Control |
| QEICMP5 | PPS | PPS | 0 | CMOS | QAI5 Capture Compare Match Output |
| Quadrature Encoder Interface 6 |  |  |  |  |  |
| QEA6 | PPS | PPS | I | ST | QEI6 Phase A Input in QEI mode |
| QEB6 | PPS | PPS | 1 | ST | QEI6 Phase B Input in QEI Mode. Auxiliary timer external clock/gate input in Timer mode. |
| INDX6 | PPS | PPS | 1 | ST | QEI6 Index Pulse Input |
| HOME6 | PPS | PPS | 1 | ST | QEI6 Position Counter Input Capture Trigger Control |
| QEICMP6 | PPS | PPS | 0 | CMOS | QEI6 Capture Compare Match Output |
| Legend: CMOS = CMOS compatible input or output Analog = Analog input $\mathrm{P}=$ Power <br>  ST = Schmitt Trigger input with CMOS levels $\mathrm{O}=$ Output $\mathrm{I}=$ Input <br>  TTL = Transistor-Transistor Logic input buffer PPS = Peripheral Pin Select  |  |  |  |  |  |

## PIC32MK GP/MC Family

TABLE 1-21: POWER, GROUND, AND VOLTAGE REFERENCE PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number |  | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Buffer Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 100-pin TQFP | $\begin{gathered} \hline \text { 64-pin } \\ \text { QFN/ } \\ \text { TQFP } \end{gathered}$ |  |  |  |
| Power and Ground |  |  |  |  |  |
| AVDD | 30 | 19 | P | P | Positive supply for analog modules. This pin must be connected at all times. |
| AVss | 31 | 20 | P | P | Ground reference for analog modules. This pin must be connected at all times. |
| VDD | $\begin{array}{\|l\|} \hline 2,16,37 \\ 46,62,86 \end{array}$ | $\begin{aligned} & 10,26, \\ & 38,57 \end{aligned}$ | P | - | Positive supply for peripheral logic and I/O pins. This pin must be connected at all times. |
| Vss | $\begin{aligned} & 15,36, \\ & 45,65 \\ & 75,85 \end{aligned}$ | $\begin{gathered} 9,25,41 \\ 56 \end{gathered}$ | P | - | Ground reference for logic, I/O pins, and USB. This pin must be connected at all times. |
| $\mathrm{VBAT}^{(1)}$ | 68 | 42 | P | P | Battery backup for selected peripherals; otherwise connect to VDD. |
| Voltage Reference |  |  |  |  |  |
| VREF+ | 29 | 16 | I | Analog | Analog Voltage Reference (High) Input |
| VREF- | 28 | 15 | I | Analog | Analog Voltage Reference (Low) Input |
| Legend: | CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels <br> TTL = Transistor-transistor Logic input buffer |  |  |  |  Analog $=$ Analog input $P=$ Power <br> s $O=$ Output $I=$ Input <br>  PPS $=$ Peripheral Pin Select  |

Note 1: VBAT functionality is compromised, see errata for additional information. This pin should be connected to VDD.

TABLE 1-22: JTAG, TRACE, AND PROGRAMMING/DEBUGGING PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number |  | Pin <br> Type | Buffer Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 100-pin } \\ & \text { TQFP } \end{aligned}$ | 64-pin QFN/ TQFP |  |  |  |
| JTAG |  |  |  |  |  |
| TCK | 3 | 1 | I | ST | JTAG Test Clock Input Pin |
| TDI | 49 | 31 | 1 | ST | JTAG Test Data Input Pin |
| TDO | 100 | 64 | O | - | JTAG Test Data Output Pin |
| TMS | 76 | 49 | I | ST | JTAG Test Mode Select Pin |
| Trace |  |  |  |  |  |
| TRCLK | 91 | 50 | 0 | CMOS | Trace Clock |
| TRD0 | 97 | 54 | 0 | CMOS | Trace Data bits 0-3 <br> Trace support is available through the MPLAB ${ }^{\circledR}$ REAL ICE ${ }^{\text {TM }}$ In-circuit Emulator. |
| TRD1 | 96 | 53 | O | CMOS |  |
| TRD2 | 95 | 52 | 0 | CMOS |  |
| TRD3 | 92 | 51 | 0 | CMOS |  |
| Programming/Debugging |  |  |  |  |  |
| PGED1 | 27 | 18 | 1/O | ST | Data I/O pin for Programming/Debugging Communication Channel 1 |
| PGEC1 | 26 | 17 | I | ST | Clock input pin for Programming/Debugging Communication Channel 1 |
| PGED2 | 69 | 43 | 1/O | ST | Data I/O pin for Programming/Debugging Communication Channel 2 |
| PGEC2 | 70 | 44 | I | ST | Clock input pin for Programming/Debugging Communication Channel 2 |
| PGED3 | 24 | 15 | I/O | ST | Data I/O pin for Programming/Debugging Communication Channel 3 |
| PGEC3 | 25 | 16 | I | ST | Clock input pin for Programming/Debugging Communication Channel 3 |
| $\overline{\text { MCLR }}$ | 13 | 7 | 1 | ST | Master Clear (Reset) input. This pin is an active-low Reset to the device. |
| Legend: | CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer |  |  |  |  Analog = Analog input $\mathrm{P}=$ Power <br> Is $\mathrm{O}=$ Output $\mathrm{I}=$ Input <br> r $\mathrm{PPS}=$ Peripheral Pin Select  |

## PIC32MK GP/MC Family

## NOTES:

## PIC32MK GP/MC Family

### 2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MCUS

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the documents listed in the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/ pic32).

### 2.1 Basic Connection Requirements

Getting started with the PIC32MK GP/MC family of 32bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins, even if the ADC module is not used (see 2.2 "Decoupling Capacitors")
- $\overline{M C L R}$ pin (see 2.3 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins, used for In-Circuit Serial Programming ${ }^{\text {TM }}$ (ICSP ${ }^{\text {TM }}$ ) and debugging purposes (see 2.4 "ICSP Pins")
- OSC1 and OSC2 pins, when external oscillator source is used (see 2.7 "External Oscillator Pins")
The following pins may be required:
Vreft/Vref- pins, used when external voltage reference for the ADC module is implemented.

Note: The AVDD and AVss pins must be connected, regardless of ADC use and the ADC voltage reference source.

### 2.2 Decoupling Capacitors

The use of decoupling capacitors on power supply pins, such as VDD, Vss, AVDD and AVss is required. See Figure 2-1.
Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A value of $0.1 \mu \mathrm{~F}$ ( 100 nF ), $10-20 \mathrm{~V}$ is recommended. The capacitor should be a low Equivalent Series Resistance (low-ESR) capacitor and have resonance frequency in the range of 20 MHz and higher. It is further recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended that the capacitors be placed on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within onequarter inch ( 6 mm ) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz , add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of $0.01 \mu \mathrm{~F}$ to $0.001 \mu \mathrm{~F}$. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, $0.1 \mu \mathrm{~F}$ in parallel with $0.001 \mu \mathrm{~F}$.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.


## PIC32MK GP/MC Family

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION


Note 1: This pin must be connected to VDD, regardless of whether the USB module is or is not used.
2: As an option, instead of a hard-wired connection, an inductor (L1) can be substituted between VDD and AVDD to improve ADC noise rejection. The inductor impedance should be less than $3 \Omega$ and the inductor capacity greater than 10 mA .
Where:

$$
\begin{aligned}
f & =\frac{F C N V}{2} \quad \text { (i.e., ADC conversion rate/2) } \\
f & =\frac{1}{(2 \pi \sqrt{L C})} \\
L & =\left(\frac{1}{(2 \pi f \sqrt{C})}\right)^{2}
\end{aligned}
$$

3: Aluminum or electrolytic capacitors should not be used. ESR $\leq 3 \Omega$ from $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ @ SYSCLK frequency (i.e., MIPS).

### 2.2.1 BULK CAPACITORS

The use of a bulk capacitor is recommended to improve power supply stability. Typical values range from $4.7 \mu \mathrm{~F}$ to $47 \mu \mathrm{~F}$. This capacitor should be located as close to the device as possible.

### 2.3 Master Clear (MCLR) Pin

The $\overline{M C L R}$ pin provides two specific device functions:

- Device Reset
- Device programming and debugging

Pulling The $\overline{M C L R}$ pin low generates a device Reset. Figure 2-2 illustrates a typical $\overline{M C L R}$ circuit. During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of $R$ and $C$ will need to be adjusted based on the application and PCB requirements.
For example, as illustrated in Figure 2-2, it is recommended that the capacitor $C$, be isolated from the $\overline{M C L R}$ pin during programming and debugging operations.
Place the components illustrated in Figure 2-2 within one-quarter inch ( 6 mm ) from the MCLR pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS


Note 1: $470 \Omega \leq R 1 \leq 1 K \Omega$ will limit any current flowing into MCLR from the external capacitor C , in the event of $\overline{M C L R}$ pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). Ensure that the MCLR pin VIH and VIL specifications are met without interfering with the Debug/Programmer tools.
2: The capacitor can be sized to prevent unintentional Resets from brief glitches or to extend the device Reset period during POR.
3: No pull-ups or bypass capacitors are allowed on active debug/program PGECx/PGEDx pins.

### 2.4 ICSP Pins

The PGECx and PGEDx pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.
Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high $(\mathrm{VIH})$ and input low (VIL) requirements.
Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB ${ }^{\circledR}$ ICD 3 or MPLAB REAL ICE ${ }^{T M}$.
For additional information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.

- "Using MPLAB ${ }^{\circledR}$ ICD 3 " (poster) DS50001765
- "MPLAB ${ }^{\circledR}$ ICD 3 Design Advisory" DS50001764
- "MPLAB ${ }^{\circledR}$ REAL ICE ${ }^{\text {TM }}$ In-Circuit Debugger User's Guide" DS50001616
- "Using MPLAB ${ }^{\circledR}$ REAL ICE ${ }^{\text {TM }}$ Emulator" (poster) DS50001749


### 2.5 JTAG

The TMS, TDO, TDI and TCK pins are used for testing and debugging according to the Joint Test Action Group (JTAG) standard. It is recommended to keep the trace length between the JTAG connector and the JTAG pins on the device as short as possible. If the JTAG connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.
Pull-up resistors, series diodes and capacitors on the TMS, TDO, TDI and TCK pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high $(\mathrm{VIH})$ and input low $(\mathrm{VIL})$ requirements.

### 2.6 Trace

When present on select pin counts, the trace pins can be connected to a hardware trace-enabled programmer to provide a compressed real-time instruction trace. When used for trace, the TRD3, TRD2, TRD1, TRD0 and TRCLK pins should be dedicated for this use. The trace hardware requires a 22 Ohm series resistor between the trace pins and the trace connector.

### 2.7 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to Section 9.0 "Oscillator Configuration" for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch ( 12 mm ) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is illustrated in Figure 2-3.

FIGURE 2-3: SUGGESTED OSCILLATOR CIRCUIT PLACEMENT


### 2.7.1 CRYSTAL OSCILLATOR DESIGN CONSIDERATION

The following example assumptions are used to calculate the Primary Oscillator loading capacitor values:

- CIN $=$ PIC32_OSC2_Pin Capacitance $=4 \mathrm{pF}$
- Cout $=$ PIC32_OSC1_Pin Capacitance $=4 \mathrm{pF}$
- PCB stray capacitance (i.e., 12 mm length) $=2.5 \mathrm{pF}$
- C 1 and $\mathrm{C} 2=$ the loading capacitors to use on your crystal circuit design to guarantee that the effective capacitance as seen by the crystal in circuit meets the crystal manufacturer specification
MFG Crystal Data Sheet CLOAD spec:
CLOAD $=\{([\mathrm{Cin}+\mathrm{C} 1]$ * [COUT $+\mathrm{C} 2]) /[\mathrm{Cin}+\mathrm{C} 1+\mathrm{C} 2$
+ Cout] $\}+$ oscillator PCB stray capacitance


## EXAMPLE 2-1: CRYSTAL LOAD CAPACITOR CALCULATION

Crystal manufacturer data sheet spec example: CLOAD $=15 \mathrm{pF}$ Therefore:
MFG CLOAD $=\{([$ CIN + C1 $] *[$ Cout + C2 $]) /[$ Cin + C1 + C2 + Cout $]\}$

+ estimated oscillator PCB stray capacitance
Assuming C1 = C2 and PIC32 Cin = Cout, the formula can be further simplified and restated to solve for $C 1$ and $C 2$ by:
C1 $=$ C2 $=((2 *$ MFG Cload spec $)-$ Cin - $(2 *$ PCB capacitance $))$

$$
=((2 * 15)-4-(2 * 2.5 p F))
$$

$$
=(30-4-5)
$$

$$
=21 p F
$$

Therefore:
$C 1=C 2=21 \mathrm{pF}$ is the correct loading capacitors to use on your crystal circuit design to guarantee that the effective capacitance as seen by the crystal in circuit in this example is 15 pF to meet the crystal manufacturer specification.

Tips to increase oscillator gain, (i.e., to increase peak-to-peak oscillator signal):

- Select an crystal oscillator with a lower XTAL manufacturing "ESR" rating.
- Add a parallel resistor across the crystal. The greater the resistor value the greater the gain.
- C 1 and C 2 values also affect the gain of the oscillator. The lower the values, the higher the gain.
- Likewise, C2/C1 ratio also affects gain. To increase the gain, make C1 slightly smaller than C2, which will also help start-up performance.

Note: Do not add excessive gain such that the oscillator signal is clipped, flat on top of the sine wave. If so, you need to reduce the gain or add a series resistor, Rs, as shown in circuit " $A$ " in Figure 2-4. Failure to do so will stress and age the crystal, which can result in an early failure. When measuring the oscillator signal you must use an active-powered scope probe with $\leq 1 \mathrm{pF}$ or the scope probe itself will unduly change the gain and peak-to-peak levels.

### 2.7.1.1 Additional Microchip References

- AN588 "PICmicro ${ }^{\circledR}$ Microcontroller Oscillator Design Guide"
- AN826 "Crystal Oscillator Basics and Crystal Selection for rfPIC ${ }^{\text {TM }}$ and PICmicro ${ }^{\circledR}$ Devices"
- AN849 "Basic PICmicro ${ }^{\circledR}$ Oscillator Design"

FIGURE 2-4: PRIMARY CRYSTAL OSCILLATOR CIRCUIT RECOMMENDATIONS


Note: Refer to the "PIC32MK GP/MC Family Silicon Errata and Data Sheet Clarification" (DS80000737B), which is available for download from the Microchip web site (www.microchip.com) for the recommended Rs values versus crystal/ frequency.

## PIC32MK GP/MC Family

### 2.8 Unused I/Os

Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.
Alternatively, inputs can be reserved by connecting the pin to Vss through a 1 k resistor and configuring the pin as an input.

### 2.9 Considerations When Interfacing to Remotely Powered Circuits

### 2.9.1 NON-5V TOLERANT INPUT PINS

A quick review of the absolute maximum rating section in 36.0 "Electrical Characteristics" will indicate that the voltage on any non-5v tolerant pin may not exceed VDD +0.3 V unless the input current is limited to meet the respective injection current specifications defined by parameters DI60a, DI60b, and DI60c in Table 3610: "DC Characteristics: I/O Pin Input Injection current Specifications". Figure 2-5 shows an example of a remote circuit using an independent power source, which is powered while connected to a PIC32 non-5V tolerant circuit that is not powered.

FIGURE 2-5: PIC32 NON-5V TOLERANT CIRCUIT EXAMPLE


## PIC32MK GP/MC Family

Without proper signal isolation, on non-5V tolerant pins, the remote signal can actually power the PIC32 device through the high side ESD protection diodes. Besides violating the absolute maximum rating specification when VDD of the PIC32 device is restored and ramping up or ramping down, it can also negatively affect the internal Power-on Reset (POR) and Brown-out Reset (BOR) circuits, which can lead to improper initialization of internal PIC32 logic circuits. In these cases, it is recommended to implement digital or analog signal isolation as depicted in Figure 2-6, as appropriate. This is indicative of all industry microcontrollers and not just Microchip products.

TABLE 2-1: EXAMPLES OF DIGITAL/ ANALOG ISOLATORS WITH OPTIONAL LEVEL TRANSLATION

| Example Digital/Analog Signal Isolation Circuits |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ADuM7241 / 40 ARZ (1 Mbps) | X | - | - | - |
| ADuM7241 / 40 CRZ (25 Mbps) | X | - | - | - |
| ISO721 | - | X | - | - |
| LTV-829S (2 Channel) | - | - | X | - |
| LTV-849S (4 Channel) | - | - | X | - |
| FSA266 / NC7WB66 | - | - | - | X |

FIGURE 2-6: EXAMPLE DIGITAL/ANALOG SIGNAL ISOLATION CIRCUITS


### 2.9.2 5V TOLERANT INPUT PINS

The internal high side diode on 5 v tolerant pins are bussed to an internal floating node, rather than being connected to VDD, as shown in Figure 2-7. Voltages on these pins, if VDD < 2.3V, should not exceed roughly 3.2 V relative to Vss of the PIC32 device. Voltage of 3.6 V or higher will violate the absolute maximum specification, and will stress the oxide layer separating the high side floating node, which impacts device reliability. If a remotely powered "digital-only" signal can be guaranteed to always be $\leq 3.2 \mathrm{~V}$ relative to Vss on the PIC32 device side, a 5 V tolerant pin could be used without the need for a digital isolator. This is assuming there is not a ground loop issue, logic ground of the two circuits not at the same absolute level, and a remote logic low input is not less than Vss -0.3 V .

FIGURE 2-7: PIC32 5V TOLERANT PIN ARCHITECTURE EXAMPLE


## PIC32MK GP/MC Family

### 2.10 Designing for High-Speed Peripherals

The PIC32MK GP/MC family devices have peripherals that operate at frequencies much higher than typical for an embedded environment. Table 2-2 lists the peripherals that produce high-speed signals on their external pins:

## TABLE 2-2: PERIPHERALS THAT PRODUCE HS SIGNALS ON EXTERNAL PINS

| Peripheral | High-Speed Signal <br> Pins | Maximum <br> Speed on <br> Signal Pin |
| :---: | :---: | :---: |
| SPI//2S | SCKx, SDOx, SDIx | 50 MHz |
| REFCLKx | REFCLKx | 50 MHz |

Due to these high-speed signals, it is important to consider several factors when designing a product that uses these peripherals, as well as the PCB on which these components will be placed. Adhering to these recommendations will help achieve the following goals:

- Minimize the effects of electromagnetic interference to the proper operation of the product
- Ensure signals arrive at their intended destination at the same time
- Minimize crosstalk
- Maintain signal integrity
- Reduce system noise
- Minimize ground bounce and power sag


### 2.10.1 SYSTEM DESIGN

### 2.10.1.1 Impedance Matching

When selecting parts to place on high-speed buses, particularly the SPI bus and/or REFCLKx output(s), if the impedance of the peripheral device does not match the impedance of the pins on the PIC32MK GP/MC device to which it is connected, signal reflections could result, thereby degrading the quality of the signal.
If it is not possible to select a product that matches impedance, place a series resistor at the load to create the matching impedance. See Figure 2-8 for an example.

FIGURE 2-8: SERIES RESISTOR


### 2.10.1.2 PCB Layout Recommendations

The following list contains recommendations that will help ensure the PCB layout will promote the goals previously listed.

## - Component Placement

- Place bypass capacitors as close to their component power and ground pins as possible, and place them on the same side of the PCB
- Devices on the same bus that have larger setup times should be placed closer to the PIC32MK GP/MC device
- Power and Ground
- Multi-layer PCBs will allow separate power and ground planes
- Each ground pin should be connected to the ground plane individually
- Place bypass capacitor vias as close to the pad as possible (preferably inside the pad)
- If power and ground planes are not used, maximize width for power and ground traces
- Use low-ESR, surface-mount bypass capacitors


## - Clocks and Oscillators

- Place crystals as close as possible to the PIC32MK GP/MC device OSC/SOSC pins
- Do not route high-speed signals near the clock or oscillator
- Avoid via usage and branches in clock lines (SCK)
- Place termination resistors at the end of clock lines
- Traces
- Higher-priority signals should have the shortest traces
- Avoid long run lengths on parallel traces to reduce coupling
- Make the clock traces as straight as possible
- Use rounded turns rather than right-angle turns
- Have traces on different layers intersect on right angles to minimize crosstalk
- Maximize the distance between traces, preferably no less than three times the trace width
- Power traces should be as short and as wide as possible
- High-speed traces should be placed close to the ground plane


### 2.10.1.3 EMI/EMC/EFT (IEC 61000-4-4 and

 IEC 61000-4-2) Suppression ConsiderationsThe use of LDO regulators is preferred to reduce overall system noise and provide a cleaner power source. However, when utilizing switching Buck/Boost regulators as the local power source for PIC32MK GP devices, as well as in electrically noisy environments or test conditions required for IEC 61000-4-4 and IEC 61000-4-2, users should evaluate the use of T-Filters (i.e., L-C-L) on the power pins, as shown in Figure 2-9. In addition to a more stable power source, use of this type of T-Filter can greatly reduce susceptibility to EMI sources and events.

FIGURE 2-9: EMI/EMC/EFT
SUPPRESSION CIRCUIT


## PIC32MK GP/MC Family

### 2.11 Typical Application Connection Examples

Examples of typical application connections are shown
in Figure 2-10, Figure 2-11, and Figure 2-12.
FIGURE 2-10: CAPACITIVE TOUCH SENSING WITH GRAPHICS APPLICATION


FIGURE 2-11: AUDIO PLAYBACK APPLICATION


FIGURE 2-12: LOW-COST CONTROLLERLESS (LCC) GRAPHICS APPLICATION WITH PROJECTED CAPACITIVE TOUCH


## PIC32MK GP/MC Family

NOTES:

### 3.0 CPU

Note 1: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 50. "CPU for Devices with MIPS $32{ }^{\circledR}$ microAptiv ${ }^{\text {TM }}$ and M-Class Cores" (DS60001192) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: The microAptiv ${ }^{\text {TM }}$ CPU core resources are available at: www.imgtec.com.

The MIPS32 ${ }^{\circledR}$ microAptiv ${ }^{\text {TM }}$ MCU Core is the heart of the PIC32MK GP/MC family device processor. The CPU fetches instructions, decodes each instruction, fetches source operands, executes each instruction and writes the results of instruction execution to the proper destinations.
Key features include:

- 5-stage pipeline
- 32-bit address and data paths
- MIPS32 Enhanced Architecture (Release 5):
- Multiply-accumulate and multiply-subtract instructions
- Targeted multiply instruction
- Zero/One detect instructions
- WAIT instruction
- Conditional move instructions (MOVN, MOVZ)
- Vectored interrupts
- Programmable exception vector base
- Atomic interrupt enable/disable
- GPR shadow registers to minimize latency for interrupt handlers
- Bit field manipulation instructions
- Virtual memory support
- microMIPS ${ }^{\text {TM }}$ compatible instruction set:
- Improves code size density over MIPS32, while maintaining MIPS32 performance.
- Supports all MIPS32 instructions (except branchlikely instructions)
- Fifteen additional 32-bit instructions and 39 16-bit instructions corresponding to commonly-used MIPS32 instructions
- Stack pointer implicit in instruction
- MIPS32 assembly and ABI compatible
- Autonomous Multiply/Divide Unit (MDU):
- Maximum issue rate of one $32 \times 32$ multiply per clock
- Early-in iterative divide. Minimum 12 and maximum 38 clock latency (dividend (rs) sign extension-dependent)
- Power Control:
- Minimum frequency: 0 MHz
- Low-Power mode (triggered by WAIT instruction)
- Extensive use of local gated clocks
- EJTAG Debug and Instruction Trace:
- Support for single stepping
- Virtual instruction and data address/value breakpoints
- Hardware breakpoint supports both address match and address range triggering.
- Eight instruction and four data complex breakpoints
- iFlowtrace ${ }^{\circledR}$ version 2.0 support:
- Real-time instruction program counter
- Special events trace capability
- Two performance counters with 34 userselectable countable events
- Disabled if the processor enters Debug mode
- Program Counter sampling
- DSP ASE Extension:
- Native fractional format data type operations
- Register Single Instruction Multiple Data (SIMD) operations (add, subtract, multiply, shift)
- GPR-based shift
- Bit manipulation
- Compare-Pick
- DSP Control Access
- Indexed-Load
- Branch
- Multiplication of complex operands
- Variable bit insertion and extraction
- Virtual circular buffers
- Arithmetic saturation and overflow handling
- Zero-cycle overhead saturation and rounding operations
- Floating Point Unit (FPU):
- 1985 IEEE-754 compliant Floating Point Unit
- Supports single and double precision datatypes
- 2008 IEEE- 754 compatibility control of NaN handling and Abs/Neg instructions
- Runs at 1:1 core/FPU clock ratio


## PIC32MK GP/MC Family

A block diagram of the PIC32MK GP/MC family processor core is shown in Figure 3-1.

FIGURE 3-1: PIC32MK GP/MC FAMILY MICROPROCESSOR CORE BLOCK DIAGRAM


### 3.1 Architecture Overview

The MIPS32 microAptiv MCU core in the PIC32MK GP/ MC family devices contains several logic blocks working together in parallel, providing an efficient high-performance computing engine. The following blocks are included with the core:

- Execution unit
- General Purpose Register (GPR)
- Multiply/Divide Unit (MDU)
- System control coprocessor (CPO)
- Floating Point Unit (FPU)
- Power Management
- microMIPS support
- Enhanced JTAG (EJTAG) controller


### 3.1.1 EXECUTION UNIT

The processor core execution unit implements a load/ store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit General Purpose Registers (GPRs) used for integer operations and address calculation. One additional register file shadow sets (containing thirty-two registers) are added to minimize context switching overhead during interrupt/exception processing. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.
The execution unit includes:

- 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- Load aligner
- Trap condition comparator
- Bypass multiplexers used to avoid stalls when executing instruction streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing arithmetic and bitwise logical operations
- Shifter and store aligner
- DSP ALU and logic block for performing DSP instructions, such as arithmetic/shift/compare operations


### 3.1.2 MULTIPLY/DIVIDE UNIT (MDU)

The processor core includes a Multiply/Divide Unit (MDU) that contains a separate pipeline for multiply and divide operations, and DSP ASE multiply instructions. This pipeline operates in parallel with the Integer Unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.
The high-performance MDU consists of a $32 \times 16$ Booth recoded multiplier, a pair of result/accumulation registers ( HI and LO ), a divide state machine, and the necessary multiplexers and control logic. The first number shown (' 32 ' of $32 \times 16$ ) represents the rs operand. The second number ' 16 ' of $32 \times 16$ ) represents the $r t$ operand.
The MDU supports execution of one multiply or multiply-accumulate operation every clock cycle.
Divide operations are implemented with a simple 1-bit-per-clock iterative algorithm. An early-in detection checks the sign extension of the dividend (rs) operand. If $r s$ is 8 bits wide, 23 iterations are skipped. For a 16 -bit wide rs, 15 iterations are skipped and for a 24 -bit wide rs, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation has completed.
Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the processor core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

TABLE 3-1: MIPS32 ${ }^{\circledR}$ microAptiv ${ }^{\text {TM }}$ MCU CORE HIGH-PERFORMANCE INTEGER MULTIPLY/ DIVIDE UNIT LATENCIES AND REPEAT RATES

| Opcode | Operand Size (mul $r$ t) (div rs) | Latency | Repeat Rate |
| :---: | :---: | :---: | :---: |
| MULT/MULTU, MADD/MADDU, MSUB/MSUBU (HI/LO destination) | 16 bits | 5 | 1 |
|  | 32 bits | 5 | 1 |
| MUL (GPR destination) | 16 bits | 5 | 1 |
|  | 32 bits | 5 | 1 |
| DIV/DIVU | 8 bits | 12/14 | 12/14 |
|  | 16 bits | 20/22 | 20/22 |
|  | 24 bits | 28/30 | 28/30 |
|  | 32 bits | 36/38 | 36/38 |

## PIC32MK GP/MC Family

The MIPS architecture defines that the result of a multiply or divide operation be placed in one of four pairs of HI and LO registers. Using the Move-From-HI (MFHI) and Move-From-LO (MFLO) instructions, these values can be transferred to the General Purpose Register file.

In addition to the HI/LO targeted operations, the MIPS32 architecture also defines a multiply instruction, MUL, which places the least significant results in the primary register file instead of the HI/LO register pair. By avoiding the explicit MFLO instruction required when using the LO register, and by supporting multiple destination registers, the throughput of multiply-intensive operations is increased.
Two other instructions, Multiply-Add (MADD) and Multiply-Subtract (MSUB), are used to perform the multiply-accumulate and multiply-subtract operations. The MADD instruction multiplies two numbers and then adds the product to the current contents of the HI and LO registers. Similarly, the MSUB instruction multiplies two operands and then subtracts the product from the HI and LO registers. The MADD and MSUB operations are commonly used in DSP algorithms.

The MDU also implements various shift instructions operating on the HI/LO register and multiply instructions as defined in the DSP ASE. The MDU supports all of the data types required for this purpose and includes three extra HI/LO registers as defined by the ASE.

Table 3-2 lists the latencies and repeat rates for the DSP multiply and dot-product operations. The approximate latencies and repeat rates are listed in terms of pipeline clocks.

## TABLE 3-2: DSP-RELATED LATENCIES

 AND REPEAT RATES| Op code | Latency | Repeat <br> Rate |
| :--- | :---: | :---: |
| Multiply and dot-product without <br> saturation after accumulation | 5 | 1 |
| Multiply and dot-product with <br> saturation after accumulation | 5 | 1 |
| Multiply without accumulation | 5 | 1 |

### 3.1.3 SYSTEM CONTROL COPROCESSOR (CP0)

In the MIPS architecture, CPO is responsible for the virtual-to-physical address translation, the exception control system, the processor's diagnostics capability, the operating modes (Kernel, User and Debug) and whether interrupts are enabled or disabled. Configuration information, such as the presence of options like microMIPS is also available by accessing the CPO registers, listed in Table 3-3.

## TABLE 3-3: COPROCESSOR 0 REGISTERS

| Register Number | Register Name | Function |
| :---: | :---: | :---: |
| 0-6 | Reserved | Reserved in the PIC32MK GP Family core. |
| 7 | HWREna | Enables access via the RDHWR instruction to selected hardware registers in Non-privileged mode. |
| 8 | BadVAddr | Reports the address for the most recent address-related exception. |
|  | BadInstr | Reports the instruction that caused the most recent exception. |
|  | BadInstrP | Reports the branch instruction if a delay slot caused the most recent exception. |
| 9 | Count | Processor cycle count. |
| 10 | Reserved | Reserved in the PIC32MK GP Family core. |
| 11 | Compare | Core timer interrupt control. |
| 12 | Status | Processor status and control. |
|  | IntCtl | Interrupt control of vector spacing. |
|  | SRSCtI | Shadow register set control. |
|  | SRSMap | Shadow register mapping control. |
|  | View_IPL | Allows the Priority Level to be read/written without extracting or inserting that bit from/to the Status register. |
|  | SRSMAP2 | Contains two 4-bit fields that provide the mapping from a vector number to the shadow set number to use when servicing such an interrupt. |
| 13 | Cause | Describes the cause of the last exception. |
|  | NestedExc | Contains the error and exception level status bit values that existed prior to the current exception. |
|  | View_RIPL | Enables read access to the RIPL bit that is available in the Cause register. |
| 14 | EPC | Program counter at last exception. |
|  | NestedEPC | Contains the exception program counter that existed prior to the current exception. |

TABLE 3-3: COPROCESSOR 0 REGISTERS (CONTINUED)

| Register Number | Register Name | Function |
| :---: | :---: | :---: |
| 15 | PRID | Processor identification and revision |
|  | Ebase | Exception base address of exception vectors. |
|  | CDMMBase | Common device memory map base. |
| 16 | Config | Configuration register. |
|  | Config1 | Configuration register 1. |
|  | Config2 | Configuration register 2. |
|  | Config3 | Configuration register 3. |
|  | Config4 | Configuration register 4. |
|  | Config5 | Configuration register 5. |
|  | Config7 | Configuration register 7. |
| 17 | Reserved | Reserved in the PIC32MK GP Family core. |
| 18 | Reserved | Reserved in the PIC32MK GP Family core. |
| 19 | Reserved | Reserved in the PIC32MK GP Family core. |
| 20-22 | Reserved | Reserved in the PIC32MK GP Family core. |
| 23 | Debug | EJTAG debug register. |
|  | TraceControl | EJTAG trace control. |
|  | TraceControl2 | EJTAG trace control 2. |
|  | UserTraceData1 | EJTAG user trace data 1 register. |
|  | TraceBPC | EJTAG trace breakpoint register. |
|  | Debug2 | Debug control/exception status 1. |
| 24 | DEPC | Program counter at last debug exception. |
|  | UserTraceData2 | EJTAG user trace data 2 register. |
| 25 | PerfCtIO | Performance counter 0 control. |
|  | PerfCnt0 | Performance counter 0. |
|  | PerfCtl1 | Performance counter 1 control. |
|  | PerfCnt1 | Performance counter 1. |
| 26 | Reserved | Reserved in the PIC32MK GP Family core. |
| 27 | Reserved | Reserved in the PIC32MK GP Family core. |
| 28 | Reserved | Reserved in the PIC32MK GP Family core. |
| 29 | Reserved | Reserved in the PIC32MK GP Family core. |
| 30 | ErrorEPC | Program counter at last error exception. |
| 31 | DeSave | Debug exception save. |

## PIC32MK GP/MC Family

### 3.1.4 FLOATING POINT UNIT (FPU)

The Floating Point Unit (FPU), Coprocessor (CP1), implements the MIPS Instruction Set Architecture for floating point computation. The implementation supports the ANSI/IEEE Standard 754 (IEEE for Binary Floating Point Arithmetic) for single- and double-precision data formats. The FPU can be programmed to have thirty-two 32-bit or 64-bit floating point registers used for floating point operations.

The performance is optimized for single precision formats. Most instructions have one FPU cycle throughput and four FPU cycle latency. The FPU implements the multiply-add (MADD) and multiply-sub (MSUB) instructions with intermediate rounding after the multiply function. The result is guaranteed to be the same as executing a MUL and an ADD instruction separately, but the instruction latency, instruction fetch, dispatch bandwidth, and the total number of register accesses are improved.
IEEE denormalized input operands and results are supported by hardware for some instructions. IEEE denormalized results are not supported by hardware in general, but a fast flush-to-zero mode is provided to optimize performance. The fast flush-to-zero mode is enabled through the FCCR register, and use of this mode is recommended for best performance when denormalized results are generated.
The FPU has a separate pipeline for floating point instruction execution. This pipeline operates in parallel with the integer core pipeline and does not stall when the integer pipeline stalls. This allows long-running FPU operations, such as divide or square root, to be partially masked by system stalls and/or other integer unit instructions. Arithmetic instructions are always dispatched and completed in order, but loads and stores can complete out of order. The exception model is "precise" at all times.
Table 3-4 contains the floating point instruction latencies and repeat rates for the processor core. In this table, 'Latency' refers to the number of FPU cycles necessary for the first instruction to produce the result needed by the second instruction. The "Repeat Rate" refers to the maximum rate at which an instruction can be executed per FPU cycle.

TABLE 3-4: FPU INSTRUCTION
LATENCIES AND REPEAT RATES

| Op code | Latency <br> (FPU <br> Cycles) | Repeat Rate (FPU Cycles) |
| :---: | :---: | :---: |
| $\begin{array}{\|ll} \hline \text { ABS. [S, D], } & \text { NEG.[S, D], } \\ \text { ADD.[S, D], SUB.[S, D], } \\ \text { C.cond.[S, D], MUL.S } \\ \hline \end{array}$ | 4 | 1 |
| MADD.S, MSUB.S, NMADD.S, NMSUB.S, CABS. cond. [S, D] | 4 | 1 |
| CVT.D.S, CVT.PS.PW, CVT. [S, D]. [W, L] | 4 | 1 |
| ```CVT.S.D, CVT. [W, L]. [S, D], CEIL.[W,L].[S,D], FLOOR. [W, L]. [S,D], ROUND. [W, L]. [S,D], TRUNC.[W,L].[S,D]``` | 4 | 1 |
| $\begin{aligned} & \operatorname{MOV} \cdot[\mathrm{S}, \mathrm{D}], \text { MOVF.[S,D], } \\ & \text { MOVN.[S,D], } \\ & \text { MOVT.[S,D], MOVZ.[S,D] } \end{aligned}$ | 4 | 1 |
| MUL. D | 5 | 2 |
| MADD.D, MSUB.D, NMADD.D, NMSUB.D | 5 | 2 |
| RECIP.S | 13 | 10 |
| RECIP.D | 26 | 21 |
| RSQRT.S | 17 | 14 |
| RSQRT.D | 36 | 31 |
| DIV.S, SQRT.S | 17 | 14 |
| DIV.D, SQRT.D | 32 | 29 |
| ```MTC1, DMTC1, LWC1, LDC1, LDXC1, LUXC1, LWXC1``` | 4 | 1 |
| ```MFC1, DMFC1, SWC1, SDC1, SDXC1, SUXC1, SWXC1``` | 1 | 1 |

Legend: $S=$ Single D = Double
$\mathrm{W}=\mathrm{Word} \mathrm{L}=$ Long word

## PIC32MK GP/MC Family

The FPU implements a high-performance 7-stage pipeline:

- Decode, register read and unpack (FR stage)
- Multiply tree - double pumped for double (M1 stage)
- Multiply complete (M2 stage)
- Addition first step (A1 stage)
- Addition second and final step (A2 stage)
- Packing to IEEE format (FP stage)
- Register writeback (FW stage)

The FPU implements a bypass mechanism that allows the result of an operation to be forwarded directly to the instruction that needs it without having to write the result to the FPU register and then read it back.
Table 3-5 lists the Coprocessor 1 Registers for the FPU.

TABLE 3-5: FPU (CP1) REGISTERS

| Register <br> Number | Register <br> Name | Function |
| :---: | :---: | :--- |
| 0 | FIR | Floating Point implementation <br> register. Contains information <br> that identifies the FPU. |
| 25 | FCCR | Floating Point condition codes <br> register. |
| 26 | FEXR | Floating Point exceptions <br> register. |
| 28 | FENR | Floating Point enables register. |
| 31 | FCSR | Floating Point Control and <br> Status register. |

### 3.2 Power Management

The processor core offers a number of power management features, including low-power design, active power management and power-down modes of operation. The core is a static design that supports slowing or halting the clocks, which reduces system power consumption during Idle periods.

### 3.2.1 INSTRUCTION-CONTROLLED POWER MANAGEMENT

The mechanism for invoking Power-Down mode is through execution of the WAIT instruction. For more information on power management, see 32.0 "PowerSaving Features".

### 3.2.2 LOCAL CLOCK GATING

The majority of the power consumed by the processor core is in the clock tree and clocking registers. The PIC32MK family makes extensive use of local gatedclocks to reduce this dynamic power consumption.

### 3.3 EJTAG Debug Support

The processor core provides for an Enhanced JTAG (EJTAG) interface for use in the software debug of application and kernel code. In addition to standard User mode and Kernel modes of operation, the processor core provides a Debug mode that is entered after a debug exception (derived from a hardware breakpoint, single-step exception, etc.) is taken and continues until a Debug Exception Return (DERET) instruction is executed. During this time, the processor executes the debug exception handler routine.
The EJTAG interface operates through the Test Access Port (TAP), a serial communication port used for transferring test data in and out of the core. In addition to the standard JTAG instructions, special instructions defined in the EJTAG specification specify which registers are selected and how they are used.

## PIC32MK GP/MC Family

### 3.4 MIPS DSP ASE Extension

The MIPS DSP Application-Specific Extension Revision 2 is an extension to the MIPS32 architecture. This extension comprises new integer instructions and states that include new HI/LO accumulator register pairs and a DSP control register. This extension is crucial in a wide range of DSP, multimedia, and DSPlike algorithms covering Audio and Video processing applications. The extension supports native fractional format data type operations, register Single Instruction Multiple Data (SIMD) operations, such as add, subtract, multiply, and shift. In addition, the extension includes the following features that are essential in making DSP algorithms computationally efficient:

- Support for multiplication of complex operands
- Variable bit insertion and extraction
- Implementation and use of virtual circular buffers
- Arithmetic saturation and overflow handling support
- Zero cycle overhead saturation and rounding operations


## 3.5 microMIPS ISA

The processor core supports the microMIPS ISA, which contains all MIPS32 ISA instructions (except for branch-likely instructions) in a new 32-bit encoding scheme, with some of the commonly used instructions also available in 16-bit encoded format. This ISA improves code density through the additional 16-bit instructions while maintaining a performance similar to MIPS32 mode. In microMIPS mode, 16 -bit or 32 -bit instructions will be fetched and recoded to legacy MIPS32 instruction opcodes in the pipeline's I stage, so that the processor core can have the same microAptiv MPU microarchitecture. Because the microMIPS instruction stream can be intermixed with 16-bit halfword or 32-bit word size instructions on halfword or word boundaries, additional logic is in place to address the word misalignment issues, thus minimizing performance loss.

### 3.6 MIPS $32{ }^{\circledR}{ }^{\circledR}$ microAptiv ${ }^{\text {TM }}$ MCU Core Configuration

Register 3-1 through Register 3-5 show the default configuration of the MIPS32 microAptiv MCU core, which is included on the PIC32MK GP/MC family of devices.
REGISTER 3-1: CONFIG: CONFIGURATION REGISTER; CPO REGISTER 16, SELECT 0

| Bit Range | $\begin{gathered} \text { Bit } \\ 31 / 23 / 15 / 7 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 30 / 22 / 14 / 6 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 29 / 21 / 13 / 5 \end{gathered}$ | Bit 28/20/12/4 | $\begin{gathered} \text { Bit } \\ 27 / 19 / 11 / 3 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 26 / 18 / 10 / 2 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 25 / 17 / 9 / 1 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 24/16/8/0 } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31:24 | r-1 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R-0 |
|  | - | - | - | - | - | - | - | ISP |
| 23:16 | R-0 | R-0 | R-1 | R-0 | U-0 | R-1 | R-0 | R-0 |
|  | DSP | UDI | SB | MDU | - | $\mathrm{MM}<1: 0>$ |  | BM |
| 15:8 | R-0 | R-0 | R-0 | R-0 | R-0 | R-1 | R-0 | R-1 |
|  | BE | AT<1:0> |  | AR<2:0> |  |  | U-0 | U-0 |
| 7:0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | - | - |
|  | - | - | - | - | - | K0<2:0> |  |  |


| Legend: | $r=$ Reserved bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |

bit 31 Reserved: This bit is hardwired to ' 1 ' to indicate the presence of the Config1 register.
bit 30-25 Unimplemented: Read as ' 0 '
bit 24 ISP: Instruction Scratch Pad RAM bit
$0=$ Instruction Scratch Pad RAM is not implemented
bit 23 DSP: Data Scratch Pad RAM bit
0 = Data Scratch Pad RAM is not implemented
bit 22 UDI: User-defined bit
0 = CorExtend User-Defined Instructions are not implemented
bit 21 SB: SimpleBE bit
1 = Only Simple Byte Enables are allowed on the internal bus interface
bit 20 MDU: Multiply/Divide Unit bit
$0=$ Fast, high-performance MDU
bit 19 Unimplemented: Read as ' 0 '
bit 18-17 MM<1:0>: Merge Mode bits
$10=$ Merging is allowed
bit 16 BM: Burst Mode bit
0 = Burst order is sequential
bit 15 BE: Endian Mode bit
$0=$ Little-endian
bit 14-13 AT<1:0>: Architecture Type bits $00=$ MIPS32
bit 12-10 AR<2:0>: Architecture Revision Level bits 001 = MIPS32 Release 2
bit 9-3 Unimplemented: Read as ' 0 '

## PIC32MK GP/MC Family

REGISTER 3-1: CONFIG: CONFIGURATION REGISTER; CP0 REGISTER 16, SELECT 0
bit 2-0 K0<2:0>: Kseg0 Coherency Algorithm bits
$000=$ Reserved
001 = Reserved
$010=$ Instruction Prefetch uncached (Default)
011 = Instruction Prefetch cached (Recommended)
100 = Reserved
-
-
,
111 = Reserved

REGISTER 3-2: CONFIG1: CONFIGURATION REGISTER 1; CPO REGISTER 16, SELECT 1

| Bit Range | $\begin{gathered} \text { Bit } \\ 31 / 23 / 15 / 7 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 30 / 22 / 14 / 6 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 29 / 21 / 13 / 5 \end{gathered}$ | $\begin{gathered} \hline \text { Bit } \\ 28 / 20 / 12 / 4 \end{gathered}$ | $\begin{gathered} \hline \text { Bit } \\ \text { 27/19/11/3 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 26 / 18 / 10 / 2 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 25/17/9/1 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 24 / 16 / 8 / 0 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31:24 | r-1 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | U-0 |
|  | - | MMUSIZE<5:0> |  |  |  |  |  | - |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|  | - | - | - | - | - | - | - | - |
| 15:8 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|  | - | - | - | - | - | - | - | - |
| 7:0 | U-0 | U-0 | U-0 | R-1 | R-1 | R-0 | R-1 | R-1 |
|  | - | - | - | PC | WR | CA | EP | FP |


| Legend: | $r=$ Reserved bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |

bit 31 Reserved: This bit is hardwired to a ' 1 ' to indicate the presence of the Config2 register.
bit 30-25 MMUSIZE<5:0>: MMU Size bits
Note: This bit field is read as ' 0 ' decimal in the fixed table-based MMU core, as no TLB is present.
bit 24-5 Unimplemented: Read as ' 0 '
bit 4 PC: Performance Counter bit
1 = The processor core contains Performance Counters
bit 3 WR: Watch Register Presence bit
1 = No Watch registers are present
bit 2 CA: Code Compression Implemented bit
$0=$ No MIPS16e ${ }^{\circledR}$ present
bit 1 EP: EJTAG Present bit
1 = Core implements EJTAG
bit $0 \quad$ FP: Floating Point Unit bit
1 = Floating Point Unit is present

## PIC32MK GP/MC Family

REGISTER 3-3: CONFIG3: CONFIGURATION REGISTER 3; CPO REGISTER 16, SELECT 3

| $\begin{gathered} \text { Bit } \\ \text { Range } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 31 / 23 / 15 / 7 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 30 / 22 / 14 / 6 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 29 / 21 / 13 / 5 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 28 / 20 / 12 / 4 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 27/19/11/3 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 26 / 18 / 10 / 2 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 25/17/9/1 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 24 / 16 / 8 / 0 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31:24 | r-1 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|  | - | - | - | - | - | - | - | - |
| 23:16 | U-0 | R-0 | R-1 | R-0 | R-0 | R-0 | R-1 | R/W-y |
|  | - | IPLW<1:0> |  | MMAR<2:0> |  |  | MCU | ISAONEXC ${ }^{(1)}$ |
| 15:8 | R-y | R-y | R-1 | R-1 | R-1 | R-1 | U-0 | R-1 |
|  | ISA<1:0> ${ }^{(1)}$ |  | ULRI | RXI | DSP2P | DSPP | - | ITL |
| 7:0 | U-0 | R-1 | R-1 | R-0 | R-1 | U-0 | U-0 | R-0 |
|  | - | VEIC | VINT | SP | CDMM | - | - | TL |


| Legend: | $r=$ Reserved bit | $y=$ Value set from Configuration bits on POR |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 \prime=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 31 Reserved: This bit is hardwired as ' 1 ' to indicate the presence of the Config4 register
bit 30-23 Unimplemented: Read as ' 0 '
bit 22-21 IPLW<1:0>: Width of the Status IPL and Cause RIPL bits $01=I P L$ and RIPL bits are 8-bits in width
bit 20-18 MMAR<2:0>: microMIPS Architecture Revision Level bits 000 = Release 1
bit 17 MCU: MIPS ${ }^{\circledR}$ MCU $^{\text {TM }}$ ASE Implemented bit 1 = MCU ASE is implemented
bit 16 ISAONEXC: ISA on Exception bit ${ }^{(1)}$
$1=$ microMIPS is used on entrance to an exception vector
$0=$ MIPS32 ISA is used on entrance to an exception vector
bit 15-14 ISA<1:0>: Instruction Set Availability bits ${ }^{(1)}$
11 = Both MIPS32 and microMIPS are implemented; microMIPS is used when coming out of reset
$10=$ Both MIPS32 and microMIPS are implemented; MIPS32 ISA used when coming out of reset
bit 13 ULRI: UserLocal Register Implemented bit 1 = UserLocal Coprocessor 0 register is implemented
bit 12 RXI: RIE and XIE Implemented in PageGrain bit 1 = RIE and XIE bits are implemented
bit 11 DSP2P: MIPS DSP ASE Revision 2 Presence bit 1 = DSP Revision 2 is present
bit 10 DSPP: MIPS DSP ASE Presence bit $1=$ DSP is present
bit 9 Unimplemented: Read as ' 0 '
bit 8 ITL: Indicates that iFlowtrace ${ }^{\circledR}$ hardware is present $1=$ The iFlowtrace ${ }^{\circledR} 2.0$ hardware is implemented in the core
bit 7 Unimplemented: Read as ' 0 '
bit 6 VEIC: External Vector Interrupt Controller bit 1 = Support for an external interrupt controller is implemented.
bit $5 \quad$ VINT: Vector Interrupt bit
1 = Vector interrupts are implemented
bit 4 SP: Small Page bit $0=4 \mathrm{~KB}$ page size
bit 3 CDMM: Common Device Memory Map bit
1 = CDMM is implemented
bit 2-1 Unimplemented: Read as ' 0 '
bit $0 \quad$ TL: Trace Logic bit
$0=$ Trace logic is not implemented
Note 1: These bits are set based on the value of the BOOTISA Configuration bit (DEVCFG0<6>).

REGISTER 3-4: CONFIG4: CONFIGURATION REGISTER 4; CPO REGISTER 16, SELECT 4

| Bit Range | $\begin{gathered} \text { Bit } \\ 31 / 23 / 15 / 7 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 30 / 22 / 14 / 6 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 29/21/13/5 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 28/20/12/4 } \end{gathered}$ | $\underset{\text { Bit }}{\substack{\text { 27/19/11/3 }}}$ | $\begin{gathered} \text { Bit } \\ 26 / 18 / 10 / 2 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 25 / 17 / 9 / 1 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 24 / 16 / 8 / 0 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31:24 | R-1 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|  | M | - | - | - | - | - | - | - |
| 23:16 | R-0 | R-0 | R-0 |  | R-0 | R-0 | R-0 | R-0 |
|  | KScr Exist<7:0> |  |  |  |  |  |  |  |
| 15:8 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|  | - | - | - | - | - | - | - | - |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|  | - | - | - | - | - | - | - | - |


| Legend: | $r=$ Reserved |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |

bit 31 M: Config5 Register Present bit
1 = Config5 register is present
0 = Config5 register is not present
bit 30-24 Unimplemented: Read as ' 0 '
bit 23-16 KScr Exist<7:0>: Number of Scratch Registers Available to Kernel Mode bits Indicates how many scratch registers are available to Kernel mode software within CP0 Register 31. Each bit represents a select for Coprocessor0 Register 31. Bit 16 represents Select 0 . Bit 23 represents Select 7. If the bit is set, the associated scratch register is implemented and is available for Kernel mode software.

Note: These bits are read-only, and this field is all zeros on these products, as is read as ' 0 '.
bit 15-0 Reserved: Read/write as ' 0 '

## PIC32MK GP/MC Family

REGISTER 3-5: CONFIG5: CONFIGURATION REGISTER 5; CP0 REGISTER 16, SELECT 5

| Bit Range | $\begin{gathered} \text { Bit } \\ 31 / 23 / 15 / 7 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 30 / 22 / 14 / 6 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 29 / 21 / 13 / 5 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 28 / 20 / 12 / 4 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 27/19/11/3 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 26 / 18 / 10 / 2 \end{gathered}$ | $\underset{\text { Bit }}{\text { 25/17/9/1 }}$ | $\begin{gathered} \text { Bit } \\ 24 / 16 / 8 / 0 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|  | - | - | - | - | - | - | - | - |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|  | - | - | - | - | - | - | - | - |
| 15:8 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|  | - | - | - | - | - | - | - | - |
| 7:0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R-1 |
|  | - | - | - | - | - | - | - | NF |


| Legend: | $r=$ Reserved |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' $0 \prime$ |
| $-n=$ Value at POR | $' 1$ ' = Bit is set | $' 0 \prime=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 31-1 Unimplemented: Read as '0'
bit $0 \quad$ NF: Nested Fault bit
1 = Nested Fault feature is implemented

REGISTER 3-6: CONFIG7: CONFIGURATION REGISTER 7; CPO REGISTER 16, SELECT 7

| Bit Range | $\begin{gathered} \text { Bit } \\ 31 / 23 / 15 / 7 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 30 / 22 / 14 / 6 \end{gathered}$ | Bit 29/21/13/5 | Bit 28/20/12/4 | $\begin{gathered} \text { Bit } \\ \text { 27/19/11/3 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 26 / 18 / 10 / 2 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 25/17/9/1 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 24 / 16 / 8 / 0 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31:24 | R-1 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|  | WII | - | - | - | - | - | - | - |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|  | - | - | - | - | - | - | - | - |
| 15:8 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|  | - | - | - | - | - | - | - | - |
| 7:0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|  | - | - | - | - | - | - | - | - |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' = Bit is cleared |

bit 31 WII: Wait IE Ignore bit
1 = Indicates that this processor will allow an interrupt to unblock a WAIT instruction
bit 30-0 Unimplemented: Read as '0'

REGISTER 3-7: FIR: FLOATING POINT IMPLEMENTATION REGISTER; CP1 REGISTER 0

| Bit Range | $\begin{gathered} \text { Bit } \\ 31 / 23 / 15 / 7 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 30 / 22 / 14 / 6 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 29 / 21 / 13 / 5 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 28 / 20 / 12 / 4 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 27/19/11/3 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 26 / 18 / 10 / 2 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 25/17/9/1 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 24 / 16 / 8 / 0 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31:24 | U-0 | U-0 | U-0 | R-1 | U-0 | U-0 | U-0 | R-1 |
|  | - | - | - | UFRP | - | - | - | FC |
| 23:16 | R-1 | R-1 | R-1 | R-1 | R-0 | R-0 | R-1 | R-1 |
|  | HAS2008 | F64 | L | W | MIPS3D | PS | D | S |
| 15:8 | R-1 | R-0 | R-1 | R-0 | R-0 | R-1 | R-1 | R-1 |
|  | PRID<7:0> |  |  |  |  |  |  |  |
| 7:0 | R-x | R-x | R-x | R-x | R-x | R-x | R-x | R-x |
|  | REVISION<7:0> |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 31-29 Unimplemented: Read as ' 0 '
bit 28 UFRP: User Mode FR Switching Instruction bit
1 = User mode FR switching instructions are supported
$0=$ User mode FR switching instructions are not supported
bit 27-25 Unimplemented: Read as ' 0 '
bit $24 \quad$ FC: Full Convert Ranges bit
1 = Full convert ranges are implemented (all numbers can be converted to another type by the FPU)
0 = Full convert ranges are not implemented
bit 23 HAS008: IEEE-754-2008 bit
1 = MAC2008, ABS2008, NAN2008 bits exist within the FCSR register
$0=$ MAC2009, ABS2008, and NAN2008 bits do not exist within the FCSR register
bit 22 F64: 64-bit FPU bit
1 = This is a 64 -bit FPU
$0=$ This is not a 64-bit FPU
bit 21 L: Long Fixed Point Data Type bit
1 = Long fixed point data types are implemented
$0=$ Long fixed point data types are not implemented
bit 20 W: Word Fixed Point data type bit
1 = Word fixed point data types are implemented
$0=$ Word fixed point data types are not implemented
bit 19 MIPS3D: MIPS-3D ASE bit
1 = MIPS-3D is implemented
$0=$ MIPS-3D is not implemented
bit 18 PS: Paired Single Floating Point data bit
1 = PS floating point is implemented
$0=$ PS floating point is not implemented
bit 17 D: Double-precision floating point data bit
1 = Double-precision floating point data types are implemented
$0=$ Double-precision floating point data types are not implemented
bit 16 S: Single-precision Floating Point Data bit
1 = Single-precision floating point data types are implemented
$0=$ Single-precision floating point data types are not implemented
bit 15-8 PRID<7:0>: Processor Identification bits
These bits allow software to distinguish between the various types of MIPS processors. For PIC32 devices with the MIPS32 microAptiv MCU core, this value is $0 \times 9 \mathrm{D}$.
bit 7-0 REVISION<7:0>: Processor Revision Identification bits
These bits allow software to distinguish between one revision and another of the same processor type. This number is increased on major revisions of the processor core

## PIC32MK GP/MC Family

REGISTER 3-8: FCCR: FLOATING POINT CONDITION CODES REGISTER; CP1 REGISTER 25

| Bit Range | $\begin{gathered} \text { Bit } \\ 31 / 23 / 15 / 7 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 30 / 22 / 14 / 6 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 29 / 21 / 13 / 5 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 28/20/12/4 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 27 / 19 / 11 / 3 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 26 / 18 / 10 / 2 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 25/17/9/1 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 24 / 16 / 8 / 0 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|  | - | - | - | - | - | - | - | - |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|  | - | - | - | - | - | - | - | - |
| 15:8 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|  | - | - | - | - | - | - | - | - |
| 7:0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|  | FCC<7:0> |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ = Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' = Bit is cleared |

bit 31-8 Unimplemented: Read as ' 0 '
bit 7-0 FCC<7:0>: Floating Point Condition Code bits
These bits record the results of floating point compares and are tested for floating point conditional branches and conditional moves.

## PIC32MK GP/MC Family

REGISTER 3-9: FEXR: FLOATING POINT EXCEPTIONS STATUS REGISTER; CP1 REGISTER 26

| Bit Range | $\begin{gathered} \text { Bit } \\ 31 / 23 / 15 / 7 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 30 / 22 / 14 / 6 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 29 / 21 / 13 / 5 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 28/20/12/4 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 27/19/11/3 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 26 / 18 / 10 / 2 \end{gathered}$ | $\underset{\text { Bit }}{\text { 25/17/9/1 }}$ | $\begin{gathered} \text { Bit } \\ 24 / 16 / 8 / 0 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|  | - | - | - | - | - | - | - | - |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-x | R/W-x |
|  | - | - | - | - | - | - | CAUSE<5:4> |  |
|  |  |  |  |  |  |  | E | V |
| 15:8 | R/W-x | R/W-x | R/W-x | U-0 | U-0 | U-0 | U-0 | U-0 |
|  | CAUSE<3:0> |  |  |  | - | - | - | - |
|  | Z | O | U | 1 |  |  |  |  |
| 7:0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | U-0 | U-0 |
|  | - | FLAGS<4:0> |  |  |  |  | - | - |
|  |  | V | Z | O | U | I |  |  |

## Legend:

| $R=$ Readable bit | W $=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ = Bit is cleared |

bit 31-18 Unimplemented: Read as ' 0 '
bit 17-12 CAUSE<5:0>: FPU Exception Cause bits
These bits indicated the exception conditions that arise during execution of an FPU arithmetic instruction.
bit 17 E: Unimplemented Operation bit
bit 16 V: Invalid Operation bit
bit 15 Z: Divide-by-Zero bit
bit 14 O: Overflow bit
bit 13 U: Underflow bit
bit 12 I: Inexact bit
bit 11-7 Unimplemented: Read as ' 0 '
bit 6-2 FLAGS<4:0>: FPU Flags bits
These bits show any exception conditions that have occurred for completed instructions since the flag was last reset by software.
bit $6 \quad$ V: Invalid Operation bit
bit 4 Z: Divide-by-Zero bit
bit 4 O: Overflow bit
bit $3 \quad \mathrm{U}$ : Underflow bit
bit 2 I: Inexact bit
bit 1-0 Unimplemented: Read as ' 0 '

## PIC32MK GP/MC Family

REGISTER 3-10: FENR: FLOATING POINT EXCEPTIONS AND MODES ENABLE REGISTER; CP1 REGISTER 28

| Bit Range | $\begin{gathered} \text { Bit } \\ 31 / 23 / 15 / 7 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 30 / 22 / 14 / 6 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 29 / 21 / 13 / 5 \end{gathered}$ | Bit 28/20/12/4 | $\begin{gathered} \text { Bit } \\ 27 / 19 / 11 / 3 \end{gathered}$ | Bit 26/18/10/2 | $\begin{gathered} \text { Bit } \\ \text { 25/17/9/1 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 24 / 16 / 8 / 0 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|  | - | - | - | - | - | - | - | - |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|  | - | - | - | - | - | - | - | - |
| 15:8 | U-0 | U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x |
|  | - | - | - | - | ENABLES<4:1> |  |  |  |
|  |  |  |  |  | V | Z | O | U |
| 7:0 | R/W-x | U-0 | U-0 | U-0 | U-0 | R-x | R/W-x | R/W-x |
|  | ENABLES<0> | - | - | - | - | FS | RM<1:0> |  |

## Legend:

| $R=$ Readable bit | W = Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared |
| $\mathrm{x}=$ Bit is unknown |  |  |

bit 31-12 Unimplemented: Read as ' 0 '
bit 11-7 ENABLES<4:0>: FPU Exception Enable bits
These bits control whether or not a trap is taken when an IEEE exception condition occurs for any of the five conditions. The trap occurs when both an enable bit and its corresponding cause bit are set either during an FPU arithmetic operation or by moving a value to the FCSR or one of its alternative representations.
bit 11 V: Invalid Operation bit
bit 10 Z: Divide-by-Zero bit
bit 9 O: Overflow bit
bit 8 U: Underflow bit
bit $7 \quad$ I: Inexact bit
bit 6-3 Unimplemented: Read as ' 0 '
bit 2 FS: Flush to Zero control bit
1 = Denormal input operands are flushed to zero. Tiny results are flushed to either zero or the applied format's smallest normalized number (MinNorm) depending on the rounding mode settings.
0 = Denormal input operands result in an Unimplemented Operation exception.
bit 1-0 $\quad \mathbf{R M}<1: 0>$ : Rounding Mode control bits
$11=$ Round towards Minus Infinity ( $-\infty$ )
$10=$ Round towards Plus Infinity ( $+\infty$ )
01 = Round toward Zero (0)
00 = Round to Nearest

REGISTER 3-11: FCSR: FLOATING POINT CONTROL AND STATUS REGISTER; CP1 REGISTER 31

| Bit <br> Range | $\begin{gathered} \text { Bit } \\ 31 / 23 / 15 / 7 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 30 / 22 / 14 / 6 \end{gathered}$ | $\begin{array}{\|c} \text { Bit } \\ 29 / 21 / 13 / 5 \end{array}$ | $\begin{gathered} \text { Bit } \\ 28 / 20 / 12 / 4 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Bit } \\ \text { 27/19/11/3 } \end{array}$ | $\begin{gathered} \text { Bit } \\ 26 / 18 / 10 / 2 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 25/17/9/1 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 24 / 16 / 8 / 0 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31:24 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|  | FCC<7:1> |  |  |  |  |  |  | FS |
| 23:16 | R/W-x | R/W-x | R/W-x | R-0 | R-1 | R-1 | R/W-x | R/W-x |
|  | FCC<0> | FO | FN | MAC2008 | ABS2008 | NAN2008 | CAUSE<5:4> |  |
| 15:8 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|  | CAUSE<3:0> |  |  |  | ENABLES<4:1> |  |  |  |
|  |  |  |  |  | V | Z | 0 | U |
| 7:0 | R/W-x | RW-x | R/W-x | R/W-x | R/W-x | RW-x | R/W-x | R/W-x |
|  | ENABLES<0> | FLAGS<4:0> |  |  |  |  | RM<1:0> |  |
|  | I | V | Z | 0 | U | 1 |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | W = Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

bit 31-25 FCC<7:1>: Floating Point Condition Code bits
These bits record the results of floating point compares and are tested for floating point conditional branches and conditional moves.
bit $24 \quad$ FS: Flush to Zero control bit
1 = Denormal input operands are flushed to zero. Tiny results are flushed to either zero or the applied format's smallest normalized number (MinNorm) depending on the rounding mode settings.
$0=$ Denormal input operands result in an Unimplemented Operation exception.
bit $23 \quad$ FCC<0>: Floating Point Condition Code bits
These bits record the results of floating point compares and are tested for floating point conditional branches and conditional moves.
bit 22 FO: Flush Override Control bit
1 = The intermediate result is kept in an internal format, which can be perceived as having the usual mantissa precision but with unlimited exponent precision and without forcing to a specific value or taking an exception.
$0=$ Handling of Tiny Result values depends on setting of the FS bit.
bit 21 FN: Flush to Nearest Control bit
1 = Final result is rounded to either zero or 2E_min (MinNorm), whichever is closest when in Round to Nearest (RN) rounding mode. For other rounding modes, a final result is given as if FS was set to 1 .
$0=$ Handling of Tiny Result values depends on setting of the FS bit.
bit 20 MAC2008: Fused Multiply Add mode control bit
$0=$ Unfused multiply-add. Intermediary multiplication results are rounded to the destination format.
bit 19 ABS2008: Absolute value format control bit
1 = ABS.fmt and NEG.fmt instructions compliant with IEEE Standard 754-2008. The ABS and NEG functions accept QNAN inputs without trapping.
bit 18 NAN2008: NaN Encoding control bit
1 = Quiet and signaling NaN encodings recommended by the IEEE Standard 754-2008. A quiet NaN is encoded with the first bit of the fraction being 1 and a signaling NaN is encoded with the first bit of the fraction being 0 .
bit 17-12 CAUSE<5:0>: FPU Exception Cause bits
These bits indicated the exception conditions that arise during execution of an FPU arithmetic instruction.

## PIC32MK GP/MC Family

REGISTER 3-11: FCSR: FLOATING POINT CONTROL AND STATUS REGISTER; CP1 REGISTER 31
bit 17 E: Unimplemented Operation bit
bit $16 \quad$ V: Invalid Operation bit
bit 15 Z: Divide-by-Zero bit
bit 14 O: Overflow bit
bit 13 U: Underflow bit
bit 12 I: Inexact bit
bit 11-7 ENABLES<4:0>: FPU Exception Enable bits
These bits control whether or not a trap is taken when an IEEE exception condition occurs for any of the five conditions. The trap occurs when both an enable bit and its corresponding cause bit are set either during an FPU arithmetic operation or by moving a value to the FCSR or one of its alternative representations.
bit 11 V: Invalid Operation bit
bit 10 Z: Divide-by-Zero bit
bit $9 \quad \mathbf{O}$ : Overflow bit
bit 8 U: Underflow bit
bit 7 I: Inexact bit
bit 6-2 FLAGS<4:0>: FPU Flags bits
These bits show any exception conditions that have occurred for completed instructions since the flag was last reset by software.
bit $6 \quad$ V: Invalid Operation bit
bit 5 Z: Divide-by-Zero bit
bit 4 O: Overflow bit
bit 3 U: Underflow bit
bit 2 I: Inexact bit
bit 1-0 $\quad \mathbf{R M}<1: 0>$ : Rounding Mode control bits
$11=$ Round towards Minus Infinity $(-\infty)$
$10=$ Round towards Plus Infinity ( $+\infty$ )
01 = Round toward Zero (0)
$00=$ Round to Nearest

### 4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the PIC32MK GP/MC Family of devices. It is not intended to be a comprehensive reference source. For detailed information, refer to Section 48. "Memory Organization and Permissions" (DS60001214), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MK GP/MC microcontrollers provide 4 GB of unified virtual memory address space. All memory regions, including program, data memory, Special Function Registers (SFRs) and Configuration registers, reside in this address space at their respective unique addresses. The program and data memories can be optionally partitioned into user and kernel memories. In addition, PIC32MK GP/MC devices allow execution from data memory.
Key features of this module include:

- 32-bit native data width
- Separate User (KUSEG) and Kernel (KSEG0/ KSEG1) mode address space
- Separate boot Flash memory for protected code
- Robust bus exception handling to intercept runaway code
- Read/write permission access to predefined memory regions


### 4.1 Memory Layout

PIC32MK GP/MC microcontrollers implement two address schemes: virtual and physical. All hardware resources, such as program memory, data memory and peripherals, are located at their respective physical addresses. Virtual addresses are exclusively used by the CPU to fetch and execute instructions as well as access peripherals. Physical addresses are used by bus master peripherals, such as DMA and the Flash controller, that access memory independently of the CPU.

The main memory maps for the PIC32MK GP/MC devices are illustrated in Figure 4-1 through Figure 4-2. Figure 4-3 provides memory map information for boot Flash and boot alias. Table 4-3 provides memory map information for SFRs.

## PIC32MK GP/MC Family

FIGURE 4-1: MEMORY MAP FOR DEVICES WITH 512 KB PROGRAM MEMORY AND 128 KB RAM


Note 1: Memory areas are not shown to scale.
2: RAM memory is divided into two equal banks: RAM Bank 1 and RAM Bank 2 on a half boundary.

FIGURE 4-2: MEMORY MAP FOR DEVICES WITH 1024 KB PROGRAM MEMORY AND 256 KB RAM


## PIC32MK GP/MC Family

FIGURE 4-3: BOOT AND ALIAS


Note 1: Memory areas are not shown to scale.
2: Memory locations 0x1FC03FB0 through 0x1FC03FFC are used to initialize
Configuration registers (see 33.0 "Special Features").
3: Refer to 4.1.1 "Boot Flash Sequence and Configuration Spaces" for more information.
4: Memory locations 0x1FC5020 and 0x1FC502C contain a unique device serial number (see 33.0 "Special Features").

5: This configuration space cannot be used for executing code in the upper Boot Alias.

## TABLE 4-1: SFR MEMORY MAP

| Peripheral | Virtual Address |  |
| :---: | :---: | :---: |
|  | Base | Offset Start |
| CFG-PMD | 0xBF800000 | 0x0000 |
| CACHE |  | 0x0800 |
| FC-NVM |  | 0x0A00 |
| WDT |  | 0x0C00 |
| DMT |  | 0x0E00 |
| ICD |  | 0x1000 |
| CRU |  | 0x1200 |
| PPS |  | 0x1400 |
| PLVD |  | 0x1800 |
| EVIC | 0xBF810000 | 0x0000 |
| DMA |  | 0x1000 |
| Timer1-Timer9 | 0xBF820000 | 0x0000 |
| IC1-IC9 |  | 0x2000 |
| OC1-OC9 |  | 0x4000 |
| I2C1-I2C2 |  | 0x6000 |
| SPI1-SPI2 |  | 0x7000 |
| UART1-UART2 |  | 0x8000 |
| DATAEE |  | 0x9000 |
| PWM1-PWM12 |  | 0xA000 |
| QEI1-QEI6 |  | 0xB200 |
| CMP |  | 0xC000 |
| CDAC1 |  | 0xC200 |
| CTMU |  | 0xD000 |
| PMP |  | 0xE000 |
| IC10-IC16 | 0xBF840000 | 0x3200 |
| OC10-OC16 |  | 0x5200 |
| I2C3-I2C4 |  | 0x6400 |
| SPI3-SPI6 |  | 0x7400 |
| UART3-UART6 |  | 0x8400 |
| CDAC2-CDAC3 |  | 0xC400 |
| PORTA-PORTG | 0xBF860000 | 0x0000 |
| CAN1-CAN4 | 0xBF880000 | 0x0000 |
| ADC |  | 0x7000 |
| USB1-USB2 |  | 0x9000 |
| RTCC | 0xBF8C0000 | 0x0000 |
| Deep Sleep |  | 0x0200 |
| SSX CTL | 0xBF8F0000 | 0x0000 |

Note 1: Refer to 4.2 "System Bus Arbitration" for important legal information.

### 4.1.1 BOOT FLASH SEQUENCE AND CONFIGURATION SPACES

Sequence space is used to identify which boot Flash is aliased by aliased regions. If the value programmed into the TSEQ<15:0> bits of the BF1SEQ word is equal to or greater than the value programmed into the TSEQ<15:0> bits of the BF2SEQ word, Boot Flash 1 is aliased by the lower boot alias region, and Boot Flash 2 is aliased by the upper boot alias region. If the TSEQ<15:0> bits of the BF2SEQ word is greater than the TSEQ<15:0> bits of the BF1SEQ word, the opposite is true (see Table 4-2 and Table 4-3 for BFxSEQ word memory locations).

Once boot Flash memories are aliased, configuration space located in the lower boot alias region is used as the basis for the Configuration words, DEVSIGNO, DEVCPO, and DEVCFGx. This means that the boot Flash region to be aliased by lower boot alias region memory must contain configuration values in the appropriate memory locations.
Note: Use only Quad Word program operation (NVMOP<3:0> = 0010) when programming data into the sequence and configuration spaces.

## PIC32MK GP/MC Family

TABLE 4-2: BOOT FLASH 1 SEQUENCE AND CONFIGURATION WORDS SUMMARY

|  |  |  | Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | $17 / 1$ | 16/0 |  |
| 3FC0 | BF1DEVCFG3 | 31:0 | Note: See Table 33-1 for the bit descriptions. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x x^{\text {x }}$ |
| 3FC4 | BF1DEVCFG2 | 31:0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| 3FC8 | BF1DEVCFG1 | 31:0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | x $x \times x$ |
| 3FCC | BF1DEVCFG0 | 31:0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | x $\mathrm{x} x \mathrm{x}$ |
| 3FDC | BF1DEVCP | 31:0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxy |
| 3FEC | BF1DEVSIGN | 31:0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| 3FF0 | BF1SEQ | 31:16 | CSEQ<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x x$ |
|  |  | 15:0 | TSEQ<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |

## PIC32MK GP/MC Family

REGISTER 4-1: BFxSEQ: BOOT FLASH ' $x$ ' SEQUENCE REGISTER (' $x$ ' = 1 AND 2)

| Bit Range | $\begin{gathered} \text { Bit } \\ 31 / 23 / 15 / 7 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 30 / 22 / 14 / 6 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 29/21/13/5 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 28/20/12/4 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 27/19/11/3 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 26/18/10/2 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ \text { 25/17/9/1 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 24 / 16 / 8 / 0 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 31:24 | R/P | R/P | R/P | R/P | R/P | R/P | R/P | R/P |
|  | CSEQ<15:8> |  |  |  |  |  |  |  |
| 23:16 | R/P | R/P | R/P | R/P | R/P | R/P | R/P | R/P |
|  | CSEQ<7:0> |  |  |  |  |  |  |  |
| 15:8 | R/P | R/P | R/P | R/P | R/P | R/P | R/P | R/P |
|  | TSEQ<15:8> |  |  |  |  |  |  |  |
| 7:0 | R/P | R/P | R/P | R/P | R/P | R/P | R/P | R/P |
|  | TSEQ<7:0> |  |  |  |  |  |  |  |


| Legend: | $P=$ Programmable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 31-16 CSEQ<15:0>: Boot Flash Complement Sequence Number bits bit 15-0 TSEQ<15:0>: Boot Flash True Sequence Number bits

## PIC32MK GP/MC Family

### 4.2 System Bus Arbitration

Note: The System Bus interconnect implements one or more instantiations of the SonicsS $X^{\circledR}$ interconnect from Sonics, Inc. This document contains materials that are (c) 2003-2015 Sonics, Inc., and that constitute proprietary information of Sonics, Inc. SonicsSX is a registered trademark of Sonics, Inc. All such materials and trademarks are used under license from Sonics, Inc.

As shown in the PIC32MK GP/MC Family Block Diagram (see Figure 1-1), there are multiple initiator modules (I1 through I13) in the system that can access various target modules (T1 through T14). Table 4-4 illustrates which initiator can access which target. The System Bus supports simultaneous access to targets by initiators, so long as the initiators are accessing different targets. The System Bus will perform arbitration, if multiple initiators attempt to access the same target.

TABLE 4-4: INITIATORS TO TARGETS ACCESS ASSOCIATION

|  | Initiator ID: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# | Name: | $\begin{aligned} & \text { CPU } \\ & \text { IS } \end{aligned}$ | $\begin{aligned} & \text { CPU } \\ & \text { ID } \end{aligned}$ | DMA Read | DMA Write | Flash | $\begin{aligned} & \text { ICD } \\ & \text { JTAG } \end{aligned}$ | ADC <br> Mem. | USB1 | USB2 | CAN1 | CAN2 | CAN3 | CAN4 |
| 1 | Program Flash | X |  | X |  |  |  |  |  |  |  |  |  |  |
| 2 | Data |  | X |  |  |  |  |  |  |  |  |  |  |  |
| 3 | Peripheral Module |  |  | X |  |  | X |  | X | X | X | X | X | X |
| 4 | RAM Bank 1 | X | X | X | X | X | X | X | X | X | X | X | X | X |
| 5 | RAM Bank 2 | X | X | X | X | X | X | X | X | X | X | X | X | X |
| 7 | Peripheral Bus 1: <br> DMT, CVR, <br> PPS Input, <br> PPS Output, <br> WDT |  |  |  |  |  | X |  |  |  |  |  |  |  |
| 8 | Peripheral Bus 2: <br> Timer1-Timer9, <br> I2C1-I2C2, <br> SPI1-SPI2, <br> UART1-UART2, <br> CDAC1, <br> OC1-OC9, <br> IC1-IC9, <br> PMP, <br> Comparator 1- <br> Comparator 5, <br> Op amp 1-Op amp 4 <br> PWM1-PWM12 <br> QEI1-QEI6 |  | X | X | X |  | X |  |  |  |  |  |  |  |
| 9 | Peripheral Bus 3: IC10-IC16, OC10-OC16, SPI3-SPI6, I2C3-12C4, UART3-UART6, CDAC2-CDAC3 |  | X | X | X |  | X |  |  |  |  |  |  |  |
| 10 | Peripheral Bus 4: PORTA-PORTG |  | X | X | X |  | X |  |  |  |  |  |  |  |
| 11 | Peripheral Bus 5: USB1-USB2, CAN1-CAN4 ADC |  | X |  |  |  | X |  |  |  |  |  |  |  |
| 14 | Peripheral Bus 6: DSCON, <br> RTCC |  | X |  |  |  | X |  |  |  |  |  |  |  |

## PIC32MK GP/MC Family

The System Bus arbitration scheme implements a nonprogrammable, Least Recently Serviced (LRS) priority, which provides Quality Of Service (QOS) for most initiators. However, some initiators can use Fixed High Priority (HIGH) arbitration to guarantee their access to data.

The arbitration scheme for the available initiators is shown in Table 4-5.

TABLE 4-5: INITIATOR ID AND QOS

| Name | ID | QOS |
| :--- | :---: | :---: |
| CPU-IS | 1 | LRS |
| CPU-DS | 2 | LRS |
| DMA Read | 3 | LRS |
| DMA Write | 4 | LRS |
| Flash Controller | 5 | HIGH |
| ICD-JTAG | 6 | LRS |
| ADC | 7 | LRS |
| USB1 | 8 | LRS |
| USB2 | 9 | LRS |
| CAN1 | 10 | LRS |
| CAN2 | 11 | LRS |
| CAN3 | 12 | LRS |
| CAN4 | 13 | LRS |

### 4.3 Permission Access and System Bus Registers

The System Bus on PIC32MK GP/MC family of microcontrollers provides access control capabilities for the transaction initiators on the System Bus.

The System Bus divides the entire memory space into fourteen target regions and permits access to each target by initiators through permission groups. Four Permission Groups (0 through 3) can be assigned to each initiator. Each permission group is independent of the others and can have exclusive or shared access to a region.
Using the CFGPG register (see Register 33-8 in 33.0 "Special Features"), Boot firmware can assign a permission group to each initiator, which can make requests on the System Bus.
The available targets and their regions, as well as the associated control registers to assign protection, are described and listed in Table 4-6.

Register 4-2 through Register 4-10 are used for setting and controlling access permission groups and regions.
To change these registers, they must be unlocked in hardware. The register lock is controlled by the PGLOCK Configuration bit (CFGCON<11>). Setting the PGLOCK bit prevents writes to the control registers and clearing the PGLOCK bit allows writes.
To set or clear the PGLOCK bit, an unlock sequence must be executed. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

## PIC32MK GP/MC Family

TABLE 4-6: SYSTEM BUS TARGETS AND ASSOCIATED PROTECTION REGISTERS

| Target Number | Target Description | SBTxREGy Register |  |  |  |  | SBTxRDy Register |  | SBTxWRy Register |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Name | Region | Physical Start Address | Region Size | Priority Level | Name | Read Permission (Group3, Group2, Group1, Group0) | Name | Write <br> Permission (Group3, Group2, Group1, Group0) |
| 0 | System Bus | SBTOREG0 | Region 0 | 1F8F0000 |  | 0 | SBTORD0 | 1,1,1,1 | SBTOWR0 | 1,1,1,1 |
|  |  | SBTOREG1 | Region 1 | 1F8F8000 | 32 KB | 3 | SBT0RD1 | 0,0,0,1 | SBT0WR1 | 0,0,0,1 |
| 1 | Flash Memory (CPU Instruction) <br> Program Flash <br> Boot Flash Prefetch | SBT1REG0 | Region 0 | 1D000000 |  | 0 | SBT1RD0 | 1,1,1,1 | SBT1WR0 | 0,0,0,0 |
|  |  | SBT1REG2 | Region 2 | 1FC04000 | 4 KB | 2 | SBT1RD2 | 0,0,0,1 | SBT1WR2 | 0,0,0,0 |
|  |  | SBT1REG3 | Region 3 | 1FC24000 | 4 KB | 2 | SBT1RD3 | 0,0,0,1 | SBT1WR3 | 0,0,0,0 |
|  |  | SBT1REG4 | Region 4 | 1FC44000 | 4 KB | 2 | SBT1RD4 | 0,0,0,1 | SBT1WR4 | 0,0,0,0 |
|  |  | SBT1REG5 | Region 5 | 1FC64000 | 4 KB | 2 | SBT1RD5 | 0,0,0,1 | SBT1WR5 | 0,0,0,0 |
| 2 | Flash Memory (CPU data) Program Flash | SBT2REG0 | Region 0 | 1D000000 |  | 0 | SBT2RD0 | 1,1,1,1 | SBT2WR0 | 0,0,0,0 |
|  |  | SBT2REG2 | Region 2 | 1FC04000 | 4 KB | 2 | SBT2RD2 | 0,0,0,1 | SBT2WR2 | 0,0,0,0 |
|  |  | SBT2REG3 | Region 3 | 1FC24000 | 4 KB | 2 | SBT2RD3 | 0,0,0,1 | SBT2WR3 | 0,0,0,0 |
|  |  | SBT2REG4 | Region 4 | 1FC44000 | 4 KB | 2 | SBT2RD4 | 0,0,0,1 | SBT2WR4 | 0,0,0,0 |
|  |  | SBT2REG5 | Region 5 | 1FC64000 | 4 KB | 2 | SBT2RD5 | 0,0,0,1 | SBT2WR5 | 0,0,0,0 |
| 3 | Flash Memory (peripheral) Program Flash | SBT3REG0 | Region 0 | 1D000000 |  | 0 | SBT3RD0 | 1,1,1,1 | SBT3WR0 | 0,0,0,0 |
|  |  | SBT3REG2 | Region 2 | 1FC04000 | 4 KB | 2 | SBT3RD2 | 0,0,0,1 | SBT3WR2 | 0,0,0,0 |
|  |  | SBT3REG3 | Region 3 | 1FC24000 | 4 KB | 2 | SBT3RD3 | 0,0,0,1 | SBT3WR3 | 0,0,0,0 |
|  |  | SBT3REG4 | Region 4 | 1FC44000 | 4 KB | 2 | SBT3RD4 | 0,0,0,1 | SBT3WR4 | 0,0,0,0 |
|  |  | SBT3REG5 | Region 5 | 1FC64000 | 4 KB | 2 | SBT3RD5 | 0,0,0,1 | SBT3WR5 | 0,0,0,0 |
| Legend: $\quad \mathrm{R}=$ Read; $\quad \mathrm{R} / \mathrm{W}$ |  | Read/Write; |  | ' x ' in a r | na | 0-13; |  | in a regis | me $=0-8$. |  |

TABLE 4-7: SYSTEM BUS REGISTER MAP

|  |  |  | Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 |  |
|  |  | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 0000 |
| 10 | SBFLAG | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | T3PGV | T2PGV | T1PGV | TOPGV | 0000 |

[^0]1\mathrm{ '.
1 = Multiple errors have been detected
0 = No multiple errors have been detected
bit 30-28 Unimplemented: Read as '0'
bit 27-24 CODE<3:0>: Error Code bits
1111 = Reserved
1101 = Reserved
•
.
0011 = Permission violation
0010 = Reserved
0001 = Reserved
0000 = No error
bit 23-16 Unimplemented: Read as '0'
bit 15-8 INITID<7:0>}\mathrm{ : Initiator ID of Requester bits
11111111 = Reserved
.
-
00001111 = Reserved
00001110 = Reserved
00001101 = CAN4
00001100 = CAN3
00001011 = CAN2
00001010 = CAN1
00001001 = USB2
00001000 = USB1
00000111 = ADC0-ADC5, ADC7
00000110 = Reserved
00000101 = Flash Controller
00000100 = DMA Read
00000011 = DMA Read
00000010 = CPU (CPUPRI (CFGCON<24>) = 1)
00000001 = CPU (CPUPRI (CFGCON<25>) = 0)

```
    Indicates the type of error that was detected. These bits are cleared by writing a ' 1 '.
    00000000 = Reserved

Note: Refer to Table 4-6 for the list of available targets and their descriptions.

\section*{PIC32MK GP/MC Family}
```

REGISTER 4-3: SBTxELOG1: SYSTEM BUS TARGET 'x' ERROR LOG REGISTER }
('x' = 0-3) (CONTINUED)
bit 7-4 REGION<3:0>: Requested Region Number bits
1111-0000 = Target's region that reported a permission group violation
bit 3 Unimplemented: Read as ' 0'
bit 2-0 CMD<2:0>: Transaction Command of the Requester bits
111 = Reserved
110 = Reserved
101 = Write (a non-posted write)
100 = Reserved
011 = Read (a locked read caused by a Read-Modify-Write transaction)
010 = Read
001 = Write
000 = Idle

```

Note: Refer to Table 4-6 for the list of available targets and their descriptions.

\section*{PIC32MK GP/MC Family}

REGISTER 4-4: SBTxELOG2: SYSTEM BUS TARGET ' \(x\) ' ERROR LOG REGISTER 2 ( \(\mathbf{~} \mathbf{x}\) ' = 0-3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & Bit 29/21/13/5 & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[t]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R-0 & R-0 \\
\hline & - & - & - & - & - & - & \multicolumn{2}{|l|}{GROUP<1:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared
\end{tabular}
bit 31-3 Unimplemented: Read as ' 0 '
bit 1-0 GROUP<1:0>: Requested Permissions Group bits
11 = Reserved
10 = Reserved
01 = Group 1
00 = Group 0 (default group of CPU at Reset)

Note: Refer to Table 4-6 for the list of available targets and their descriptions.

REGISTER 4-5: SBTxECON: SYSTEM BUS TARGET ' \(x\) ' ERROR CONTROL REGISTER (' \(x\) ' = 0-3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Bit \\
Range
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{R} / \mathrm{W}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & ZRRP \\
\hline \multirow{2}{*}{\(23: 16\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(15: 8\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(7: 0\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit 31-25 Unimplemented: Read as ' 0 '
bit 24 ERRP: Error Control bit
1 = Report protection group violation errors
\(0=\) Do not report protection group violation errors
bit 23-0 Unimplemented: Read as ' 0 '

Note: \(\quad\) Refer to Table 4-6 for the list of available targets and their descriptions.

\section*{PIC32MK GP/MC Family}

REGISTER 4-6: SBTxECLRS: SYSTEM BUS TARGET ‘x' SINGLE ERROR CLEAR REGISTER (' \(x\) ' \(=0-3\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Bit \\
Range
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(23: 16\)} & - & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(15: 8\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(7: 0\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{R}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & CLEAR \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) = Bit is cleared
\end{tabular}
bit 31-1 Unimplemented: Read as ' 0 '
bit 0 CLEAR: Clear Single Error on Read bit
A single error as reported through SBTxELOG1 and SBTxELOG2 is cleared by a read of this register.
Note: Refer to Table 4-6 for the list of available targets and their descriptions.

REGISTER 4-7: SBTxECLRM: SYSTEM BUS TARGET ' \(x\) ' MULTIPLE ERROR CLEAR REGISTER ('x' = 0-3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|c|}{(' x ' \(=0-3\) )} \\
\hline Bit Range & \[
\begin{array}{|c}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R-0 \\
\hline & - & - & - & - & - & - & - & CLEAR \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit 31-1 Unimplemented: Read as ' 0 '
bit 0 CLEAR: Clear Multiple Errors on Read bit
Multiple errors as reported through SBTxELOG1 and SBTxELOG2 is cleared by a read of this register.

Note: Refer to Table 4-6 for the list of available targets and their descriptions.

REGISTER 4-8: SBTxREGy: SYSTEM BUS TARGET ' \(x\) ' REGION ' \(y\) ' REGISTER (' \(x\) ' \(=0-3\); ' \(y\) ' \(=0-2\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W0 & R/W-0 & R/W0 & R/W-0 & R/W0 & R/W-0 & R/W0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{BASE<21:14>} \\
\hline \multirow{2}{*}{23:16} & R/W-0 & RW-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{BASE<13:6>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 & RW-0 & R-0 & U-0 \\
\hline & \multicolumn{6}{|c|}{BASE<5:0>} & PRI & - \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 \\
\hline & \multicolumn{5}{|c|}{SIZE<4:0>} & - & - & - \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-10 BASE<21:0>: Region Base Address bits
bit 9 PRI: Region Priority Level bit
1 = Level 2
0 = Level 1
bit 8 Unimplemented: Read as ' 0 '
bit 7-3 SIZE<4:0>: Region Size bits
Permissions for a region are only active is the SIZE is non-zero.
\(11111=\) Region size \(=2^{(\text {SIZE -1 })} \times 1024\) (bytes)
-
-
-
\(00001=\) Region size \(=2^{(\text {SIZE - 1) }} \times 1024\) (bytes)
\(00000=\) Region is not present
bit 2-0 Unimplemented: Read as ' 0 '
Note 1: Refer to Table 4-6 for the list of available targets and their descriptions.
2: For some target regions, certain bits in this register are read-only with preset values. See Table 4-6 for more information.

\section*{PIC32MK GP/MC Family}

REGISTER 4-9: SBTxRDy: SYSTEM BUS TARGET ' \(x\) ' REGION ' \(y\) ' READ PERMISSIONS REGISTER (' \(x\) ' \(=0-3\); ' \(y\) ' \(=0-2\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Bit \\
Range
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(23: 16\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(15: 8\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(7: 0\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{R}-1\) & \(\mathrm{R}-1\) & \(\mathrm{R}-1\) & \(\mathrm{R}-1\) \\
\cline { 2 - 9 } & - & - & - & - & GROUP3 & GROUP2 & GROUP1 & GROUP0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit 31-4 Unimplemented: Read as ' 0 '
bit 3 GROUP3: Group 3 Read Permissions bits
1 = Privilege Group 3 has read permission
0 = Privilege Group 3 does not have read permission
bit 2 GROUP2: Group 2 Read Permissions bits
1 = Privilege Group 2 has read permission
0 = Privilege Group 2 does not have read permission
bit 1 GROUP1: Group 1 Read Permissions bits
1 = Privilege Group 1 has read permission
0 = Privilege Group 1 does not have read permission
bit 0 GROUPO: Group 0 Read Permissions bits
1 = Privilege Group 0 has read permission
0 = Privilege Group 0 does not have read permission

Note 1: Refer to Table 4-6 for the list of available targets and their descriptions.
2: For some target regions, certain bits in this register are read-only with preset values. See Table 4-6 for more information.

REGISTER 4-10: SBTxWRy: SYSTEM BUS TARGET 'x' REGION ' \(y\) ' WRITE PERMISSIONS REGISTER (' \(x\) ' = 0-3; ' \(y\) ' \(=0-2\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline & - & - & - & - & GROUP3 & GROUP2 & GROUP1 & GROUP0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-4 Unimplemented: Read as ' 0 '
bit 3 GROUP3: Group 3 Write Permissions bits
1 = Privilege Group 3 has write permission
0 = Privilege Group 3 does not have write permission
bit 2 GROUP2: Group 2 Write Permissions bits
1 = Privilege Group 2 has write permission
0 = Privilege Group 2 does not have write permission
bit 1 GROUP1: Group 1 Write Permissions bits
1 = Privilege Group 1 has write permission
0 = Privilege Group 1 does not have write permission
bit \(0 \quad\) GROUPO: Group 0 Write Permissions bits
1 = Privilege Group 0 has write permission
0 = Privilege Group 0 does not have write permission

Note 1: Refer to Table 4-6 for the list of available targets and their descriptions.
2: For some target regions, certain bits in this register are read-only with preset values. See Table 4-6 for more information.

\section*{PIC32MK GP/MC Family}

\section*{NOTES:}

\subsection*{5.0 FLASH PROGRAM MEMORY}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 52. "Flash Program Memory with Support for Live Update" (DS60001193), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MK GP/MC devices contain an internal Flash program memory for executing user code, which includes the following features:
- Two Flash banks for live update support
- Dual boot support
- Write protection for program and boot Flash

There are three methods by which the user can program this memory:
- Run-Time Self-Programming (RTSP)
- EJTAG Programming
- In-Circuit Serial Programming (ICSP)

RTSP is performed by software executing from either Flash or RAM memory. For information about RTSP techniques, refer to Section 52. "Flash Program Memory with Support for Live Update" (DS60001193) in the "PIC32 Family Reference Manual".
EJTAG is performed using the EJTAG port of the device and an EJTAG capable programmer.
ICSP is performed using a serial data connection to the device and allows much faster programming times than RTSP.
The EJTAG and ICSP methods are described in the "PIC32 Flash Programming Specification" (DS60001145), which is available for download from the Microchip web site (www.microchip.com).

Note: In PIC32MK GP/MC devices, the Flash page size is 1024 Instruction Words and the row size is 128 Instruction Words.

\section*{PIC32MK GP/MC Family}
5.1 Flash Control Registers
sısəy IIv


\footnotetext{
Note 1: This register has corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV Registers" for more information.
}

\section*{REGISTER 5-1: NVMCON: PROGRAMMING CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{array}
\] & \[
\begin{array}{|c}
\text { Bit } \\
28 / 20 / 12 / 4
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[t]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[t]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[t]{2}{*}{15:8} & R/W-0, HC & R/W-0 & R-O, HS, HC & R-0, HS, HC & U-O & U-0 & U-0 & U-0 \\
\hline & WR \({ }^{(1)}\) & WREN \({ }^{(1)}\) & WRERR \({ }^{(1)}\) & LVDERR \({ }^{(1)}\) & - & - & - & - \\
\hline \multirow[t]{2}{*}{7:0} & R/W-0 & R/W-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & PFSWAP \({ }^{(2)}\) & BFSWAP \({ }^{(2,3)}\) & - & - & \multicolumn{4}{|c|}{NVMOP<3:0>} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(H S=\) Hardware Set & \(H C=\) Hardware Cleared \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}

\section*{bit 31-16 Unimplemented: Read as ' 0 ' \\ bit 15 WR: Write Control bit \({ }^{(1)}\)}

This bit cannot be cleared and can be set only when WREN \(=1\) and the unlock sequence has been performed.
1 = Initiate a Flash operation
\(0=\) Flash operation is complete or inactive
bit 14 WREN: Write Enable bit \({ }^{(1)}\)
1 = Enable writes to the WR bit and disables writes to the NVMOP<3:0> bits
\(0=\) Disable writes to WR bit and enables writes to the NVMOP \(<3: 0>\) bits
bit 13 WRERR: Write Error bit \({ }^{(1)}\)
This bit can be cleared only by setting the NVMOP<3:0> bits \(=0000\) and initiating a Flash operation.
1 = Program or erase sequence did not complete successfully
\(0=\) Program or erase sequence completed normally
bit 12 LVDERR: Low-Voltage Detect Error bit \({ }^{(1)}\)
This bit can be cleared only by setting the NVMOP<3:0> bits \(=0000\) and initiating a Flash operation.
1 = Low-voltage detected (possible data corruption, if WRERR is set)
\(0=\) Voltage level is acceptable for programming
bit 11-8 Unimplemented: Read as ' 0 '
bit 7 PFSWAP: Program Flash Bank Swap Control bit \({ }^{(2)}\)
1 = Program Flash Bank 2 is mapped to the lower mapped region and Program Flash Bank 1 is mapped to the upper mapped region
\(0=\) Program Flash Bank 1 is mapped to the lower mapped region and Program Flash Bank 2 is mapped to the upper mapped region
bit 6 BFSWAP: Boot Flash Bank Swap Control bit \({ }^{(2,3)}\)
1 = Boot Flash Bank 2 is mapped to the lower boot region and program Boot Flash Bank 1 is mapped to the upper boot region
\(0=\) Boot Flash Bank 1 is mapped to the lower boot region and program Boot Flash Bank 2 is mapped to the upper boot region
bit 5-4 Unimplemented: Read as ' 0 '

Note 1: These bits are only reset by a Power-on Reset (POR) and are not affected by other reset sources.
2: This bit can only be modified when the WREN bit \(=0\), the NVMKEY unlock sequence is satisfied, and the SWAPLOCK<1:0> bits (NVMCON2<7:6>) are cleared to ' 0 '.
3: The BFSWAP value is determined by the values of the user-programmed Sequence Numbers in each boot panel.

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 5-1: NVMCON: PROGRAMMING CONTROL REGISTER (CONTINUED)}
bit 3-0 NVMOP<3:0>: NVM Operation bits
These bits are only writable when WREN \(=0\).
1111 = Reserved
-
.
1000 = Reserved
0111 = Program erase operation: erase all of program Flash memory (all pages must be unprotected, PWP<23:0> = 0x000000)
0110 = Upper program Flash memory erase operation: erases only the upper mapped region of program Flash (all pages in that region must be unprotected)
0101 = Lower program Flash memory erase operation: erases only the lower mapped region of program Flash (all pages in that region must be unprotected)
0100 = Page erase operation: erases page selected by NVMADDR, if it is not write-protected
0011 = Row program operation: programs row selected by NVMADDR, if it is not write-protected
0010 = Quad Word (128-bit) program operation: programs the 128-bit Flash word selected by NVMADDR, if it is not write-protected
0001 = Word program operation: programs word selected by NVMADDR, if it is not write-protected \(0000=\) No operation

Note 1: These bits are only reset by a Power-on Reset (POR) and are not affected by other reset sources.
2: This bit can only be modified when the WREN bit \(=0\), the NVMKEY unlock sequence is satisfied, and the SWAPLOCK<1:0> bits (NVMCON2<7:6>) are cleared to ' 0 '.
3: The BFSWAP value is determined by the values of the user-programmed Sequence Numbers in each boot panel.

\section*{PIC32MK GP/MC Family}

REGISTER 5-2: NVMKEY: PROGRAMMING UNLOCK REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
28 / 20 / 12 / 4
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[t]{2}{*}{31:24} & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 \\
\hline & \multicolumn{8}{|c|}{NVMKEY<31:24>} \\
\hline \multirow[t]{2}{*}{23:16} & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 \\
\hline & \multicolumn{8}{|c|}{NVMKEY<23:16>} \\
\hline \multirow[t]{2}{*}{15:8} & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 \\
\hline & \multicolumn{8}{|c|}{NVMKEY<15:8>} \\
\hline \multirow[t]{2}{*}{7:0} & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 \\
\hline & \multicolumn{8}{|c|}{NVMKEY<7:0>} \\
\hline & & & & & & & & \\
\hline \multicolumn{9}{|l|}{Legend:} \\
\hline \multicolumn{3}{|l|}{\(\mathrm{R}=\) Readable bit} & \multicolumn{2}{|l|}{W = Writable bit} & \multicolumn{4}{|l|}{\(\mathrm{U}=\) Unimplemented bit, read as '0'} \\
\hline \multicolumn{3}{|l|}{-n = Value at POR} & \multicolumn{2}{|l|}{' 1 ' = Bit is set} & \multicolumn{2}{|l|}{' 0 ' = Bit is cleared} & \multicolumn{2}{|l|}{\(x=\) Bit is unknown} \\
\hline
\end{tabular}
bit 31-0 NVMKEY<31:0>: Unlock Register bits
These bits are write-only, and read as ' 0 ' on any read
Note: This register is used as part of the unlock sequence to prevent inadvertent writes to the PFM.

REGISTER 5-3: NVMADDR: FLASH ADDRESS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[t]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{NVMADDR<31:24>(1)} \\
\hline \multirow[t]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{NVMADDR<23:16>(1)} \\
\hline \multirow[t]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{NVMADDR<15:8>(1)} \\
\hline \multirow[t]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{NVMADDR<7:0> \({ }^{(1)}\)} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-0 NVMADDR<31:0>: Flash Address bits \({ }^{(1)}\)
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{\begin{tabular}{c} 
NVMOP<3:0> \\
Selection
\end{tabular}} & \multicolumn{1}{c|}{ Flash Address Bits (NVMADDR<31:0>) } \\
\hline \hline Page Erase & Address identifies the page to erase (NVMADDR<11:0> are ignored). \\
\hline Row Program & Address identifies the row to program (NVMADDR<8:0> are ignored). \\
\hline Word Program & Address identifies the word to program (NVMADDR<1:0> are ignored). \\
\hline Quad Word Program & \begin{tabular}{l} 
Address identifies the quad word (128-bit) to program (NVMADDR \(<3: 0>\) \\
ignored).
\end{tabular} \\
\hline
\end{tabular}

Note 1: For all other NVMOP<3:0> bit settings, the Flash address is ignored. See the NVMCON register (Register 5-1) for additional information on these bits.

Note: The bits in this register are only reset by a POR and are not affected by other reset sources.

\section*{PIC32MK GP/MC Family}

REGISTER 5-4: NVMDATAx: FLASH DATA REGISTER (x = 0-3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & Bit 26/18/10/2 & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[t]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{NVMDATA<31:24>} \\
\hline \multirow[t]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{NVMDATA<23:16>} \\
\hline \multirow[t]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{NVMDATA<15:8>} \\
\hline \multirow[t]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{NVMDATA<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\(\mathrm{R}=\) Readable bit
W = Writable bit
\[
\mathrm{U}=\text { Unimplemented bit, read as '0' }
\]
\(-n=\) Value at POR
' 1 ' = Bit is set
' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown

\section*{bit 31-0 NVMDATA<31:0>: Flash Data bits}

Word Program: Writes NVMDATA0 to the target Flash address defined in NVMADDR
Quad Word Program: Writes NVMDATA3:NVMDATA2:NVMDATA1:NVMDATA0 to the target Flash address defined in NVMADDR. NVMDATAO contains the Least Significant Instruction Word.

Note: The bits in this register are only reset by a POR and are not affected by other reset sources.

REGISTER 5-5: NVMSRCADDR: SOURCE DATA ADDRESS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Bit \\
Range
\end{tabular} & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[t]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{NVMSRCADDR<31:24>} \\
\hline \multirow[t]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{NVMSRCADDR<23:16>} \\
\hline \multirow[t]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{NVMSRCADDR<15:8>} \\
\hline \multirow[t]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{NVMSRCADDR<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-0 NVMSRCADDR<31:0>: Source Data Address bits
The system physical address of the data to be programmed into the Flash when the NVMOP<3:0> bits ( \(\mathrm{NVMCON}<3: 0>\) ) are set to perform row programming.

Note: The bits in this register are only reset by a POR and are not affected by other reset sources.

REGISTER 5-6: NVMPWP: PROGRAM FLASH WRITE-PROTECT REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
30 / 22 / 14 / 6
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
27 / 19 / 11 / 3
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[t]{2}{*}{31:24} & R/W-1 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & PWPULOCK & - & - & - & - & - & - & - \\
\hline 23:16 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{PWP<23:16>} \\
\hline \multirow[t]{2}{*}{15:8} & R/W-0 & R/W-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{PWP<15:8>} \\
\hline \multirow[t]{2}{*}{7:0} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{PWP<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll|}
\(R=\) Readable bit & W = Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31 PWPULOCK: Program Flash Memory Page Write-protect Unlock bit
1 = Register is not locked and can be modified
\(0=\) Register is locked and cannot be modified
This bit is only clearable and cannot be set except by any reset.
bit 30-24 Unimplemented: Read as ' 0 '
bit 23-0 PWP<23:0>: Flash Program Write-protect (Page) Address bits
Physical memory below address \(0 \times 1 \mathrm{Dxxxxxx}\) is write protected, where ' \(x x x x x x\) ' is specified by \(\mathrm{PWP}<23: 0>\). When PWP<23:0> has a value of ' 0 ', write protection is disabled for the entire program Flash. If the specified address falls within the page, the entire page and all pages below the current page will be protected.

Note: The bits in this register are only writable when the NVMKEY unlock sequence is followed.

\section*{PIC32MK GP/MC Family}

REGISTER 5-7: NVMBWP: FLASH BOOT (PAGE) WRITE-PROTECT REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c|}
\text { Bit } \\
27 / 19 / 11 / 3
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[t]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[t]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[t]{2}{*}{15:8} & R/W-1 & U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline & LBWPULOCK & - & - & LBWP4 \({ }^{(1)}\) & LBWP3 \({ }^{(1)}\) & LBWP2 \({ }^{(1)}\) & LBWP1 \({ }^{(1)}\) & LBWP0 \({ }^{(1)}\) \\
\hline \multirow[t]{2}{*}{7:0} & R/W-1 & r-1 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline & UBWPULOCK & - & - & UBWP4 \({ }^{(1)}\) & UBWP3 \({ }^{(1)}\) & UBWP2 \({ }^{(1)}\) & UBWP1 \({ }^{(1)}\) & UBWP0 \({ }^{(1)}\) \\
\hline
\end{tabular}

\section*{Legend:}
\[
-\mathrm{n}=\text { Value at POR } \quad \text { ' } 1 \text { ' }=\text { Bit is set }
\]
\[
\begin{aligned}
& \mathrm{r}=\text { Reserved } \\
& \mathrm{U}=\text { Unimplemented bit, read as ' } 0 \text { ' } \\
& \text { ' } 0 \text { ' = Bit is cleared } \quad x=\text { Bit is unknown }
\end{aligned}
\]
\[
R=\text { Readable bit } \quad W=\text { Writable bit } \quad U=\text { Unimplemented bit, read as ' } 0 \text { ' }
\]

\section*{bit 31-16 Unimplemented: Read as ' 0 ’}
bit 15 LBWPULOCK: Lower Boot Alias Write-protect Unlock bit
1 = LBWPx bits are not locked and can be modified
\(0=\) LBWPx bits are locked and cannot be modified
This bit is only clearable and cannot be set except by any reset.
bit 14-13 Unimplemented: Read as ' 0 '
bit 12 LBWP4: Lower Boot Alias Page 4 Write-protect bit \({ }^{(1)}\)
\(1=\) Write protection for physical address 0x01FC10000 through 0x1FC13FFF enabled
\(0=\) Write protection for physical address 0x01FC10000 through 0x1FC13FFF disabled
bit 11 LBWP3: Lower Boot Alias Page 3 Write-protect bit \({ }^{(1)}\)
\(1=\) Write protection for physical address \(0 \times 01\) FC0C000 through 0x1FC0FFFF enabled
\(0=\) Write protection for physical address \(0 \times 01\) FC0C000 through 0x1FC0FFFF disabled
bit 10 LBWP2: Lower Boot Alias Page 2 Write-protect bit \({ }^{(1)}\)
\(1=\) Write protection for physical address \(0 \times 01\) FC08000 through 0x1FC0BFFF enabled \(0=\) Write protection for physical address 0x01FC08000 through 0x1FC0BFFF disabled
bit 9 LBWP1: Lower Boot Alias Page 1 Write-protect bit \({ }^{(1)}\)
\(1=\) Write protection for physical address 0x01FC04000 through 0x1FC07FFF enabled \(0=\) Write protection for physical address 0x01FC04000 through 0x1FC07FFF disabled
bit 8 LBWPO: Lower Boot Alias Page 0 Write-protect bit \({ }^{(1)}\)
\(1=\) Write protection for physical address 0x01FC00000 through 0x1FC03FFF enabled
\(0=\) Write protection for physical address \(0 \times 01 F C 00000\) through 0x1FC03FFF disabled
bit \(7 \quad\) UBWPULOCK: Upper Boot Alias Write-protect Unlock bit
\(1=\) UBWPx bits are not locked and can be modified
\(0=\) UBWPx bits are locked and cannot be modified
This bit is only user-clearable and cannot be set except by any reset.
bit 6 Reserved: This bit is reserved for use by development tools
bit \(5 \quad\) Unimplemented: Read as ' 0 '

Note 1: These bits are only available when the NVMKEY unlock sequence is performed and the associated Lock bit (LBWPULOCK or UBWPULOCK) is set.

Note: The bits in this register are only writable when the NVMKEY unlock sequence is followed.

\section*{REGISTER 5-7: NVMBWP: FLASH BOOT (PAGE) WRITE-PROTECT REGISTER}
bit 4 UBWP4: Upper Boot Alias Page 4 Write-protect bit \({ }^{(1)}\)
\(1=\) Write protection for physical address 0x01FC30000 through 0x1FC33FFF enabled \(0=\) Write protection for physical address 0x01FC30000 through 0x1FC33FFF disabled
bit 3 UBWP3: Upper Boot Alias Page 3 Write-protect bit \({ }^{(1)}\)
\(1=\) Write protection for physical address \(0 \times 01\) FC2C000 through 0x1FC2FFFF enabled
\(0=\) Write protection for physical address 0x01FC2C000 through 0x1FC2FFFF disabled
bit 2 UBWP2: Upper Boot Alias Page 2 Write-protect bit \({ }^{(1)}\)
\(1=\) Write protection for physical address \(0 \times 01\) FC28000 through 0x1FC2BFFF enabled \(0=\) Write protection for physical address 0x01FC28000 through 0x1FC2BFFF disabled
bit 1 UBWP1: Upper Boot Alias Page 1 Write-protect bit \({ }^{(1)}\)
1 = Write protection for physical address 0x01FC24000 through 0x1FC27FFF enabled
\(0=\) Write protection for physical address 0x01FC24000 through 0x1FC27FFF disabled
bit \(0 \quad\) UBWPO: Upper Boot Alias Page 0 Write-protect bit \({ }^{(1)}\)
\(1=\) Write protection for physical address 0x01FC20000 through 0x1FC23FFF enabled
\(0=\) Write protection for physical address \(0 \times 01\) FC20000 through 0x1FC23FFF disabled
Note 1: These bits are only available when the NVMKEY unlock sequence is performed and the associated Lock bit (LBWPULOCK or UBWPULOCK) is set.

Note: The bits in this register are only writable when the NVMKEY unlock sequence is followed.

\section*{PIC32MK GP/MC Family}

REGISTER 5-8: NVMCON2: FLASH PROGRAMMING CONTROL REGISTER 2
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[t]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & \multicolumn{4}{|c|}{ERSCNT<3:0>} & - & - & - & - \\
\hline \multirow[t]{2}{*}{23:16} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{LPRDWS<4:0> \({ }^{(1)}\)} \\
\hline \multirow[t]{2}{*}{15:8} & R/W-0 & U-0 & R/W-0 & R/W-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline & LPRD \({ }^{1)}\) & - & CREAD1 \({ }^{(1)}\) & VREAD1 \({ }^{(1)}\) & - & - & \multicolumn{2}{|l|}{ERETRY<1:0>} \\
\hline \multirow[t]{2}{*}{7:0} & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & \multicolumn{2}{|l|}{SWAPLOCK<1:0>} & - & - & - & - & - & - \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) = Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}

\section*{bit 31-28 ERSCNT<1:0>: Erase Retry State Count bits}

These bits can be used by software to track the erase retry state count in the event of a Master Clear or BOR. These bits are purely for software tracking purpose and are not used by hardware in any way.

\section*{bit 27-21 Unimplemented: Read as ' 0 '}
bit 20-16 LPRDWS<4:0>: Wait State bits \({ }^{(1)}\)
\(11111=31\) Wait States (32 total System Clocks)
\(11110=30\) Wait States (31 total System Clocks)
-
-
-
\(00010=2\) Wait States (3 total System Clocks)
00001 = 1 Wait State ( 2 total System Clocks)
00000 = 0 Wait State (1 total System Clock)
Note: When VREAD1 = 1, NVMWS only affects the panel containing NVMADDR. When LPRD \(=1\), LPRDWS affects all reads to all panels.
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
Required Flash Wait States \\
LPRDWS<4:0>
\end{tabular} & SYSCLK (MHz) \\
\hline 3 - Wait State & \(0<\) SYSCLK \(<60 \mathrm{MHz}\) \\
\hline 4 - Wait State & \(60 \mathrm{MHz}<\) SYSCLK \(<80 \mathrm{MHz}\) \\
\hline 5 - Wait State & \(80 \mathrm{MHz}<\) SYSCLK \(\leq 120 \mathrm{MHz}\) \\
\hline
\end{tabular}

Note 1: When the LPRD bit \(=0\), Flash read access wait states are governed by the PFMWS<2:0> bits (CHECON<2:0>).
2: When the LPRD bit = 1, Flash read access wait states are governed by the LPRDWS<4:0> bits.
bit 15 LPRD: Low-Power Read Control bit \({ }^{(1)}\)
1 = Configures Flash for Low Power reads (increases access time).
\(0=\) Configures Flash for Low Latency reads
When LPRD = 1, the LPRDWS<4:0> bits control the Flash wait states; otherwise, the PFMWS<2:0> bits control the Flash wait states.
bit 14 Unimplemented: Read as ' 0 '
Note 1: This bit can only be modified when the WREN bit \(=0\), and the NVMKEY unlock sequence is satisfied.
```

REGISTER 5-8: NVMCON2: FLASH PROGRAMMING CONTROL REGISTER 2 (CONTINUED)
bit 13 CREAD1: Compare Read of Logic 1 bit (1)
1 = Compare Read is enabled (only if VERIFYREAD1 = 1)
0 = Compare Read is disabled
Compare Read 1 causes all bits in a Flash Word to be evaluated during the read. If all bits are ' }1\mathrm{ ', the lowest
Word in the Flash Word evaluates to 0x00000001, all other words are 0x00010000. If any bit is '0', the read
evaluates to 0x00000000 for all Words in the Flash Word.
bit 12 VREAD1: Verify Read of Logic 1 Control bit(1)
1 = Selects Erase Retry Procedure with Verify Read
0 = Selects Single Erase w/o Verify Read
When VREAD1 = 1, Flash wait state control is from the LPRDWS<4:0> bits for the panel containing
NVMADDR.
bit 11-10 Unimplemented: Read as '0'
bit 9-8 ERETRY<1:0>: Erase Retry Control bits
11 = Erase strength for last retry cycle
10 = Erase strength for third retry cycle
01 = Erase strength for second retry cycle
00 = Erase strength for first retry cycle
The user application should start with '00' (first retry cycle) and move on to higher strength if the
programming does not complete.
This bit is used only when VREAD1 = 1 and when VREAD1 = 1.
bit 7-6 SWAPLOCK<1:0>: Flash Memory Swap Lock Control bits
11 = PFSWAP and BFSWAP are not writable and SWAPLOCK is not writable
10 = PFSWAP and BFSWAP are not writable and SWAPLOCK is writable
01 = PFSWAP and BFSWAP are not writable and SWAPLOCK is writable
00 = PFSWAP and BFSWAP are writable and SWAPLOCK is writable
bit 5-0 Unimplemented: Read as '0'

```

Note 1: This bit can only be modified when the WREN bit \(=0\), and the NVMKEY unlock sequence is satisfied.

\section*{PIC32MK GP/MC Family}

\section*{NOTES:}

\section*{PIC32MK GP/MC Family}

\subsection*{6.0 DATA EEPROM}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 58. "Data EEPROM" (DS60001341), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Data EEPROM module provides the following features:
- \(1 \mathrm{~K} \times 32\)-bit ( \(4 \mathrm{~K} \times 8\)-bit) Emulated Data EEPROM using the \(1 \mathrm{~K} \times 16 \times 33\)-bit ( 66 KB )
- Register-based indirect access
- Register-based, non-memory mapped, SFR

Program/Erase/Read interface
- Read:
- Byte or Word read
- Read start Control bit and read complete status flag
- Read complete interrupt
- Program/Erase:
- No user erase required prior to program
- Hardware Word program verify
- Automatic page erase as part of wear-leveling scheme
- Hardware page erase verify
- Bulk and page erase
- Write complete and error interrupts
- Brown-out protection for all commands
- Concurrent Data EEPROM read with Program Flash read/write
- Endurance:
- 160K program cycles per address location
- Transparent wear-leveling scheme
- No software overhead
- Automatic page erase (once every 17 program write operations)
- "Worn out" page detection and error flag
- "Imminent Page Erase" prediction status flag to allow user to schedule wear leveling page erasure
- Low-power features:
- Always in stand-by unless accessed
- Power down in Sleep and/or Idle mode
- Independent Data EEPROM Flash power down in Idle Control bit

\subsection*{6.1 Data EEPROM Flash}

Table 6-1 provides the status of the Data EEPROM Flash.

TABLE 6-1: DATA EEPROM FLASH
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
Data EE Wait Status \\
EEWS \(<7: 0>\) bits \\
(CFGCON2<7:0>)
\end{tabular} & \begin{tabular}{c} 
PBCLK (FSYSCLK / \\
PBDIV<6:0> bits \\
(PB2DIV<6:0>))
\end{tabular} \\
\hline \hline 0 & \(0-39 \mathrm{MHz}\) \\
\hline 1 & \(40-59 \mathrm{MHz}\) \\
\hline 2 & \(60-79 \mathrm{MHz}\) \\
\hline 3 & \(80-97 \mathrm{MHz}\) \\
\hline 4 & \(98-117 \mathrm{MHz}\) \\
\hline 5 & \(118-120 \mathrm{MHz}\) \\
\hline
\end{tabular}

Note 1: The Data EEPROM Flash must have its calibration trim bits reinitialized after each cold power-up before any attempted accesses. Refer to Section 58. "Data EEPROM" (DS60001341) of the "PIC32 Family Reference Manual" for additional information.
2: Before any attempts to access the Data EEPROM module, the user application must configure the appropriate number of Wait states by configuring the EEWS<7:0> bits (CFGCON2<7:0>) according to the details provided in Table 6-1.

\section*{PIC32MK GP/MC Family}
6.2 Control Registers
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{20}{|l|}{TABLE 6-2:} \\
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & \(21 / 5\) & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{9000} & \multirow[t]{2}{*}{EECON \({ }^{(1)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & RDY & SIDL & ABORT & - & - & - & - & RW & WREN & \multicolumn{2}{|l|}{ERR<1:0>} & ILW & \multicolumn{3}{|l|}{CMD<2:0>} & 0000 \\
\hline \multirow[t]{2}{*}{9010} & \multirow[t]{2}{*}{EEKEY \({ }^{(2)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{EEKEY<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{9020} & \multirow[t]{2}{*}{EEADDR \({ }^{(3)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & & & & & & EEADD & 11:0> & & & & & & 0000 \\
\hline \multirow[t]{2}{*}{9030} & \multirow[t]{2}{*}{EEDATA} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{EEDATA<31:16>}} & 0000 \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & 0000 \\
\hline
\end{tabular}

\footnotetext{
Note 1: This register has corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV Registers" for more information. 3: Because the EEPROM word size is 32 bits, for reads and writes the last two bits (EEADDR<1:0>) must always be ' 0 '
}

\section*{REGISTER 6-1: EECON: EEPROM CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0, HC & R-0 & R/W-0 & R/W-0, HC & U-0 & U-0 & U-0 & U-0 \\
\hline & ON & RDY & SIDL & ABORT & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0, HC & R/W-0 & R/W-0, HS, HC & R/W-0, HS, HC & R/W-0, HS & R/W-0 & R/W-0 & R/W-0 \\
\hline & RW & WREN \({ }^{(1)}\) & \multicolumn{2}{|c|}{ERR<1:0>} & ILW & \multicolumn{3}{|c|}{CMD<2:0> \({ }^{(1)}\)} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & HS = Hardware settable & HC = Hardware clearable \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15 ON: Data EEPROM Power Control bit
1 = Data EEPROM is enabled
\(0=\) Data EEPROM is disabled
Attempting to clear this bit will have no effect if the RW bit is set. In addition, this bit is not cleared during Sleep if the FSLEEP bit in the DEVCFG register is set.
bit 14 RDY: Data EEPROM Ready bit
1 = Data EEPROM is ready for access
\(0=\) Data EEPROM is not ready for access
RDY is cleared by hardware whenever a POR or BOR event occurs. It is set by hardware when the ON bit = 1 and the power-up timer has expired.
bit 13 SIDL: Stop in Idle Mode bit
1 = Discontinue operation when CPU enters in Idle mode
\(0=\) Continue operation in Idle mode
bit 12 ABORT: Data EEPROM Abort Operation Control bit
1 = Set by software to abort the on-going write command as soon as possible
0 = Data EEPROM panel is ready/Normal operation
bit 11-8 Unimplemented: Read as ' 0 '
bit 7 RW: Start Command Execution Control bit
When WREN = 1:
1 = Start memory word program or erase command
\(0=\) Cleared by hardware to indicate program or erase operation has completed
When WREN \(=0\) :
1 = Start memory word read command
\(0=\) Cleared by hardware to indicate read operation has completed
This bit cannot be set if the ON bit = 0 , or if the ON bit \(=1\) and the power-up timer has not yet expired (i.e., The RDY bit = 0). A BOR reset will indirectly clear this bit by forcing any executing command to terminate and to clear the RW bit afterwards.
bit 6 WREN: Data EEPROM Write Enable Control bit \({ }^{(1)}\)
1 = Enables program or erase operations
\(0=\) Disables program or erase of memory elements, and enables read operations

Note 1: \(\quad\) This bit cannot be modified when the RW bit \(=1\).
2: The Configuration Write command (CMD<2:0> = 100) must be executed after any power-up before the Data EEPROM is ready for use. Refer to Example 58-1 "Data EEPROM Initialization Code" in Section 58. "Data EEPROM" (DS60001341) for details.

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 6-1: EECON: EEPROM CONTROL REGISTER (CONTINUED)}
bit 5-4 ERR<1:0>: Data EEPROM Sequence Error Status bits
11 = A BOR event has occurred
\(10=\) An attempted execution of a read or write operation with an invalid write OR command with a misaligned address (EEADDR<1:0> \(\neq 00\) )
01 = A Bulk or Page Erase or a Word Program verify error has occurred
00 = No error condition
These bits can be cleared by software, or as the result of the successful execution of the next operation, or when the ON bit \(=0\). These bits may also be set by software (when the RW bit \(=0\) ) without affecting the operation of the module.
bit 3 ILW: Data EEPROM Imminent Long Write Status bit
1 = The next write to the EEPROM address (held in the EEADDR register) will require more time ( \(\sim 20 \mathrm{~ms}\) ) than usual
\(0=\) The next write to the EEPROM address (held in the EEADDR register) will be a normal write cycle
This bit can be cleared by software, or as the result of a write to the EEADDR register. This bit is set by hardware after a write command.
bit 2-0 CMD<2:0>: Data EEPROM Command Selection bits \({ }^{(1)}\)
These bits are cleared only on a POR event.
111 = Reserved
-
-
-
\(100=\) Configuration register Write command (WREN bit must be set) \()^{(\mathbf{2})}\)
011 = Data EEPROM memory Bulk Erase command (WREN bit must be set)
010 = Data EEPROM memory Page Erase command (WREN bit must be set)
001 = Word Write command (WREN bit must be set)
\(000=\) Word Read command (WREN bit must be clear)

Note 1: This bit cannot be modified when the RW bit \(=1\).
2: The Configuration Write command (CMD<2:0> = 100) must be executed after any power-up before the Data EEPROM is ready for use. Refer to Example 58-1 "Data EEPROM Initialization Code" in Section 58. "Data EEPROM" (DS60001341) for details.

\section*{PIC32MK GP/MC Family}

REGISTER 6-2: EEKEY: EEPROM KEY REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 \\
\hline 15:8 & \multicolumn{8}{|c|}{EEKEY<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 \\
\hline & \multicolumn{8}{|c|}{EEKEY<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 EEKEY<15:0>: Data EEPROM Key bits
Writing the value \(0 \times E D B 7\) followed by writing the value \(0 \times 1248\) to this register will unlock the EECON register for write/erase operations. Reads have no effect on this register and return ' 0 '.
Writing any other value will lock the EECON register.

REGISTER 6-3: EEADDR: EEPROM ADDRESS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & \multicolumn{4}{|c|}{EEADDR<11:8>(1,2)} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{EEADDR<7:0> \({ }^{(1)}\)} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-12 Unimplemented: Read as ' 0 '
bit 11-0 EEADR<11:0>: Data EEPROM Address bits \({ }^{(1)}\)
This register holds the address in the EEPROM memory upon which to operate. EEADDR<1:0> must always be ' 00 ' when the RW bit (EECON<7>) is set or an error will occur.

Note 1: The bits in this register cannot be modified when the RW bit \((E E C O N<7>)=1\).
2: EEDATA is organized in 32 -bit words, not by byte, hence the EEADDR bit must always be 32-bit word address aligned. Check that the EEADDR \(<1: 0>\) bits are \(=0^{\prime}\) b00 at the beginning of any command when the user sets EEGO to ' 1 '. If the EEADDR<1:0> bits are not 0 ' b00, it will forcefully clear the EEGO bit to ' 0 ' and will also set the \(\mathrm{ERR}<1: 0>\) bits ( \(\mathrm{EECON}<5: 4>\) ) to 0 ' b10.

\section*{PIC32MK GP/MC Family}

REGISTER 6-4: EEDATA: EEPROM DATA REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & RW-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{EEDATA<31:24>(1)} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{EEDATA<23:16> \({ }^{(1)}\)} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{EEDATA<15:8> \({ }^{(1)}\)} \\
\hline \multirow[b]{2}{*}{7:0} & RW-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{EEDATA<7:0>(1)} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit 31-0 EEDATA<31:0>: Data EEPROM Data bits \({ }^{(1)}\)
This register holds the data in the EEPROM memory to store during write operations, or the data from memory after a read operation.

Note 1: These bits cannot be modified when the RW bit \((E E C O N<7>)=1\). In addition, reading this register, when the RW bit = 1 may not return valid data, as the read operation may not have completed.

\subsection*{7.0 RESETS}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 7. "Resets" (DS60001118), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Reset module combines all Reset sources and controls the device Master Reset signal, SYSRST. The device Reset sources are as follows:
- Power-on Reset (POR)
- Master Clear Reset pin ( \(\overline{\mathrm{MCLR}})\)
- Software Reset (SWR)
- Watchdog Timer Reset (WDTR)
- Brown-out Reset (BOR)
- Configuration Mismatch Reset (CMR)
- Deadman Timer Reset (DMTR)

A simplified block diagram of the Reset module is illustrated in Figure 7-1.

FIGURE 7-1: SYSTEM RESET BLOCK DIAGRAM


\section*{PIC32MK GP/MC Family}
Reset Control Registers
TABLE 7-1: RESETS REGISTER MAP
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{1240} & \multirow[t]{2}{*}{RCON} & 31:16 & PORIO & PORCORE & - & - & - & - & - & - & - & - & - & - & - & - & VBPOR & VBAT & 0003 \\
\hline & & 15:0 & - & - & - & - & - & DPSLP & CMR & - & EXTR & SWR & DMTO & WDTO & SLEEP & IDLE & BOR & POR & 0003 \\
\hline \multirow[t]{2}{*}{1250} & \multirow[t]{2}{*}{RSWRST} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & SWRST & 0000 \\
\hline \multirow[t]{2}{*}{1260} & \multirow[t]{2}{*}{RNMICON} & 31:16 & - & - & - & - & - & - & DMTO & WDTO & SWNMI & - & - & - & GNMI & --- & CF & WDTS & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{NMICNT < 15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1270} & \multirow[t]{2}{*}{PWRCON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & \multicolumn{2}{|l|}{VREGRUN \(1: 0>\)} & \multicolumn{2}{|l|}{VREGSLP<1:0>} & - & - & - & VREGS & 0000 \\
\hline
\end{tabular}

\section*{REGISTER 7-1: RCON: RESET CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0, HS & R/W-0, HS & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & PORIO & PORCORE & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-1, HS & R/W-1, HS \\
\hline & - & - & - & - & - & - & VBPOR & VBAT \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0, HS & R/W-0, HS & U-0 \\
\hline & - & - & - & - & - & DPSLP \({ }^{(1)}\) & CMR & - \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0, HS & R/W-0, HS & R/W-0, HS & R/W-0, HS & R/W-0, HS & R/W-O, HS & R/W-1, HS & R/W-1, HS \\
\hline & EXTR & SWR & DMTO & WDTO & SLEEP & IDLE & \(\mathrm{BOR}^{(2)}\) & POR \({ }^{(2)}\) \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(H S=\) Hardware Set & \(H C=\) Hardware Cleared \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31 PORIO: I/O Voltage POR Flag bit
1 = A Power-up Reset has occurred due to I/O Voltage
0 = A Power-up Reset has not occurred due to I/O Voltage
Note: Set by hardware at detection of an I/O POR event. User software must clear this bit to view the next detection; however, writing a ' 1 ' to this bit does not cause a PORIO.
bit 30
PORCORE: Core Voltage POR Flag bit
1 = A Power-up Reset has occurred due to Core Voltage
0 = A Power-up Reset has not occurred due to Core Voltage
Note: Set by hardware at detection of a Core POR event. User software must clear this bit to view the next detection; however, writing a ' 1 ' to this bit does not cause a PORCORE.
bit 29-18 Unimplemented: Read as ' 0 '
bit 17 VBPOR: VBPOR Mode Flag bit
1 = A VBat domain POR has occurred
\(0=A\) VBAT domain POR has not occurred
bit 16 VBAT: VBAT Mode Flag bit
1 = A POR exit from Vbat has occurred (a true POR must be established with the valid VbAT voltage on the Vbat pin)
\(0=A\) POR exit from VBAT has not occurred
bit 15-11 Unimplemented: Read as ' 0 '
bit 10 DPSLP: Deep Sleep Mode Flag bit \({ }^{(1)}\)
1 = Deep Sleep mode has occurred
\(0=\) Deep Sleep mode has not occurred
bit 9 CMR: Configuration Mismatch Reset Flag bit
1 = A Configuration Mismatch Reset has occurred
0 = A Configuration Mismatch Reset has not occurred
bit 8 Unimplemented: Read as ' 0 '
bit 7 EXTR: External Reset ( \(\overline{\text { MCLR }}\) ) Pin Flag bit
1 = Master Clear (pin) Reset has occurred
\(0=\) Master Clear (pin) Reset has not occurred
bit 6 SWR: Software Reset Flag bit
1 = Software Reset was executed
\(0=\) Software Reset was not executed

Note 1: User software must clear this bit to view the next detection.

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 7-1: RCON: RESET CONTROL REGISTER}
bit 5 DMTO: Deadman Timer Time-out Flag bit
1 = A DMT time-out has occurred
0 = A DMT time-out has not occurred
bit 4 WDTO: Watchdog Timer Time-out Flag bit 1 = WDT Time-out has occurred
\(0=\) WDT Time-out has not occurred
bit 3 SLEEP: Wake From Sleep Flag bit
1 = Device was in Sleep mode
0 = Device was not in Sleep mode
bit 2 IDLE: Wake From Idle Flag bit
1 = Device was in Idle mode
\(0=\) Device was not in Idle mode
bit \(1 \quad\) BOR: Brown-out Reset Flag bit \({ }^{(1)}\)
1 = Brown-out Reset has occurred
0 = Brown-out Reset has not occurred
bit \(0 \quad\) POR: Power-on Reset Flag bit \({ }^{(1)}\)
1 = Power-on Reset has occurred
\(0=\) Power-on Reset has not occurred
Note 1: User software must clear this bit to view the next detection.

REGISTER 7-2: RSWRST: SOFTWARE RESET REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[t]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & W-0, HC \\
\hline & - & - & - & - & - & - & - & SWRST \({ }^{(1,2)}\) \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(H C=\) Hardware Cleared & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-1 Unimplemented: Read as ' 0 '
bit \(0 \quad\) SWRST: Software Reset Trigger bit \({ }^{(1,2)}\)
1 = Enable software Reset event
\(0=\) No effect

Note 1: The system unlock sequence must be performed before the SWRST bit can be written. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.
2: Once this bit is set, any read of the RSWRST register will cause a Reset to occur.

REGISTER 7-3: RNMICON: NON-MASKABLE INTERRUPT (NMI) CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & - & - & DMTO & WDTO \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & U-0 & U-0 & U-0 & R/W-0 & U-0 & R/W-0, HS, HC & R/W-0 \\
\hline & SWNMI & - & - & - & GNMI & - & CF & WDTS \\
\hline \(15: 8\) & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline . 8 & \multicolumn{8}{|c|}{NMICNT<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{NMICNT<7:0>} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(\mathrm{HC}=\) Hardware Clear & HS = Hardware Set \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared
\end{tabular}
bit 31-26 Unimplemented: Read as ' 0 '
bit 25 DMTO: Deadman Timer Time-out Flag bit
1 = DMT time-out has occurred and caused a NMI
0 = DMT time-out has not occurred
Setting this bit will cause a DMT NMI event, and NMICNT will begin counting.
bit 24 WDTO: Watchdog Timer Time-Out Flag bit
1 = WDT time-out has occurred and caused a NMI
\(0=\) WDT time-out has not occurred
Setting this bit will cause a WDT NMI event, and MNICNT will begin counting.
bit 23 SWNMI: Software NMI Trigger.
1 = An NMI will be generated
\(0=\) An NMI will not be generated
bit 22-20 Unimplemented: Read as ' 0 '
bit 19 GNMI: General NMI bit
1 = A general NMI event has been detected or a user-initiated NMI event has occurred
\(0=\) A general NMI event has not been detected
Setting GNMI to a ' 1 ' causes a user-initiated NMI event. This bit is also set by writing \(0 \times 4 \mathrm{E}\) to the NMIKEY<7:0> (INTCON<31:24>) bits.
bit 18 Unimplemented: Read as ' 0 ’
bit 17 CF: Clock Fail Detect bit
1 = FSCM has detected clock failure and caused an NMI
\(0=\) FSCM has not detected clock failure
Note: On a clock fail event if enabled by the FCKSM<1:0> bits (DEVCFG1<15:14>) = ‘ 0 b11, this bit and the OSCCON<CF> bit will be set. The user software must clear both the bits inside the CF NMI before attempting to exit the ISR. Software or hardware settings of the CF bit ( \(\mathrm{OSCCON}<3>\) ) will cause a CF NMI event and an automatic clock switch to the FRC provided the FCKSM \(<1: 0>=\) ' 0 b11. Unlike the CF bit ( OSCCON \(<3>\) ), software or hardware settings of the CF bit ( \(\mathrm{RNMICON}<17>\) ) will cause a CF NMI event but will not cause a clock switch to the FRC. After a Clock Fail event, a successful user software clock switch if implemented, hardware will automatically clear the CF bit (RNMICON<17>), but not the CF bit (OSCCON<3>). The CF bit ( \(O S C C O N<3>\) ) must be cleared by software using the OSCCON register unlock procedure.

Note 1: When a Watchdog Timer NMI event (when not in Sleep mode) or a Deadman Timer NMI event is triggered the NMICNT will start decrementing. When NMICNT reaches zero, the device is Reset. This NMI reset counter is only applicable to these two specific NMI events.

Note: \(\quad \begin{aligned} & \text { The system unlock sequence must be performed before the SWRST bit is written. Refer to the Section } 42 . \\ & \text { "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details. }\end{aligned}\)

\section*{REGISTER 7-3: RNMICON: NON-MASKABLE INTERRUPT (NMI) CONTROL REGISTER}
bit 16 WDTS: Watchdog Timer Time-out in Sleep Mode Flag bit
1 = WDT time-out has occurred during Sleep mode and caused a wake-up from sleep
\(0=\) WDT time-out has not occurred during Sleep mode
Setting this bit will cause a WDT NMI.
bit 15-0 NMICNT<15:0>: NMI Reset Counter Value bits
These bits specify the reload value used by the NMI reset counter.
11111111-00000001 = Number of SYSCLK cycles before a device Reset occurs \({ }^{(1)}\)
\(00000000=\) No delay between NMI assertion and device Reset event

Note 1: When a Watchdog Timer NMI event (when not in Sleep mode) or a Deadman Timer NMI event is triggered the NMICNT will start decrementing. When NMICNT reaches zero, the device is Reset. This NMI reset counter is only applicable to these two specific NMI events.

Note: \(\quad\) The system unlock sequence must be performed before the SWRST bit is written. Refer to the Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

\section*{PIC32MK GP/MC Family}

REGISTER 7-4: PWRCON: POWER CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Bit \\
Range
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(23: 16\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(15: 8\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(7: 0\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & R - -0 \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & VREGS \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & W \(=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown

\section*{bit 31-1 Unimplemented: Read as ' 0 '}
bit \(0 \quad\) VREGS: Internal Voltage Regulator Stand-by Enable bit
\(1=\) Voltage regulator will remain active during Sleep
\(0=\) Voltage regulator will go to Stand-by mode during Sleep

\subsection*{8.0 CPU EXCEPTIONS AND INTERRUPT CONTROLLER}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Interrupt Controller" (DS60001108) and Section 50. "CPU for Devices with MIPS32 \({ }^{\circledR}\) microAptiv \({ }^{\text {TM }}\) and M-Class Cores" (DS60001192), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MK GP/MC devices generate interrupt requests in response to interrupt events from peripheral modules. The Interrupt Controller module exists outside of the CPU and prioritizes the interrupt events before presenting them to the CPU.

The CPU handles interrupt events as part of the exception handling mechanism, which is described in 8.1 "CPU Exceptions".

The Interrupt Controller module includes the following features:
- Up to 216 interrupt sources and vectors with dedicated programmable offsets, eliminating the need for redirection
- Single and multi-vector mode operations
- Five external interrupts with edge polarity control
- Interrupt proximity timer
- Seven user-selectable priority levels for each vector
- Four user-selectable subpriority levels within each priority
- Two shadow register sets that can be used for any priority level, eliminating software context switch and reducing interrupt latency
- Software can generate any interrupt

Table 8-1 provides Interrupt Service routine (ISR) latency information.

\section*{PIC32MK GP/MC Family}
TABLE 8-1: ISR LATENCY INFORMATION
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Condition} & \multicolumn{6}{|l|}{Compiler Automatic Run-time} & User/MPLAB \({ }^{\text {® }}\) Harmony Responsibility & Comment \\
\hline & CP0 REGISTER 16, SELECT 0 <K0> & PERCHEEN bit (CHECON<26>) & DCHEEN bit (CHECON<25>) & ICHEEN bit (CHECON<24>) & PREFEN \(<1: 0>\) bits (CHECON<5:4>) & PFMWS <2:0> bits CHECON<2:0>) & \begin{tabular}{l}
User source file ISR declaration/invocation. \\
Note: The user is responsible for the ISR declaration for the fastest ISR latency response.
\end{tabular} & Interrupt Latency (SYSCLK Cycles) (Time from interrupt event to first user source code instruction execution inside ISR). \\
\hline Reset Values & 0'b010 & 0'b1 & 0'b1 & 0'b1 & \(0^{\prime}\) b00 & 0'b111 & ```
void __ISR(<Vector Number n>,
ipl7auto)ISR(void)
\{
\}
    // "n" = Vector Number, see data sheet
    // User ISR code
``` & 257 \\
\hline Recommended user optimized CPU and ISR Latency Settings (2) & 0'b011 & 0'b1 & \(0^{\prime} \mathrm{b} 1\) & 0'b1 & \(0^{\prime}\) b01 & 0'b011 & ```
void __attribute__((interrupt(iplXauto),
at_vector(n), aligned(16))) isr ()
{
}
    // " n"=Vector Number, see data sheet
    // "X"=IPL 1-7
    // User ISR code
``` & \[
\begin{gathered}
43+(7-\mathrm{IPL}) \\
\text { (Latency per } \\
\text { interrupt) }
\end{gathered}
\] \\
\hline
\end{tabular}
Note 1: The CPU ISR latency can cause unexpected behavior in high data rate peripherals when a high repetitive rate of CPU interrupts. For example, it is possible that if multiple interrupt sources occur simulbility exists in user application that the CPU servicing requirements are less than the combined sum of all possible overlapping interrupt rate specified above, to avoid buffer overflows or data overwrites, it is recommended to use the DMA to service the data and buffer instead of the CPU.
For the best optimized CPU and ISR performance, to complete the optimization, the user application should define ISRs that use the "at vector" attribute as shown in Table 8-1. In addition, if the ADC
 use the early interrupts if using the ADC in DMA mode

Figure 8-1 illustrates the block diagram of the Interrupt
Controller and CPU exceptions.
FIGURE 8-1: CPU EXCEPTIONS AND INTERRUPT CONTROLLER MODULE BLOCK DIAGRAM


\subsection*{8.1 CPU Exceptions}

CPU co-processor 0 contains the logic for identifying and managing exceptions. Exceptions can be caused by a variety of sources, including boundary cases in data, external events or program errors. Table 8-2 lists the exception types in order of priority.
TABLE 8-2: \(\quad\) MIPS \(32{ }^{\circledR}{ }^{\circledR}\) microAptiv \({ }^{\text {TM }}\) MCU CORE EXCEPTION TYPES
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Exception Type (In Order of Priority) & Description & Branches to & \begin{tabular}{l}
Status \\
Bits Set
\end{tabular} & Debug Bits Set & EXCCODE & XC32 Function Name \\
\hline \multicolumn{7}{|l|}{Highest Priority} \\
\hline Reset & Assertion \(\overline{M C L R}\) or a Power-on Reset (POR). & 0xBFC0_0000 & BEV, ERL & - & - & _on_reset \\
\hline Soft Reset & Assertion of a software Reset. & 0xBFC0_0000 & \[
\begin{gathered}
\text { BEV, SR, } \\
\text { ERL }
\end{gathered}
\] & - & - & _on_reset \\
\hline DSS & EJTAG debug single step. & 0xBFCO_0480 & - & DSS & - & - \\
\hline DINT & EJTAG debug interrupt. Caused by the assertion of the external EJ_DINT input or by setting the EjtagBrk bit in the ECR register. & 0xBFC0_0480 & - & DINT & - & - \\
\hline NMI & Assertion of NMI signal. & 0xBFC0_0000 & BEV, NMI,
ERL & - & - & _nmi_handler \\
\hline Interrupt & Assertion of unmasked hardware or software interrupt signal. & See Table 8-3. & IPL<2:0> & - & 0x00 & See Table 8-3. \\
\hline Deferred Watch & Deferred watch (unmasked by K|DM=>!(K|DM) transition). & EBASE+0x180 & WP, EXL & - & 0x17 & -general_exception_handler \\
\hline DIB & EJTAG debug hardware instruction break matched. & 0xBFC0_0480 & - & DIB & - & - \\
\hline WATCH & A reference to an address that is in one of the Watch registers (fetch). & EBASE+0x180 & EXL & - & 0x17 & _general_exception_handler \\
\hline AdEL & Fetch address alignment error. Fetch reference to protected address. & EBASE+0x180 & EXL & - & 0x04 & _general_exception_handler \\
\hline IBE & Instruction fetch bus error. & EBASE+0x180 & EXL & - & 0x06 & _general_exception_handler \\
\hline Instruction Validity Exceptions & An instruction could not be completed because it was not allowed to access the required resources (Coprocessor Unusable) or was illegal (Reserved Instruction). If both exceptions occur on the same instruction, the Coprocessor Unusable Exception takes priority over the Reserved Instruction Exception. & EBASE+0x180 & EXL & - & \[
\begin{gathered}
\hline 0 \times 0 \mathrm{~A} \text { or } \\
0 \times 0 \mathrm{~B}
\end{gathered}
\] & -general_exception_handler \\
\hline Execute Exception & An instruction-based exception occurred: Integer overflow, trap, system call, breakpoint, floating point, or DSP ASE state disabled exception. & EBASE+0x180 & EXL & - & 0x08-0x0C & _general_exception_handler \\
\hline Tr & Execution of a trap (when trap condition is true). & EBASE+0x180 & EXL & - & 0x0D & -general_exception_handler \\
\hline DDBL/DDBS & EJTAG Data Address Break (address only) or EJTAG data value break on store (address + value). & 0xBFC0_0480 & - & \[
\begin{gathered}
\text { DDBL or } \\
\text { DDBS }
\end{gathered}
\] & - & - \\
\hline WATCH & A reference to an address that is in one of the Watch registers (data). & EBASE+0x180 & EXL & - & 0x17 & _general_exception_handler \\
\hline
\end{tabular}
TABLE 8-2: \(\quad\) MIPS32 \({ }^{\text {® }}\) microAptiv \(^{\text {TM }}\) MCU CORE EXCEPTION TYPES (CONTINUED)
\begin{tabular}{|l|l|c|c|c|c|c|}
\hline \(\begin{array}{c}\text { Exception Type } \\
\text { (In Orde of } \\
\text { Priority) }\end{array}\) & \multicolumn{1}{|c|}{ Description } & Branches to & \(\begin{array}{c}\text { Status } \\
\text { Bits Set }\end{array}\) & \(\begin{array}{c}\text { Debug Bits } \\
\text { Set }\end{array}\) & EXCCODE & XC32 Function Name \\
\hline \hline AdEL & \(\begin{array}{l}\text { Load address alignment error. User mode load } \\
\text { reference to kernel address. }\end{array}\) & EBASE+0x180 & EXL & - & \(0 \times 04\) & -general_exception_handler \\
\hline AdES & \(\begin{array}{l}\text { Store address alignment error. User mode store to } \\
\text { kernel address. }\end{array}\) & EBASE+0x180 & EXL & - & \(0 \times 05\) & -general_exception_handler \\
\hline DBE & Load or store bus error. & EBASE+0x180 & EXL & - & \(0 \times 07\) & -general_exception_handler \\
\hline DDBL & \(\begin{array}{l}\text { EJTAG data hardware breakpoint matched in load } \\
\text { data compare. }\end{array}\) & 0xBFC0_0480 & - & DDBL & - & - \\
\hline CBrk & EJTAG complex breakpoint. & 0xBFC0_0480 & - & \(\begin{array}{c}\text { DIBIMPR, } \\
\text { DDBLIMPR, } \\
\text { and/or }\end{array}\) & - & - \\
DDBSIMPR
\end{tabular}\(]\)

\section*{PIC32MK GP/MC Family}

\subsection*{8.2 Interrupts}

The PIC32MK GP/MC family uses variable offsets for vector spacing. This allows the interrupt vector spacing to be configured according to application needs. A unique interrupt vector offset can be set for each vector using its associated OFFx register.
For details on the Variable Offset feature, refer to 8.5.2 "Variable Offset" in Section 8. "Interrupt Controller" (DS60001108) of the "PIC32 Family Reference Manual".

Table 8-3 provides the Interrupt IRQ , vector and bit location information.
TABLE 8-3: INTERRUPT IRQ, VECTOR AND BIT LOCATION
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Interrupt Source \({ }^{(1)}\)} & \multirow[t]{2}{*}{XC32 Vector Name} & \multirow[t]{2}{*}{\[
\begin{array}{|c}
\text { IRQ } \\
\#
\end{array}
\]} & \multirow[t]{2}{*}{Vector\#} & \multicolumn{4}{|l|}{Interrupt Bit Location} & \multirow[t]{2}{*}{Persistent Interrupt} \\
\hline & & & & Flag & Enable & Priority & Sub-priority & \\
\hline \multicolumn{9}{|l|}{Highest Natural Order Priority} \\
\hline Core Timer Interrupt & _CORE_TIMER_VECTOR & 0 & OFF000<17:1> & IFSO<0> & IEC0<0> & IPC0<4:2> & IPC0<1:0> & No \\
\hline Core Software Interrupt 0 & _CORE_SOFTWARE_0_VECTOR & 1 & OFF001<17:1> & IFS0<1> & IEC0<1> & IPC0<12:10> & IPC0<9:8> & No \\
\hline Core Software Interrupt 1 & _CORE_SOFTWARE_1_VECTOR & 2 & OFF002<17:1> & IFS0<2> & IEC0<2> & IPC0<20:18> & IPC0<17:16> & No \\
\hline External Interrupt 0 & EXTERNAL_0_VECTOR & 3 & OFF003<17:1> & IFSO<3> & IEC0<3> & IPC0<28:26> & IPC0<25:24> & No \\
\hline Timer1 & -TIMER_1_VECTOR & 4 & OFF004<17:1> & IFSO<4> & IEC0<4> & IPC1<4:2> & IPC1<1:0> & No \\
\hline Input Capture 1 Error & _INPUT_CAPTURE_1_ERROR_VECTOR & 5 & OFF005<17:1> & IFSO<5> & IEC0<5> & IPC1<12:10> & IPC1<9:8> & Yes \\
\hline Input Capture 1 & _INPUT_CAPTURE_1_VECTOR & 6 & OFF006<17:1> & IFSO<6> & IEC0<6> & IPC1<20:18> & IPC1<17:16> & Yes \\
\hline Output Compare 1 & _OUTPUT_COMPARE_1_VECTOR & 7 & OFF007<17:1> & IFS0<7> & IEC0<7> & IPC1<28:26> & IPC1<25:24> & No \\
\hline External Interrupt 1 & EXTERNAL_1_VECTOR & 8 & OFF008<17:1> & IFS0<8> & IEC0<8> & IPC2<4:2> & IPC2<1:0> & No \\
\hline Timer2 & _TIMER_2_VECTOR & 9 & OFF009<17:1> & IFS0<9> & IEC0<9> & IPC2<12:10> & IPC2<9:8> & No \\
\hline Input Capture 2 Error & _INPUT_CAPTURE_2_ERROR_VECTOR & 10 & OFF010<17:1> & IFS0<10> & IEC0<10> & IPC2<20:18> & IPC2<17:16> & Yes \\
\hline Input Capture 2 & _INPUT_CAPTURE_2_VECTOR & 11 & OFF011<17:1> & IFS0<11> & IEC0<11> & IPC2<28:26> & IPC2<25:24> & Yes \\
\hline Output Compare 2 & _OUTPUT_COMPARE_2_VECTOR & 12 & OFF012<17:1> & IFS0<12> & IEC0<12> & IPC3<4:2> & IPC3<1:0> & No \\
\hline External Interrupt 2 & _EXTERNAL_2_VECTOR & 13 & OFF013<17:1> & IFS0<13> & IEC0<13> & IPC3<12:10> & IPC3<9:8> & No \\
\hline Timer3 & _TIMER_3_VECTOR & 14 & OFF014<17:1> & IFS0<14> & IEC0<14> & IPC3<20:18> & IPC3<17:16> & No \\
\hline Input Capture 3 Error & _INPUT_CAPTURE_3_ERROR_VECTOR & 15 & OFF015<17:1> & IFS0<15> & IEC0<15> & IPC3<28:26> & IPC3<25:24> & Yes \\
\hline Input Capture 3 & _INPUT_CAPTURE_3_VECTOR & 16 & OFF016<17:1> & IFS0<16> & IEC0<16> & IPC4<4:2> & IPC4<1:0> & Yes \\
\hline Output Compare 3 & _OUTPUT_COMPARE_3_VECTOR & 17 & OFF017<17:1> & IFS0<17> & IEC0<17> & IPC4<12:10> & IPC4<9:8> & No \\
\hline External Interrupt 3 & EXTERNAL_3_VECTOR & 18 & OFF018<17:1> & IFS0<18> & IEC0<18> & IPC4<20:18> & IPC4<17:16> & No \\
\hline Timer4 & _TIMER_4_VECTOR & 19 & OFF019<17:1> & IFSO<19> & IEC0<19> & IPC4<28:26> & IPC4<25:24> & No \\
\hline Input Capture 4 Error & _INPUT_CAPTURE_4_ERROR_VECTOR & 20 & OFF020<17:1> & IFSO<20> & IEC0<20> & IPC5<4:2> & IPC5<1:0> & Yes \\
\hline Input Capture 4 & _INPUT_CAPTURE_4_VECTOR & 21 & OFF021<17:1> & IFS0<21> & IEC0<21> & IPC5<12:10> & IPC5<9:8> & Yes \\
\hline Output Compare 4 & _OUTPUT_COMPARE_4_VECTOR & 22 & OFF022<17:1> & IFS0<22> & IEC0<22> & IPC5<20:18> & IPC5<17:16> & No \\
\hline External Interrupt 4 & EXTERNAL_4_VECTOR & 23 & OFF023<17:1> & IFS0<23> & IEC0<23> & IPC5<28:26> & IPC5<25:24> & No \\
\hline Timer5 & _TIMER_5_VECTOR & 24 & OFF024<17:1> & IFSO<24> & IEC0<24> & IPC6<4:2> & IPC6<1:0> & No \\
\hline Input Capture 5 Error & _INPUT_CAPTURE_5_ERROR_VECTOR & 25 & OFF025<17:1> & IFS0<25> & IEC0<25> & IPC6<12:10> & IPC6<9:8> & Yes \\
\hline Input Capture 5 & _INPUT_CAPTURE_5_VECTOR & 26 & OFF026<17:1> & IFS0<26> & IEC0<26> & IPC6<20:18> & IPC6<17:16> & Yes \\
\hline Output Compare 5 & _OUTPUT_COMPARE_5_VECTOR & 27 & OFF027<17:1> & IFS0<27> & IEC0<27> & IPC6<28:26> & IPC6<25:24> & No \\
\hline Reserved & - & 28 & - & - & - & - & - & - \\
\hline
\end{tabular}
Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MK General Purpose (GP) Family Features" for the list of available peripherals.

\section*{PIC32MK GP/MC Family}
INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)
Persistent


 \begin{tabular}{c} 
No \\
\hline- \\
- \\
- \\
\hline Yes \\
\hline Yes
\end{tabular} \(\stackrel{\Delta}{\square}\)

 Sex
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Interrupt Source \({ }^{(1)}\)} & \multirow[t]{2}{*}{XC32 Vector Name} & \multirow[t]{2}{*}{\[
\begin{array}{|c}
\mathrm{IRQ} \\
\#
\end{array}
\]} & \multirow[t]{2}{*}{Vector\#} & \multicolumn{4}{|l|}{Interrupt Bit Location} \\
\hline & & & & Flag & Enable & Priority & Sub-priority \\
\hline Reserved & - & 29 & - & - & - & - & - \\
\hline Real Time Clock & _RTCC_VECTOR & 30 & OFF030<17:1> & IFS0<30> & IEC0<30> & IPC7<20:18> & IPC7<17:16> \\
\hline Flash Control Event & _FLASH_CONTROL_VECTOR & 31 & OFF031<17:1> & IFS0<31> & IEC0<31> & IPC7<28:26> & IPC7<25:24> \\
\hline Comparator 1 Interrupt & _COMPARATOR_1_VECTOR & 32 & OFF032<17:1> & IFS1<0> & IEC1<0> & IPC8<4:2> & IPC8<1:0> \\
\hline Comparator 2 Interrupt & _COMPARATOR_2_VECTOR & 33 & OFF033<17:1> & IFS1<1> & IEC1<1> & IPC8<12:10> & IPC8<9:8> \\
\hline USB1 Interrupts & _USB_1_VECTOR & 34 & OFF034<17:1> & IFS1<2> & IEC1<2> & IPC8<20:18> & IPC8<17:16> \\
\hline SPI1 Fault & _SPI1_FAULT_VECTOR & 35 & OFF035<17:1> & IFS1<3> & IEC1<3> & IPC8<28:26> & IPC8<25:24> \\
\hline SPI1 Receive Done & _SPI1_RX_VECTOR & 36 & OFF036<17:1> & IFS1<4> & IEC1<4> & IPC9<4:2> & IPC9<1:0> \\
\hline SPI1 Transfer Done & _SPI1_TX_VECTOR & 37 & OFF037<17:1> & IFS1<5> & IEC1<5> & IPC9<12:10> & IPC9<9:8> \\
\hline UART1 Fault & _UART1_FAULT_VECTOR & 38 & OFF038<17:1> & IFS1<6> & IEC1<6> & IPC9<20:18> & IPC9<17:16> \\
\hline UART1 Receive Done & _UART1_RX_VECTOR & 39 & OFF039<17:1> & IFS1<7> & IEC1<7> & IPC9<28:26> & IPC9<25:24> \\
\hline UART1 Transfer Done & _UART1_TX_VECTOR & 40 & OFF040<17:1> & IFS1<8> & IEC1<8> & IPC10<4:2> & IPC10<1:0> \\
\hline Reserved & - & 41 & - & - & - & - & - \\
\hline Reserved & - & 42 & - & - & - & - & - \\
\hline Reserved & - & 43 & - & - & - & - & - \\
\hline PORTA Input Change Interrupt & _CHANGE_NOTICE_A_VECTOR & 44 & OFF044<17:1> & IFS1<12> & IEC1<12> & IPC11<4:2> & IPC11<1:0> \\
\hline PORTB Input Change Interrupt & _CHANGE_NOTICE_B_VECTOR & 45 & OFF045<17:1> & IFS1<13> & IEC1<13> & IPC11<12:10> & IPC11<9:8> \\
\hline PORTC Input Change Interrupt & _CHANGE_NOTICE_C_VECTOR & 46 & OFF046<17:1> & IFS1<14> & IEC1<14> & IPC11<20:18> & IPC11<17:16> \\
\hline PORTD Input Change Interrupt & _CHANGE_NOTICE_D_VECTOR & 47 & OFF047<17:1> & IFS1<15> & IEC1<15> & IPC11<28:26> & IPC11<25:24> \\
\hline PORTE Input Change Interrupt & _CHANGE_NOTICE_E_VECTOR & 48 & OFF048<17:1> & IFS1<16> & IEC1<16> & IPC12<4:2> & IPC12<1:0> \\
\hline PORTF Input Change Interrupt & _CHANGE_NOTICE_F_VECTOR & 49 & OFF049<17:1> & IFS1<17> & IEC1<17> & IPC12<12:10> & IPC12<9:8> \\
\hline PORTG Input Change Interrupt & _CHANGE_NOTICE_G_VECTOR & 50 & OFF050<17:1> & IFS1<18> & IEC1<18> & IPC12<20:18> & IPC12<17:16> \\
\hline Parallel Master Port & _PMP_VECTOR & 51 & OFF051<17:1> & IFS1<19> & IEC1<19> & IPC12<28:26> & IPC12<25:24> \\
\hline Parallel Master Port Error & _PMP_ERROR_VECTOR & 52 & OFF052<17:1> & IFS1<20> & IEC1<20> & IPC13<4:2> & IPC13<1:0> \\
\hline
\end{tabular} This interrupt source is not available on 64-pin devices.

\footnotetext{
2: This interrupt source is not available on 100 -pin devices
}
TABLE 8-3: INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Interrupt Source \({ }^{(1)}\)} & \multirow[t]{2}{*}{XC32 Vector Name} & \multirow[t]{2}{*}{\[
\begin{array}{|c}
\mid \text { IRQ } \\
\#
\end{array}
\]} & \multirow[t]{2}{*}{Vector\#} & \multicolumn{4}{|l|}{Interrupt Bit Location} & \multirow[t]{2}{*}{Persistent Interrupt} \\
\hline & & & & Flag & Enable & Priority & Sub-priority & \\
\hline SPI2 Fault & SPI2_FAULT_VECTOR & 53 & OFF053<17:1> & IFS1<21> & IEC1<21> & IPC13<12:10> & IPC13<9:8> & Yes \\
\hline SPI2 Receive Done & _SPI2_RX_VECTOR & 54 & OFF054<17:1> & IFS1<22> & IEC1<22> & IPC13<20:18> & IPC13<17:16> & Yes \\
\hline SPI2 Transfer Done & _SPI2_TX_VECTOR & 55 & OFF055<17:1> & IFS1<23> & IEC1<23> & IPC13<28:26> & IPC13<25:24> & Yes \\
\hline UART2 Fault & UART2_FAULT_VECTOR & 56 & OFF056<17:1> & IFS1<24> & IEC1<24> & IPC14<4:2> & IPC14<1:0> & Yes \\
\hline UART2 Receive Done & _UART2_RX_VECTOR & 57 & OFF057<17:1> & IFS1<25> & IEC1<25> & IPC14<12:10> & IPC14<9:8> & Yes \\
\hline UART2 Transfer Done & UART2_TX_VECTOR & 58 & OFF058<17:1> & IFS1<26> & IEC1<26> & IPC14<20:18> & IPC14<17:16> & Yes \\
\hline Reserved & & 59 & - & - & - & - & & \\
\hline Reserved & & 60 & - & - & - & - & & \\
\hline Reserved & - & 61 & - & - & - & - & - & - \\
\hline UART3 Fault & UART3_FAULT_VECTOR & 62 & OFF062<17:1> & IFS1<30> & IEC1<30> & IPC15<20:18> & IPC15<17:16> & Yes \\
\hline UART3 Receive Done & -UART3_RX_VECTOR & 63 & OFF063<17:1> & IFS1<31> & IEC1<31> & IPC15<28:26> & IPC15<25:24> & Yes \\
\hline UART3 Transfer Done & _UART3_TX_VECTOR & 64 & OFF064<17:1> & IFS2<0> & IEC2<0> & IPC16<4:2> & IPC16<1:0> & Yes \\
\hline UART4 Fault & UART4_FAULT_VECTOR & 65 & OFF065<17:1> & IFS2<1> & IEC2<1> & IPC16<12:10> & IPC16<9:8> & Yes \\
\hline UART4 Receive Done & -UART4_RX_VECTOR & 66 & OFF066<17:1> & IFS2<2> & IEC2<2> & IPC16<20:18> & IPC16<17:16> & Yes \\
\hline UART4 Transfer Done & UART4_TX_VECTOR & 67 & OFF067<17:1> & IFS2<3> & IEC2<3> & IPC16<28:26> & IPC16<25:24> & Yes \\
\hline UART5 Fault & UART5_FAULT_VECTOR & 68 & OFF068<17:1> & IFS2<4> & IEC2<4> & IPC17<4:2> & IPC17<1:0> & Yes \\
\hline UART5 Receive Done & _UART5_RX_VECTOR & 69 & OFF069<17:1> & IFS2<5> & IEC2<5> & IPC17<12:10> & IPC17<9:8> & Yes \\
\hline UART5 Transfer Done & _UART5_TX_VECTOR & 70 & OFF070<17:1> & IFS2<6> & IEC2<6> & IPC17<20:18> & IPC17<17:16> & Yes \\
\hline CTMU Interrupt & _CTMU_VECTOR & 71 & OFF071<17:1> & IFS2<7> & IEC2<7> & IPC17<28:26> & IPC17<25:24> & Yes \\
\hline DMA Channel 0 & _DMAO_VECTOR & 72 & OFF072<17:1> & IFS2<8> & IEC2<8> & IPC18<4:2> & IPC18<1:0> & Yes \\
\hline DMA Channel 1 & DMA1_VECTOR & 73 & OFF073<17:1> & IFS2<9> & IEC2<9> & IPC18<12:10> & IPC18<9:8> & Yes \\
\hline DMA Channel 2 & DMA2_VECTOR & 74 & OFF074<17:1> & IFS2<10> & IEC2<10> & IPC18<20:18> & IPC18<17:16> & Yes \\
\hline DMA Channel 3 & -DMA3_VECTOR & 75 & OFF075<17:1> & IFS2<11> & IEC2<11> & IPC18<28:26> & IPC18<25:24> & Yes \\
\hline Timer6 & _TIMER_6_VECTOR & 76 & OFF076<17:1> & IFS2<12> & IEC2<12> & IPC19<4:2> & IPC19<1:0> & Yes \\
\hline Input Capture 6 Error & _INPUT_CAPTURE_6_ERROR_VECTOR & 77 & OFF077<17:1> & IFS2<13> & IEC2<13> & IPC19<12:10> & IPC19<9:8> & Yes \\
\hline Input Capture 6 & _INPUT_CAPTURE_6_VECTOR & 78 & OFF078<17:1> & IFS2<14> & IEC2<14> & IPC19<20:18> & IPC19<17:16> & Yes \\
\hline Output Compare 6 & _OUTPUT_COMPARE_6_VECTOR & 79 & OFF079<17:1> & IFS2<15> & IEC2<15> & IPC19<28:26> & IPC19<25:24> & Yes \\
\hline Timer7 & _TIMER_7_VECTOR & 80 & OFF080<17:1> & IFS2<16> & IEC2<16> & IPC20<4:2> & IPC20<1:0> & Yes \\
\hline Input Capture 7 Error & _INPUT_CAPTURE_7_ERROR_VECTOR & 81 & OFF081<17:1> & IFS2<17> & IEC2<17> & IPC20<12:10> & IPC20<9:8> & Yes \\
\hline Input Capture 7 & _INPUT_CAPTURE_7_VECTOR & 82 & OFF082<17:1> & IFS2<18> & IEC2<18> & IPC20<20:18> & IPC20<17:16> & Yes \\
\hline Output Compare 7 & _OUTPUT_COMPARE_7_VECTOR & 83 & OFF083<17:1> & IFS2<19> & IEC2<19> & IPC20<28:26> & IPC20<25:24> & Yes \\
\hline \multicolumn{9}{|l|}{\begin{tabular}{l}
Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MK General Purpose (GP) Family Features" for the list of available perin \\
2: This interrupt source is not available on 64 -pin devices. \\
3: This interrupt source is not available on 100 -pin devices.
\end{tabular}} \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
TABLE 8-3: INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Interrupt Source \({ }^{(1)}\)} & \multirow[t]{2}{*}{XC32 Vector Name} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { IRQ } \\
\#
\end{gathered}
\]} & \multirow[t]{2}{*}{Vector\#} & \multicolumn{4}{|l|}{Interrupt Bit Location} & \multirow[t]{2}{*}{Persistent Interrupt} \\
\hline & & & & Flag & Enable & Priority & Sub-priority & \\
\hline Timer8 & TIMER_8_VECTOR & 84 & OFF084<17:1> & IFS2<20> & IEC2<20> & IPC21<4:2> & IPC21<1:0> & Yes \\
\hline Input Capture 8 Error & INPUT_CAPTURE_8_ERROR_VECTOR & 85 & OFF085<17:1> & IFS2<21> & IEC2<21> & IPC21<12:10> & IPC21<9:8> & Yes \\
\hline Input Capture 8 & INPUT_CAPTURE_8_VECTOR & 86 & OFF086<17:1> & IFS2<22> & IEC2<22> & IPC21<20:18> & IPC21<17:16> & Yes \\
\hline Output Compare 8 & -OUTPUT_COMPARE_8_VECTOR & 87 & OFF087<17:1> & IFS2<23> & IEC2<23> & IPC21<28:26> & IPC21<25:24> & Yes \\
\hline Timer9 & -TIMER_9_VECTOR & 88 & OFF088<17:1> & IFS2<24> & IEC2<24> & IPC22<4:2> & IPC22<1:0> & Yes \\
\hline Input Capture 9 Error & _INPUT_CAPTURE_9_ERROR_VECTOR & 89 & OFF089<17:1> & IFS2<25> & IEC2<25> & IPC22<12:10> & IPC22<9:8> & Yes \\
\hline Input Capture 9 & INPUT_CAPTURE_9_VECTOR & 90 & OFF090<17:1> & IFS2<26> & IEC2<26> & IPC22<20:18> & IPC22<17:16> & Yes \\
\hline Output Compare 9 & _OUTPUT_COMPARE_9_VECTOR & 91 & OFF091<17:1> & IFS2<27> & IEC2<27> & IPC22<28:26> & IPC22<25:24> & Yes \\
\hline ADC Global Interrupt & _ADC_VECTOR & 92 & OFF092<17:1> & IFS2<28> & IEC2<28> & IPC23<4:2> & IPC23<1:0> & Yes \\
\hline Reserved & - & 93 & - & - & - & - & - & \\
\hline ADC Digital Comparator 1 & _ADC_DC1_VECTOR & 94 & OFF094<17:1> & IFS2<30> & IEC2<30> & IPC23<20:18> & IPC23<17:16> & Yes \\
\hline ADC Digital Comparator 2 & _ADC_DC2_VECTOR & 95 & OFF095<17:1> & IFS2<31> & IEC2<31> & IPC23<28:26> & IPC23<25:24> & Yes \\
\hline ADC Digital Filter 1 & _ADC_DF1_VECTOR & 96 & OFF096<17:1> & IFS3<0> & IEC3<0> & IPC24<4:2> & IPC24<1:0> & Yes \\
\hline ADC Digital Filter 2 & _ADC_DF2_VECTOR & 97 & OFF097<17:1> & IFS3<1> & IEC3<1> & IPC24<12:10> & IPC24<9:8> & Yes \\
\hline ADC Digital Filter 3 & _ADC_DF3_VECTOR & 98 & OFF098<17:1> & IFS3<2> & IEC3<2> & IPC24<20:18> & IPC24<17:16> & Yes \\
\hline ADC Digital Filter 4 & _ADC_DF4_VECTOR & 99 & OFF099<17:1> & IFS3<3> & IEC3<3> & IPC24<28:26> & IPC24<25:24> & Yes \\
\hline ADC Fault & _ADC_FAULT_VECTOR & 100 & OFF100<17:1> & IFS3<4> & IEC3<4> & IPC25<4:2> & IPC25<1:0> & Yes \\
\hline ADC End of Scan & _ADC_EOS_VECTOR & 101 & OFF101<17:1> & IFS3<5> & IEC3<5> & IPC25<12:10> & IPC25<9:8> & Yes \\
\hline ADC Ready & _ADC_ARDY_VECTOR & 102 & OFF102<17:1> & IFS3<6> & IEC3<6> & IPC25<20:18> & IPC25<17:16> & Yes \\
\hline ADC Update Ready After Suspend & ADC_URDY_VECTOR & 103 & OFF103<17:1> & IFS3<7> & IEC3<7> & IPC25<28:26> & IPC25<25:24> & Yes \\
\hline ADC First Class Channels DMA & _ADC_DMA_VECTOR & 104 & OFF104<17:1> & IFS3<8> & IEC3<8> & IPC26<4:2> & IPC26<1:0> & No \\
\hline ADC Early Group Interrupt & _ADC_EARLY_VECTOR & 105 & OFF105<17:1> & IFS3<9> & IEC3<9> & IPC26<12:10> & IPC26<9:8> & Yes \\
\hline ADC Data 0 & _ADC_DATA0_VECTOR & 106 & OFF106<17:1> & IFS3<10> & IEC3<10> & IPC26<20:18> & IPC26<17:16> & Yes \\
\hline ADC Data 1 & _ADC_DATA1_VECTOR & 107 & OFF107<17:1> & IFS3<11> & IEC3<11> & IPC26<28:26> & IPC26<25:24> & Yes \\
\hline ADC Data 2 & _ADC_DATA2_VECTOR & 108 & OFF108<17:1> & IFS3<12> & IEC3<12> & IPC26<4:2> & IPC27<1:0> & Yes \\
\hline ADC Data 3 & _ADC_DATA3_VECTOR & 109 & OFF109<17:1> & IFS3<13> & IEC3<13> & IPC27<12:10> & IPC27<9:8> & Yes \\
\hline ADC Data 4 & _ADC_DATA4_VECTOR & 110 & OFF110<17:1> & IFS3<14> & IEC3<14> & IPC27<20:18> & IPC27<17:16> & Yes \\
\hline ADC Data 5 & _ADC_DATA5_VECTOR & 111 & OFF111<17:1> & IFS3<15> & IEC3<15> & IPC27<28:26> & IPC27<25:24> & Yes \\
\hline ADC Data 6 & _ADC_DATA6_VECTOR & 112 & OFF112<17:1> & IFS3<16> & IEC3<16> & IPC28<4:2> & IPC28<1:0> & Yes \\
\hline ADC Data 7 & _ADC_DATA7_VECTOR & 113 & OFF113<17:1> & IFS3<17> & IEC3<17> & IPC28<12:10> & IPC28<9:8> & Yes \\
\hline ADC Data 8 & _ADC_DATA8_VECTOR & 114 & OFF114<17:1> & IFS3<18> & IEC3<18> & IPC28<20:18> & IPC28<17:16> & Yes \\
\hline \multicolumn{9}{|l|}{\begin{tabular}{l}
Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MK General Purpose (GP) Family Features" for the list of available p \\
2: This interrupt source is not available on 64 -pin devices. \\
3: This interrupt source is not available on 100-pin devices.
\end{tabular}} \\
\hline
\end{tabular}
TABLE 8-3: INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Interrupt Source \({ }^{(1)}\)} & \multirow[t]{2}{*}{XC32 Vector Name} & \multirow[t]{2}{*}{\[
\begin{array}{|c}
\text { IRQ } \\
\#
\end{array}
\]} & \multirow[t]{2}{*}{Vector \#} & \multicolumn{4}{|l|}{Interrupt Bit Location} & \multirow[t]{2}{*}{Persistent Interrupt} \\
\hline & & & & Flag & Enable & Priority & Sub-priority & \\
\hline ADC Data 9 & _ADC_DATA9_VECTOR & 115 & OFF115<17:1> & IFS3<19> & IEC3<19> & IPC28<28:26> & IPC28<25:24> & Yes \\
\hline ADC Data 10 & _ADC_DATA10_VECTOR & 116 & OFF116<17:1> & IFS3<20> & IEC3<20> & IPC29<4:2> & IPC29<1:0> & Yes \\
\hline ADC Data 11 & _ADC_DATA11_VECTOR & 117 & OFF117<17:1> & IFS3<21> & IEC3<21> & IPC29<12:10> & IPC29<9:8> & Yes \\
\hline ADC Data 12 & ADC_DATA12_VECTOR & 118 & OFF118<17:1> & IFS3<22> & IEC3<22> & IPC29<20:18> & IPC29<17:16> & Yes \\
\hline ADC Data 13 & _ADC_DATA13_VECTOR & 119 & OFF119<17:1> & IFS3<23> & IEC3<23> & IPC29<28:26> & IPC29<25:24> & Yes \\
\hline ADC Data 14 & _ADC_DATA14_VECTOR & 120 & OFF120<17:1> & IFS3<24> & IEC3<24> & IPC30<4:2> & IPC30<1:0> & Yes \\
\hline ADC Data 15 & _ADC_DATA15_VECTOR & 121 & OFF121<17:1> & IFS3<25> & IEC3<25> & IPC30<12:10> & IPC30<9:8> & Yes \\
\hline ADC Data 16 & _ADC_DATA16_VECTOR & 122 & OFF122<17:1> & IFS3<26> & IEC3<26> & IPC30<20:18> & IPC30<17:16> & Yes \\
\hline ADC Data 17 & -ADC_DATA17_VECTOR & 123 & OFF123<17:1> & IFS3<27> & IEC3<27> & IPC30<28:26> & IPC30<25:24> & Yes \\
\hline ADC Data 18 & -ADC_DATA18_VECTOR & 124 & OFF124<17:1> & IFS3<28> & IEC3<28> & IPC31<4:2> & IPC31<1:0> & Yes \\
\hline ADC Data 19 & _ADC_DATA19_VECTOR & 125 & OFF125<17:1> & IFS3<29> & IEC3<29> & IPC31<12:10> & IPC31<9:8> & Yes \\
\hline ADC Data 20 & -ADC_DATA20_VECTOR & 126 & OFF126<17:1> & IFS3<30> & IEC3<30> & IPC31<20:18> & IPC31<17:16> & Yes \\
\hline ADC Data 21 & _ADC_DATA21_VECTOR & 127 & OFF127<17:1> & IFS3<31> & IEC3<31> & IPC31<28:26> & IPC31<25:24> & Yes \\
\hline ADC Data 22 & _ADC_DATA22_VECTOR & 128 & OFF128<17:1> & IFS4<0> & IEC4<0> & IPC32<4:2> & IPC32<1:0> & Yes \\
\hline ADC Data 23 & _ADC_DATA23_VECTOR & 129 & OFF129<17:1> & IFS4<1> & IEC4<1> & IPC32<12:10> & IPC32<9:8> & Yes \\
\hline ADC Data 24 & _ADC_DATA24_VECTOR & 130 & OFF130<17:1> & IFS4<2> & IEC4<2> & IPC32<20:18> & IPC32<17:16> & Yes \\
\hline ADC Data 25 & -ADC_DATA25_VECTOR & 131 & OFF131<17:1> & IFS4<3> & IEC4<3> & IPC32<28:26> & IPC32<25:24> & Yes \\
\hline ADC Data 26 & ADC_DATA26_VECTOR & 132 & OFF132<17:1> & IFS4<4> & IEC4<4> & IPC33<4:2> & IPC33<1:0> & Yes \\
\hline ADC Data 27 & _ADC_DATA27_VECTOR & 133 & OFF133<17:1> & IFS4<5> & IEC4<5> & IPC33<12:10> & IPC33<9:8> & Yes \\
\hline Reserved & - & 134 & - & - & - & - & - & - \\
\hline Reserved & - & 135 & - & - & - & - & - & - \\
\hline Reserved & - & 136 & - & - & - & - & - & - \\
\hline Reserved & - & 137 & - & - & - & - & - & - \\
\hline Reserved & - & 138 & - & - & - & - & - & - \\
\hline ADC Data 33 & _ADC_DATA33_VECTOR & 139 & OFF139<17:1> & IFS4<11> & IEC4<11> & IPC34<28:26> & IPC34<25:24> & Yes \\
\hline ADC Data 34 & _ADC_DATA34_VECTOR & 140 & OFF140<17:1> & IFS4<12> & IEC4<12> & IPC35<4:2> & IPC35<1:0> & Yes \\
\hline ADC Data 35 & -ADC_DATA35_VECTOR & 141 & OFF141<17:1> & IFS4<13> & IEC4<13> & IPC35<12:10> & IPC35<9:8> & Yes \\
\hline ADC Data 36 & _ADC_DATA36_VECTOR & 142 & OFF142<17:1> & IFS4<14> & IEC4<14> & IPC35<20:18> & IPC35<17:16> & Yes \\
\hline ADC Data 37 & -ADC_DATA37_VECTOR & 143 & OFF143<17:1> & IFS4<15> & IEC4<15> & IPC35<28:26> & IPC35<25:24> & Yes \\
\hline ADC Data 38 & _ADC_DATA38_VECTOR & 144 & OFF144<17:1> & IFS4<16> & IEC4<16> & IPC36<4:2> & IPC36<1:0> & Yes \\
\hline ADC Data 39 & _ADC_DATA39_VECTOR & 145 & OFF145<17:1> & IFS4<17> & IEC4<17> & IPC36<12:10> & |PC36<9:8> & Yes \\
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
Note 1: Not all interrupt sources are available on all devices. See \\
2: This interrupt source is not available on 64 -pin devices. \\
3: This interrupt source is not available on 100 -pin devices.
\end{tabular}} & & MK General Pur & se (GP) Fa & mily Featu & res" for the list & f available pe & \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
TABLE 8-3: INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Interrupt Source \({ }^{(1)}\)} & \multirow[t]{2}{*}{XC32 Vector Name} & \multirow[t]{2}{*}{\[
\begin{array}{|c}
\hline \text { IRQ } \\
\#
\end{array}
\]} & \multirow[t]{2}{*}{Vector\#} & \multicolumn{4}{|l|}{Interrupt Bit Location} & \multirow[t]{2}{*}{Persistent Interrupt} \\
\hline & & & & Flag & Enable & Priority & Sub-priority & \\
\hline ADC Data 40 & ADC_DATA40_VECTOR & 146 & OFF146<17:1> & IFS4<18> & IEC4<18> & IPC36<20:18> & IPC36<17:16> & Yes \\
\hline ADC Data 41 & ADC_DATA41_VECTOR & 147 & OFF147<17:1> & IFS4<19> & IEC4<19> & IPC36<28:26> & IPC36<25:24> & Yes \\
\hline Reserved & - & 148 & - & - & - & - & - & - \\
\hline Reserved & & 149 & - & - & - & - & - & \\
\hline Reserved & - & 150 & - & - & - & - & - & - \\
\hline ADC Data 45 & _ADC_DATA45_VECTOR & 151 & OFF151<17:1> & IFS4<23> & IEC4<23> & IPC37<28:26> & IPC37<25:24> & Yes \\
\hline ADC Data 46 & _ADC_DATA46_VECTOR & 152 & OFF152<17:1> & IFS4<24> & IEC4<24> & IPC38<4:2> & IPC38<1:0> & Yes \\
\hline ADC Data 47 & -ADC_DATA47_VECTOR & 153 & OFF153<17:1> & IFS4<25> & IEC4<25> & IPC38<12:10> & IPC38<9:8> & Yes \\
\hline ADC Data 48 & _ADC_DATA48_VECTOR & 154 & OFF154<17:1> & IFS4<26> & IEC4<26> & IPC38<20:18> & IPC38<17:16> & Yes \\
\hline ADC Data 49 & _ADC_DATA49_VECTOR & 155 & OFF155<17:1> & IFS4<27> & IEC4<27> & IPC38<28:26> & IPC38<25:24> & Yes \\
\hline ADC Data 50 & _ADC_DATA50_VECTOR & 156 & OFF156<17:1> & IFS4<28> & IEC4<28> & IPC39<4:2> & IPC39<1:0> & Yes \\
\hline ADC Data 51 & _ADC_DATA51_VECTOR & 157 & OFF157<17:1> & IFS4<29> & IEC4<29> & IPC39<12:10> & IPC39<9:8> & Yes \\
\hline ADC Data 52 & -ADC_DATA52_VECTOR & 158 & OFF158<17:1> & IFS4<30> & IEC4<30> & IPC39<20:18> & IPC39<17:16> & Yes \\
\hline ADC Data 53 & -ADC_DATA53_VECTOR & 159 & OFF159<17:1> & IFS4<31> & IEC4<31> & IPC39<28:26> & IPC39<25:24> & Yes \\
\hline Comparator 3 Interrupt & _COMPARATOR_3_VECTOR & 160 & OFF160<17:1> & IFS5<0> & IEC5<0> & IPC40<4:2> & IPC40<1:0> & Yes \\
\hline Comparator 4 Interrupt & _COMPARATOR_4_VECTOR & 161 & OFF161<17:1> & IFS5<1> & IEC5<1> & IPC40<12:10> & IPC40<9:8> & Yes \\
\hline Comparator 5 Interrupt & _COMPARATOR_5_VECTOR & 162 & OFF162<17:1> & IFS5<2> & IEC5<2> & IPC40<20:18> & IPC40<17:16> & Yes \\
\hline Reserved & - & 163 & - & - & - & - & - & \\
\hline UART6 Fault & _UART6_FAULT_VECTOR & 164 & OFF164<17:1> & IFS5<4> & IEC5<4> & IPC41<4:2> & IPC41<1:0> & Yes \\
\hline UART6 Receive Done & _UART6_RX_VECTOR & 165 & OFF165<17:1> & IFS5<5> & IEC5<5> & IPC41<12:10> & IPC41<9:8> & Yes \\
\hline UART6 Transfer Done & _UART6_TX_VECTOR & 166 & OFF166<17:1> & IFS5<6> & IEC5<6> & IPC41<20:18> & IPC41<17:16> & Yes \\
\hline CAN1 Global Interrupt & _CAN1_VECTOR & 167 & OFF167<17:1> & IFS5<7> & IEC5<7> & IPC41<28:26> & IPC41<25:24> & Yes \\
\hline CAN2 Global Interrupt & _CAN2_VECTOR & 168 & OFF168<17:1> & IFS5<8> & IEC5<8> & IPC42<4:2> & IPC42<1:0> & Yes \\
\hline QEI1 Interrupt & _QEI1_VECTOR & 169 & OFF169<17:1> & IFS5<9> & IEC5<9> & IPC42<12:10> & IPC42<9:8> & Yes \\
\hline QEI2 Interrupt & _QEI2_VECTOR & 170 & OFF170<17:1> & IFS5<10> & IEC5<10> & IPC42<20:18> & IPC42<17:16> & Yes \\
\hline PWM Primary Event & _PWM_PRI_VECTOR & 171 & OFF171<17:1> & IFS5<11> & IEC5<11> & IPC42<28:26> & IPC42<25:24> & Yes \\
\hline PWM Sec Event & _PWM_SEC_VECTOR & 172 & OFF172<17:1> & IFS5<12> & IEC5<12> & IPC43<4:2> & IPC43<1:0> & Yes \\
\hline \begin{tabular}{l}
PWM1 Combined Interrupt (Period, \\
Fault, Trigger, Current-Limit)
\end{tabular} & _PWM1_VECTOR & 173 & OFF173<17:1> & IFS5<13> & IEC5<13> & IPC43<12:10> & IPC43<9:8> & Yes \\
\hline \begin{tabular}{l}
PWM2 Combined Interrupt (Period, \\
Fault, Trigger, Current-Limit)
\end{tabular} & _PWM2_VECTOR & 174 & OFF174<17:1> & IFS5<14> & IEC5<14> & IPC43<20:18> & IPC43<17:16> & Yes \\
\hline \multicolumn{9}{|l|}{\begin{tabular}{l}
Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MK General Purpose (GP) Family Features" for the list of available p \\
2: This interrupt source is not available on 64-pin devices. \\
3: This interrupt source is not available on 100 -pin devices.
\end{tabular}} \\
\hline
\end{tabular}
TABLE 8-3: INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Interrupt Source \({ }^{(1)}\)} & \multirow[t]{2}{*}{XC32 Vector Name} & \multirow[t]{2}{*}{IRQ} & \multirow[t]{2}{*}{Vector\#} & \multicolumn{4}{|l|}{Interrupt Bit Location} & \multirow[t]{2}{*}{Persistent Interrupt} \\
\hline & & & & Flag & Enable & Priority & Sub-priority & \\
\hline PWM3 Combined Interrupt (Period, Fault, Trigger, Current-Limit) & -PWM3_VECTOR & 175 & OFF175<17:1> & IFS5<15> & IEC5<15> & IPC43<28:26> & IPC43<25:24> & Yes \\
\hline \begin{tabular}{l}
PWM4 Combined Interrupt (Period, \\
Fault, Trigger, Current-Limit)
\end{tabular} & _PWM4_VECTOR & 176 & OFF176<17:1> & IFS5<16> & IEC5<16> & IPC44<4:2> & IPC44<1:0> & Yes \\
\hline PWM5 Interrupt (Period, Fault, Trigger, Current-Limit) & _PWM5_VECTOR & 177 & OFF177<17:1> & IFS5<17> & IEC5<17> & IPC44<12:10> & IPC44<9:8> & Yes \\
\hline PWM6 Interrupt (Period, Fault, Trigger, Current-Limit) & _PWM6_VECTOR & 178 & OFF178<17:1> & IFS5<18> & IEC5<18> & IPC44<20:18> & IPC44<17:16> & Yes \\
\hline Reserved & - & 179 & - & - & - & - & - & - \\
\hline Reserved & - & 180 & - & - & - & - & - & - \\
\hline Reserved & - & 181 & - & - & - & - & - & - \\
\hline DMA Channel 4 & -DMA4_VECTOR & 182 & OFF182<17:1> & IFS5<22> & IEC5<22> & IPC45<20:18> & IPC45<17:16> & Yes \\
\hline DMA Channel 5 & -DMA5_VECTOR & 183 & OFF183<17:1> & IFS5<23> & IEC5<23> & IPC45<28:26> & IPC45<25:24> & Yes \\
\hline DMA Channel 6 & DMA6_VECTOR & 184 & OFF184<17:1> & IFS5<24> & IEC5<24> & IPC46<4:2> & IPC46<1:0> & Yes \\
\hline DMA Channel 7 & _DMA7_VECTOR & 185 & OFF185<17:1> & IFS5<25> & IEC5<25> & IPC46<12:10> & IPC46<9:8> & Yes \\
\hline Data EEPROM Global Interrupt & _DATA_EE_VECTOR & 186 & OFF186<17:1> & IFS5<26> & IEC5<26> & IPC46<20:18> & IPC46<17:16> & Yes \\
\hline CAN3 Global Interrupt & CAN3_VECTOR & 187 & OFF187<17:1> & IFS5<27> & IEC5<27> & IPC46<28:26> & IPC46<25:24> & Yes \\
\hline CAN4 Global Interrupt & _CAN4_VECTOR & 188 & OFF188<17:1> & IFS5<28> & IEC5<28> & IPC47<4:2> & IPC47<1:0> & Yes \\
\hline QEI3 Interrupt & _QEI2_VECTOR & 189 & OFF189<17:1> & IFS5<29> & IEC5<29> & IPC47<12:10> & IPC47<9:8> & Yes \\
\hline QEI4 Interrupt & _QEI3_VECTOR & 190 & OFF190<17:1> & IFS5<30> & IEC5<30> & IPC47<20:18> & IPC47<17:16> & Yes \\
\hline QEI5 Interrupt & -QEI5_VECTOR & 191 & OFF191<17:1> & IFS5<31> & IEC5<31> & IPC47<28:26> & IPC47<25:24> & Yes \\
\hline QEI6 Interrupt & -QEI6_VECTOR & 192 & OFF192<17:1> & IFS6<0> & IEC6<0> & IPC48<4:2> & IPC48<1:0> & Yes \\
\hline Reserved & - & 193 & - & - & - & - & - & - \\
\hline Reserved & - & 194 & - & - & - & - & - & - \\
\hline Reserved & - & 195 & - & - & - & - & - & - \\
\hline Reserved & - & 196 & - & - & - & - & - & - \\
\hline Input Capture 10 Error & _INPUT_CAPTURE_10_ERROR_VECTOR & 197 & OFF197<17:1> & IFS6<5> & IEC6<5> & IPC49<12:10> & IPC49<9:8> & Yes \\
\hline Input Capture 10 & _INPUT_CAPTURE_10_VECTOR & 198 & OFF198<17:1> & IFS6<6> & IE6<6> & IPC49<20:18> & IPC49<17:16> & Yes \\
\hline Output Compare 10 & _OUTPUT_COMPARE_10_VECTOR & 199 & OFF199<17:1> & IFS6<7> & IEC6<7> & IPC49<28:26> & IPC49<25:24> & Yes \\
\hline Input Capture 11 Error & _INPUT_CAPTURE_11_ERROR_VECTOR & 200 & OFF200<17:1> & IFS6<8> & IEC6<8> & IPC50<4:2> & IPC50<1:0> & Yes \\
\hline Input Capture 11 & _INPUT_CAPTURE_11_VECTOR & 201 & OFF201<17:1> & IFS6<9> & IEC6<9> & IPC50<12:10> & IPC50<9:8> & Yes \\
\hline \multicolumn{9}{|l|}{\begin{tabular}{l}
Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MK General Purpose (GP) Family Features" for the list of available p \\
2: This interrupt source is not available on 64 -pin devices. \\
3: This interrupt source is not available on 100-pin devices.
\end{tabular}} \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
TABLE 8-3: INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Interrupt Source \({ }^{(1)}\)} & \multirow[t]{2}{*}{XC32 Vector Name} & \multirow[t]{2}{*}{\[
\begin{array}{|c}
\mathrm{IRQ} \\
\#
\end{array}
\]} & \multirow[t]{2}{*}{Vector\#} & \multicolumn{4}{|l|}{Interrupt Bit Location} & \multirow[t]{2}{*}{Persistent Interrupt} \\
\hline & & & & Flag & Enable & Priority & Sub-priority & \\
\hline Output Compare 11 & _OUTPUT_COMPARE_11_VECTOR & 202 & OFF202<17:1> & IFS6<10> & IEC6<10> & IPC50<20:18> & IPC50<17:16> & Yes \\
\hline Input Capture 12 Error & _INPUT_CAPTURE_12_ERROR_VECTOR & 203 & OFF203<17:1> & IFS6<11> & IEC6<11> & IPC50<28:26> & IPC50<25:24> & Yes \\
\hline Input Capture 12 & _INPUT_CAPTURE_12_VECTOR & 204 & OFF204<17:1> & IFS6<12> & IEC6<12> & IPC51<4:2> & IPC51<1:0> & Yes \\
\hline Output Compare 12 & _OUTPUT_COMPARE_12_VECTOR & 205 & OFF205<17:1> & IFS6<13> & IEC6<13> & IPC51<12:10> & IPC51<9:8> & Yes \\
\hline Input Capture 13 Error & _INPUT_CAPTURE_13_ERROR_VECTOR & 206 & OFF206<17:1> & IFS6<14> & IEC6<14> & IPC51<20:18> & IPC51<17:16> & Yes \\
\hline Input Capture 13 & _INPUT_CAPTURE_13_VECTOR & 207 & OFF207<17:1> & IFS6<15> & IEC6<15> & IPC51<28:26> & IPC51<25:24> & Yes \\
\hline Output Compare 13 & _OUTPUT_COMPARE_13_VECTOR & 208 & OFF208<17:1> & IFS6<16> & IEC6<16> & IPC52<4:2> & IPC52<1:0> & Yes \\
\hline Input Capture 14 Error & _INPUT_CAPTURE_14_ERROR_VECTOR & 209 & OFF209<17:1> & IFS6<17> & IEC6<17> & IPC52<12:10> & IPC52<9:8> & Yes \\
\hline Input Capture 14 & _INPUT_CAPTURE_14_VECTOR & 210 & OFF210<17:1> & IFS6<18> & IEC6<18> & IPC52<20:18> & IPC52<17:16> & Yes \\
\hline Output Compare 14 & _OUTPUT_COMPARE_14_VECTOR & 211 & OFF211<17:1> & IFS6<19> & IEC6<19> & IPC52<28:26> & IPC52<25:24> & Yes \\
\hline Input Capture 15 Error & _INPUT_CAPTURE_15_ERROR_VECTOR & 212 & OFF212<17:1> & IFS6<20> & IEC6<20> & IPC53<4:2> & IPC53<1:0> & Yes \\
\hline Input Capture 15 & _INPUT_CAPTURE_15_VECTOR & 213 & OFF213<17:1> & IFS6<21> & IEC6<21> & IPC53<12:10> & IPC53<9:8> & Yes \\
\hline Output Compare 15 & _OUTPUT_COMPARE_15_VECTOR & 214 & OFF214<17:1> & IFS6<22> & IEC6<22> & IPC53<20:18> & IPC53<17:16> & Yes \\
\hline Input Capture 16 Error & _INPUT_CAPTURE_16_ERROR_VECTOR & 215 & OFF215<17:1> & IFS6<23> & IEC6<23> & IPC53<28:26> & IPC53<25:24> & Yes \\
\hline Input Capture 16 & _INPUT_CAPTURE_16_VECTOR & 216 & OFF216<17:1> & IFS6<24> & IEC6<24> & IPC54<4:2> & IPC54<1:0> & Yes \\
\hline Output Compare 16 & _OUTPUT_COMPARE_16_VECTOR & 217 & OFF217<17:1> & IFS6<25> & IEC6<25> & IPC54<12:10> & IPC54<9:8> & Yes \\
\hline SPI3 Fault & _SPI3_FAULT_VECTOR & 218 & OFF218<17:1> & IFS6<26> & IEC6<26> & IPC54<20:18> & IPC54<17:16> & Yes \\
\hline SPI3 Receive Done & _SPI3_RX_VECTOR & 219 & OFF219<17:1> & IFS6<27> & IEC6<27> & IPC54<28:26> & IPC54<25:24> & Yes \\
\hline SPI3 Transfer Done & _SPI3_TX_VECTOR & 220 & OFF220<17:1> & IFS6<28> & IEC6<28> & IPC55<4:2> & IPC55<1:0> & Yes \\
\hline SPI4 Fault & _SPI4_FAULT_VECTOR & 221 & OFF221<17:1> & IFS6<29> & IEC6<29> & IPC55<12:10> & IPC55<9:8> & Yes \\
\hline SPI4 Receive Done & _SPI4_RX_VECTOR & 222 & OFF222<17:1> & IFS6<30> & IEC6<30> & IPC55<20:18> & IPC55<17:16> & Yes \\
\hline SPI4 Transfer Done & _SPI4_TX_VECTOR & 223 & OFF223<17:1> & IFS6<31> & IEC6<31> & IPC55<28:26> & IPC55<25:24> & Yes \\
\hline SPI5 Fault & _SPI5_FAULT_VECTOR & 224 & OFF224<17:1> & IFS7<0> & IEC7<0> & IPC56<4:2> & IPC56<1:0> & Yes \\
\hline SPI5 Receive Done & _SPI5_RX_VECTOR & 225 & OFF225<17:1> & IFS7<1> & IEC7<1> & IPC56<12:10> & IPC56<9:8> & Yes \\
\hline SPI5 Transfer Done & _SPI5_TX_VECTOR & 226 & OFF226<17:1> & IFS7<2> & IEC7<2> & IPC56<20:18> & IPC56<17:16> & Yes \\
\hline SPI6 Fault & _SPI6_FAULT_VECTOR & 227 & OFF227<17:1> & IFS7<3> & IEC7<3> & IPC56<28:26> & IPC56<25:24> & Yes \\
\hline SPI6 Receive Done & _SPI6_RX_VECTOR & 228 & OFF228<17:1> & IFS7<4> & IEC7<4> & IPC57<4:2> & IPC57<1:0> & Yes \\
\hline SPI6 Transfer Done & _SPI6_TX_VECTOR & 229 & OFF229<17:1> & IFS7<5> & IEC7<5> & IPC57<12:10> & IPC57<9:8> & Yes \\
\hline System Bus Protection Violation & _SYSTEM_BUS_PROTECTION_VECTOR & 230 & OFF230<17:1> & IFS7<6> & IEC7<6> & IPC57<20:18> & IPC57<17:16> & Yes \\
\hline Reserved & - & 231 & - & - & - & - & - & - \\
\hline Reserved & - & 232 & - & - & - & - & - & - \\
\hline
\end{tabular}
TABLE 8-3: INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Interrupt Source \({ }^{(1)}\)} & \multirow[t]{2}{*}{XC32 Vector Name} & \multirow[t]{2}{*}{IRQ} & \multirow[t]{2}{*}{Vector\#} & \multicolumn{4}{|l|}{Interrupt Bit Location} & \multirow[t]{2}{*}{Persistent Interrupt} \\
\hline & & & & Flag & Enable & Priority & Sub-priority & \\
\hline Reserved & - & 233 & - & - & - & - & - & - \\
\hline Reserved & - & 234 & - & - & - & - & - & - \\
\hline Reserved & - & 235 & - & - & - & - & - & - \\
\hline Reserved & - & 236 & - & - & - & - & - & - \\
\hline Reserved & - & 237 & - & - & - & - & - & - \\
\hline PWM7 Interrupt (Period, Fault, Trigger, Current-Limit) & _PWM7_VECTOR & 238 & OFF238<17:1> & IFS7<14> & IEC7<14> & IPC59<20:18> & IPC59<17:16> & Yes \\
\hline PWM8 Interrupt (Period, Fault, Trigger, Current-Limit) & _PWM8_VECTOR & 239 & OFF239<17:1> & IFS7<15> & IEC7<15> & IPC59<28:26> & IPC59<25:24> & Yes \\
\hline PWM9 Interrupt (Period, Fault, Trigger, Current-Limit) & _PWM9_VECTOR & 240 & OFF240<17:1> & IFS7<16> & IEC7<16> & IPC60<4:2> & IPC60<1:0> & Yes \\
\hline PWM10 Interrupt (Period, Fault, Trigger, Current-Limit) & _PWM10_VECTOR & 241 & OFF241<17:1> & IFS7<17> & IEC7<17> & IPC60<12:10> & IPC60<9:8> & Yes \\
\hline PWM11 Interrupt (Period, Fault, Trigger, Current-Limit) & _PWM11_VECTOR & 242 & OFF242<17:1> & IFS7<18> & IEC7<18> & IPC60<20:18> & IPC60<17:16> & Yes \\
\hline PWM12 Interrupt (Period, Fault, Trigger, Current-Limit) & _PWM12_VECTOR & 243 & OFF243<17:1> & IFS7<19> & IEC7<19> & IPC60<28:26> & IPC60<25:24> & Yes \\
\hline USB2 Combined Interrupt \({ }^{(2)}\) & _USB_2_VECTOR & 244 & OFF244<17:1> & IFS7<20> & IEC7<20> & IPC61<4:2> & IPC61<1:0> & Yes \\
\hline ADC Digital Comparator 3 & _ADC_DC3_VECTOR & 245 & OFF245<17:1> & IFS7<21> & IEC7<21> & IPC61<12:10> & IPC61<9:8> & Yes \\
\hline ADC Digital Comparator 4 & _ADC_DC4_VECTOR & 246 & OFF246<17:1> & IFS7<22> & IEC7<22> & IPC61<20:18> & IPC61<17:16> & Yes \\
\hline Reserved & - & 247 & - & - & - & - & - & - \\
\hline Reserved & - & 248 & - & - & - & - & - & - \\
\hline Reserved & - & 249 & - & - & - & - & - & - \\
\hline Reserved & - & 250 & - & - & - & - & - & - \\
\hline Reserved & - & 251 & - & - & - & - & - & - \\
\hline Reserved & - & 252 & - & - & - & - & - & - \\
\hline Reserved & - & 253 & - & - & - & - & - & - \\
\hline Core Performance Counter Interrupt & _CORE_PERF_COUNT_VECTOR & 254 & OFF254<17:1> & IFS7<30> & IEC7<30> & IPC63<20:18> & IPC63<17:16> & - \\
\hline Fast Debug Channel Interrupt & _CORE_FAST_DEBUG_CHAN_VECTOR & 255 & OFF255<17:1> & IFS7<31> & IEC7<31> & IPC63<28:26> & IPC63<25:24> & - \\
\hline
\end{tabular}

\footnotetext{
Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MK General Purpose (GP) Family Features" for the list of available peripherals. This interrupt source is not available on 64-pin devices.
This interrupt source is not available on 100 -pin devices
\(\because \ddot{\sim} \ddot{\sim}\)
}

\section*{PIC32MK GP/MC Family}
Interrupt Control Registers
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{TABLE 8-4:} & \multicolumn{17}{|l|}{INTERRUPT REGISTER MAP} \\
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0000} & \multirow[t]{2}{*}{INTCON} & 31:16 & \multicolumn{8}{|l|}{SWNMIKEY<7:0>} & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & MVEC & - & \multicolumn{3}{|l|}{TPC<2:0>} & - & - & - & INT4EP & INT3EP & INT2EP & INT1EP & INTOEP & 0000 \\
\hline \multirow[t]{2}{*}{0010} & \multirow[t]{2}{*}{PRISS} & 31:16 & \multicolumn{4}{|l|}{PRI7SS<3:0>} & \multicolumn{4}{|l|}{PRI6SS<3:0>} & \multicolumn{4}{|l|}{PRI5SS<3:0>} & \multicolumn{4}{|l|}{PRI4SS<3:0>} & 0000 \\
\hline & & 15:0 & \multicolumn{4}{|l|}{PRI3SS<3:0>} & \multicolumn{4}{|l|}{PRI2SS<3:0>} & \multicolumn{4}{|l|}{PRI1SS<3:0>} & - & - & - & SSO & 0000 \\
\hline \multirow[t]{2}{*}{0020} & \multirow[t]{2}{*}{INTSTAT} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & \multicolumn{3}{|l|}{SRIPL<2:0>} & \multicolumn{8}{|l|}{SIRQ<7:0>} & 0000 \\
\hline 0030 & IPTMR & \begin{tabular}{|l|}
\hline \(31: 16\) \\
\hline \(15: 0\) \\
\hline
\end{tabular} & \multicolumn{16}{|l|}{IPTMR<31:0>} & -0000 \\
\hline \multirow[t]{2}{*}{0040} & \multirow[t]{2}{*}{\(\mathrm{IFSO} 0^{(7)}\)} & 31:16 & FCEIF & RTCCIF & - & - & OC5IF & IC5IF & IC5EIF & T5IF & INT4IF & OC4IF & IC4IF & IC4EIF & T4IF & INT3IF & OC3IF & IC3IF & 0000 \\
\hline & & 15:0 & IC3EIF & T3IF & INT2IF & OC2IF & IC2IF & IC2EIF & T2IF & INT1IF & OC1IF & IC1IF & IC1EIF & T1IF & INTOIF & CS1IF & CSOIF & CTIF & 0000 \\
\hline \multirow[t]{2}{*}{0050} & \multirow[t]{2}{*}{\(\mathrm{FFS} 1^{(7)}\)} & 31:16 & U3RXIF & U3EIF & - & - & - & U2TXIF & U2RXIF & U2EIF & SPI2TXIF & SPI2RXIF & SPI2EIF & PMPEIF & PMPIF & CNGIF & CNFIF & CNEIF & 0000 \\
\hline & & 15:0 & CNDIF & CNCIF & CNBIF & CNAIF & - & - & - & U1TXIF & U1RXIF & U1EIF & SPI1TXIF & SPI1RXIF & SPI1EIF & USB1IF & CMP2IF & CMP1IF & 0000 \\
\hline \multirow[t]{2}{*}{0060} & \multirow[t]{2}{*}{\(\mathrm{IFS2}{ }^{(7)}\)} & 31:16 & AD1DC2IF & AD1DC1IF & - & AD1IF & OC91F & IC9IF & IC9EIF & T91F & OC8IF & IC8IF & IC8EIF & T8IF & OC7IF & IC7IF & IC7EIF & T7IF & 0000 \\
\hline & & 15:0 & OC6IF & IC6IF & IC6EIF & T6IF & DMA3IF & DMA21F & DMA1IF & DMAOIF & CTMUIF & U5TXIF & U5RXIF & U5EIF & U4TXIF & U4RXIF & U4EIF & U3TXIF & 0000 \\
\hline \multirow[t]{2}{*}{0070} & \multirow[t]{2}{*}{\(\mathrm{FFS3}{ }^{(7)}\)} & 31:16 & AD1D21IF & AD1D20IF & AD1D19IF & AD1D18IF & AD1D17IF & AD1D16IF & AD1D15IF & AD1D14IF & AD1D13IF & AD1D12IF & AD1D11IF & AD1D10IF & AD1D9IF & AD1D8IF & AD1D7IF & AD1D6IF & 0000 \\
\hline & & 15:0 & AD1D5IF & AD1D4IF & AD1D3IF & AD1D2IF & AD1D1F & AD1D0IF & AD1G1IF & AD1FCBTIF & AD1RSIF & AD1ARIF & AD1EOSIF & AD1F1IF & AD1DF4IF & AD1DF3IF & AD1DF2IF & AD1DF1IF & 0000 \\
\hline \multirow[t]{2}{*}{0080} & \multirow[t]{2}{*}{\(\mathrm{FFS4}{ }^{(7)}\)} & 31:16 & AD1D53IF & AD1D52IF & AD1D51IF & AD1D50IF & AD1D49IF & AD1D48IF & AD1D47IF & AD1D46IF & AD1D45IF & - & - & - & AD1D41IF & AD1D40IF & AD1D39IF & AD1D38IF & 0000 \\
\hline & & 15:0 & AD1D37IF & AD1D36IF & AD1D35IF & AD1D34IF & AD1D33IF & - & - & - & - & - & AD1D27IF & AD1D26IF & AD1D25IF & AD1D24IF & AD1D23IF & AD1D22IF & 0000 \\
\hline \multirow[t]{2}{*}{0090} & \multirow[t]{2}{*}{IFS5 \({ }^{(7)}\)} & 31:16 & QEI5IF & QEI4IF & QEI3IF & CAN4IF \({ }^{(3)}\) & CAN31F \({ }^{(3)}\) & DATAEEIF & DMA7IF & DMA6IF & DMA5IF & DMA4IF & - & - & - & PWM6IF & PWM5IF & PWM4IF & 0000 \\
\hline & & 15:0 & PWM31F & PWM2IF & PWM1IF & PWM SEVTIF & PWM PEVTIF & QEI2IF & QEI11F & CAN2IF \({ }^{(3)}\) & CAN1IF \({ }^{(3)}\) & U6TXIF & U6RXIF & U6EIF & - & CMP5IF & CMP4IF & CMP3IF & 0000 \\
\hline \multirow[t]{2}{*}{00A0} & \multirow[t]{2}{*}{IFS6 \({ }^{(7)}\)} & 31:16 & SPI4TXIF & SPI4RXIF & SPI4EIF & SPI3TXIF & SPI3RXIF & SPI3EIF & OC16IF & IC16IF & IC16EIF & OC15IF & IC15IF & IC15EIF & OC14IF & C14IF & IC14EIF & OC13IF & 0000 \\
\hline & & 15:0 & IC13IF & IC13EIF & OC12IF & IC12IF & IC12EIF & OC11IF & IC11IF & IC11EIF & OC10IF & IC10IF & IC10EIF & - & - & - & - & QEI6IF & 0000 \\
\hline \multirow[t]{2}{*}{00B0} & \multirow[t]{2}{*}{\(\mathrm{FFS7}{ }^{(7)}\)} & 31:16 & - & CPCIF & - & - & - & - & - & - & - & AD1DC4IF & AD1DC3IF & USB2IF \({ }^{(2)}\) & PWM12IF & PWM11IF & PWM10IF & PWM9IF & 0000 \\
\hline & & 15:0 & PWM8IF & PWM7IF & - & - & - & - & - & - & - & SBIF & SPI6TXIF & SPI6RXIF & SPI6EIF & SPI5TXIF & SPI5RXIF & SPI5EIF & 0000 \\
\hline \multirow[t]{2}{*}{00CO} & \multirow[t]{2}{*}{IEC0} & 31:16 & FCEIE & RTCCIE & - & - & OC5IE & IC5IE & IC5EIE & T5IE & INT4IE & OC4IE & IC4IE & IC4EIE & T4IE & INT3IE & OC3IE & IC3IE & 0000 \\
\hline & & 15:0 & IC3EIE & T3IE & INT2IE & OC2IE & IC2IE & IC2EIE & T2IE & INT1IE & OC1IE & IC1IE & IC1EIE & T1IE & INTOIE & CS1IE & CSOIE & CTIE & 0000 \\
\hline
\end{tabular}
Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and
in devic
This bit is not available on 100 -pin devices.
Bits \(31,30,29\), and bits 5 through 0 are not available on 64 -pin and 100-pin devices; bit 22 is not available on 64 -pin devices.


\footnotetext{
user software after an IFSx user bit interrogation
}
INTERRUPT REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & \(25 / 9\) & 24/8 & \(23 / 7\) & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{00D0} & \multirow[t]{2}{*}{IEC1} & 31:16 & U3RXIE & U3EIE & - & - & - & U2TXIE & U2RXIE & U2EIE & SPI2TXIE & SPI2RXIE & SPI2EIE & PMPEIE & PMPIE & CNGIE & CNFIE & CNEIE & 0000 \\
\hline & & 15:0 & CNDIE & CNCIE & CNBIE & CNAIE & - & - & - & U1TXIE & U1RXIE & U1EIE & SPI1TXIE & SPI1RXIE & SPI1EIE & USB1IE & CMP2IE & CMP1IE & 0000 \\
\hline \multirow[t]{2}{*}{00E0} & \multirow[t]{2}{*}{IEC2} & 31:16 & AD1DC2IE & AD1DC1IE & - & AD1IE & OC9IE & IC9IE & IC9EIE & T9IE & OC8IE & IC8IE & IC8EIE & T8IE & OC7IE & IC7IE & IC7EIE & T7IE & 0000 \\
\hline & & 15:0 & OC6IE & IC6IE & IC6EIE & T6IE & DMA3IE & DMA2IE & DMA1IE & DMAOIE & CTMUIE & U5TXIE & U5RXIE & U5EIE & U4TXIE & U4RXIE & U4EIE & U3TXIE & 0000 \\
\hline \multirow[t]{2}{*}{00F0} & \multirow[t]{2}{*}{IEC3} & 31:16 & AD1D21IE & AD1D20IE & AD1D19IE & AD1D18IE & AD1D17IE & AD1D16IE & AD1D15IE & AD1D14IE & AD1D13IE & AD1D12IE & AD1D11IE & AD1D10IE & AD1D09IE & AD1D08IE & AD1D07IE & AD1D06IE & 0000 \\
\hline & & 15:0 & AD1D05IE & AD1D04IE & AD1D03IE & AD1D02IE & AD1D01IE & AD1D00IE & AD1G1IE & AD1FCBTIE & AD1RSIE & AD1ARIE & AD1EOSIE & AD1F1IE & AD1DF4IE & AD1DF3IE & AD1DF2IE & AD1DF1IE & 0000 \\
\hline \multirow[t]{2}{*}{0100} & \multirow[t]{2}{*}{IEC4} & 31:16 & AD1D531E & AD1D52IE & AD1D51IE & AD1D50IE & AD1D49IE & AD1D48IE & AD1D47IE & AD1D46IE & AD1D45IE & - & - & - & AD1D41IE & AD1D40IE & AD1D39IE & AD1D38IE & 0000 \\
\hline & & 15:0 & AD1D37IE & AD1D36IE & AD1D35IE & AD1D34IE & AD1D33IE & - & - & - & - & - & AD1D27IE & AD1D26IE & AD1D25IE & AD1D24IE & AD1D23IE & AD1D22IE & 0000 \\
\hline \multirow[t]{2}{*}{0110} & \multirow[t]{2}{*}{IEC5} & 31:16 & QEI5IE & QEI4IE & QEI3IE & CAN4IE \({ }^{(3)}\) & CAN3IE \({ }^{(3)}\) & DATAEEIE & DMA7IE & DMA6IE & DMA5IE & DMA4IE & - & - & - & PWM6IE & PWM5IE & PWM4IE & 0000 \\
\hline & & 15:0 & PWM3IE & PWM2IE & PWM1IE & PWM SEVTIE & PWM PEVTIE & QEI21E & QEI1IE & CAN2IE \({ }^{(3)}\) & CAN1IE \({ }^{(3)}\) & U6TXIE & U6RXIE & U6EIE & - & CMP5IE & CMP4IE & CMP3IE & 0000 \\
\hline \multirow[t]{2}{*}{0120} & \multirow[t]{2}{*}{IEC6} & 31:16 & SPI4TXIE & SPI4RXIE & SPI4EIE & SPI3TXIE & SPI3RXIE & SPI3EIE & OC16IE & IC16IE & IC16EIE & OC15IE & IC15IE & IC15EIE & OC14IE & C14IE & IC14EIE & OC13IE & 0000 \\
\hline & & 15:0 & IC13IE & IC13EIE & OC12IE & IC12IE & IC12EIE & OC11IE & IC11IE & IC11EIE & OC10IE & IC10IE & IC10EIE & - & - & - & - & QEI6IE & 0000 \\
\hline \multirow[t]{2}{*}{0130} & \multirow[t]{2}{*}{IEC7} & 31:16 & - & CPCIE & - & - & - & - & - & - & - & AD1DC4IE & AD1DC3IE & USB2IE \({ }^{(2)}\) & PWM12IE & PWM11IE & PWM10IE & PWM9IE & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & SBIE & SPI6TXIE & SPI6RXIE & SPI6EIE & SPI5TXIE & SPI5RXIE & SPI5EIE & 0000 \\
\hline \multirow[t]{2}{*}{0140} & \multirow[t]{2}{*}{IPC0} & 31:16 & - & - & - & \multicolumn{3}{|l|}{INTOIP<2:0>} & \multicolumn{2}{|l|}{INTOIS<1:0>} & - & - & - & \multicolumn{3}{|l|}{CS11P<2:0>} & \multicolumn{2}{|l|}{CS1IS<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{CSOIP<2:0>} & \multicolumn{2}{|l|}{CSOIS<1:0>} & - & - & - & & CTIP<2:0> & & CTIS< & <1:0> & 0000 \\
\hline \multirow[t]{2}{*}{0150} & \multirow[t]{2}{*}{IPC1} & 31:16 & - & - & - & \multicolumn{3}{|l|}{OC1IP<2:0>} & \multicolumn{2}{|l|}{OC1IS<1:0>} & - & - & - & & IC1IP<2:0> & & IC1IS & <1:0> & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{IC1EIP<2:0>} & \multicolumn{2}{|l|}{IC1EIS<1:0>} & - & - & - & & T11P<2:0> & & T11S< & 1:0> & 0000 \\
\hline \multirow[t]{2}{*}{0160} & \multirow[t]{2}{*}{IPC2} & 31:16 & - & - & - & \multicolumn{3}{|l|}{IC2IP<2:0>} & \multicolumn{2}{|l|}{IC2IS<1:0>} & - & - & - & & IC2EIP<2:0> & & IC2EIS & <1:0> & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{T2IP<2:0>} & \multicolumn{2}{|l|}{T2IS<1:0>} & - & - & - & & INT1IP<2:0> & & INT1IS & <1:0> & 0000 \\
\hline \multirow[t]{2}{*}{0170} & \multirow[t]{2}{*}{IPC3} & 31:16 & - & - & - & \multicolumn{3}{|l|}{IC3EIP<2:0>} & \multicolumn{2}{|l|}{IC3EIS<1:0>} & - & - & - & & T31P<2:0> & & T3IS< & 1:0> & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{INT2IP<2:0>} & \multicolumn{2}{|l|}{INT2|S<1:0>} & - & - & - & & OC2IP<2:0> & & OC2IS & <1:0> & 0000 \\
\hline \multirow[t]{2}{*}{0180} & \multirow[t]{2}{*}{IPC4} & 31:16 & - & - & - & \multicolumn{3}{|l|}{T4IP<2:0>} & \multicolumn{2}{|l|}{T4IS<1:0>} & - & - & - & & INT31P<2:0> & & INT3IS & <1:0> & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{OC3IP<2:0>} & \multicolumn{2}{|l|}{OC3IS<1:0>} & - & - & - & & IC3IP<2:0> & & IC3IS & <1:0> & 0000 \\
\hline \multirow[t]{2}{*}{0190} & \multirow[t]{2}{*}{IPC5} & 31:16 & - & - & - & \multicolumn{3}{|l|}{INT4IP<2:0>} & \multicolumn{2}{|l|}{INT4|S<1:0>} & - & - & - & & OC4IP<2:0> & & OC4IS & <1:0> & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{IC4IP<2:0>} & \multicolumn{2}{|l|}{IC4IS<1:0>} & - & - & - & & IC4EIP<2:0> & & IC4EIS & <1:0> & 0000 \\
\hline \multirow[t]{2}{*}{01A0} & \multirow[t]{2}{*}{IPC6} & 31:16 & - & - & - & \multicolumn{3}{|l|}{OC5IP<2:0>} & \multicolumn{2}{|l|}{OC5IS<1:0>} & - & - & - & & IC5IP<2:0> & & IC5IS & <1:0> & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{IC5EIP<2:0>} & \multicolumn{2}{|l|}{IC5EIS<1:0>} & - & - & - & \multicolumn{3}{|l|}{T5IP<2:0>} & \multicolumn{2}{|l|}{T51S<1:0>} & 0000 \\
\hline
\end{tabular}
\(\begin{array}{ll}\text { Legend: } & x=\text { unknown value on Reset; }-=\text { unimplemented, read as ' } 0 \text { '. Reset values are shown in hexadecimal. } \\ \text { Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR SET }\end{array}\)
\(\begin{array}{ll}\text { 5: } & \text { Bits } 31 \text { and } 30 \text { are not available on } 64 \text {-pin and } 100 \text {-pin devices; bits } 29 \text { through } 14 \text { are not available on } 64 \text {-pin devices. } \\ \text { 6: } & \text { Bits } 31,30,29 \text {, and bits } 5 \text { through } 0 \text { are not available on } 64 \text {-pin and } 100 \text {-pin devices; bit } 22 \text { is not available on } 64 \text {-pin de } \\ \text { 7: } & \text { The IFSx bits, as with all }\end{array}\)
 user software after an IFSx user bit interrogation

\section*{PIC32MK GP/MC Family}
INTERRUPT REGISTER MAP (CONTINUED)

Legend: \(\quad x=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and
This bit is not available on 64 -pin devices.
This bit is not available on 100-pin devices.
Bits \(31,30,29\), and bits 5 through 0 are not available on 64 -pin and 100 -pin devices; bit 22 is not available on 64 -pin devices.
The IFSX bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the user application does not want to use an interrupt, it can
user software after an IFSx user bit interrogation.
TABLE 8-4: INTERRUPT REGISTER MAP (CONTINUED)

Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV Registers" for more information.
This bit is not available on available on devices without a CAN module.
This
Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64 -pin devices.
The IFSx bits, as with all intrrupt flag application does not want to use an interrupt, it can
user software after an IFSx user bit interrogation.

\section*{PIC32MK GP/MC Family}
INTERRUPT REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & \(18 / 2\) & \(17 / 1\) & 16/0 & \\
\hline \multirow[t]{2}{*}{0370} & \multirow[t]{2}{*}{IPC35} & 31:16 & - & - & - & \multicolumn{3}{|l|}{AD1D37IP<2:0>} & \multicolumn{2}{|l|}{AD1D37IS<1:0>} & - & - & - & \multicolumn{3}{|l|}{AD1D36IP<2:0>} & \multicolumn{2}{|l|}{AD1D36|S<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{AD1D35IP<2:0>} & \multicolumn{2}{|l|}{AD1D35IS<1:0>} & - & - & - & \multicolumn{3}{|l|}{AD1D34IP<2:0>} & \multicolumn{2}{|l|}{AD1D34IS<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0380} & \multirow[t]{2}{*}{IPC36} & 31:16 & - & - & - & \multicolumn{3}{|l|}{AD1D41IP<2:0>} & \multicolumn{2}{|l|}{AD1D41IS<1:0>} & - & - & - & \multicolumn{3}{|l|}{AD1D40IP<2:0>} & \multicolumn{2}{|l|}{AD1D40IS<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{AD1D39IP<2:0>} & \multicolumn{2}{|l|}{AD1D391S<1:0>} & - & - & - & \multicolumn{3}{|l|}{AD1D38IP<2:0>} & \multicolumn{2}{|l|}{AD1D381S<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0390} & \multirow[t]{2}{*}{IPC37} & 31:16 & - & - & - & \multicolumn{3}{|l|}{AD1D45IP<2:0>} & \multicolumn{2}{|l|}{AD1D45IS<1:0>} & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{03A0} & \multirow[t]{2}{*}{IPC38} & 31:16 & - & - & - & \multicolumn{3}{|l|}{AD1D49IP<2:0>} & \multicolumn{2}{|l|}{AD1D49IS<1:0>} & - & - & - & \multicolumn{3}{|l|}{AD1D48IP<2:0>} & \multicolumn{2}{|l|}{AD1D48IS<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{AD1D47IP<2:0>} & \multicolumn{2}{|l|}{AD1D47IS<1:0>} & - & - & - & \multicolumn{3}{|l|}{AD1D46IP<2:0>} & \multicolumn{2}{|l|}{AD1D46IS<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{03B0} & \multirow[t]{2}{*}{IPC39} & 31:16 & - & - & - & \multicolumn{3}{|l|}{AD1D53IP<2:0>} & \multicolumn{2}{|l|}{AD1D53IS<1:0>} & - & - & - & & 52IP & & AD1D & <1:0> & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{AD1D51IP<2:0>} & \multicolumn{2}{|l|}{AD1D51IS<1:0>} & - & - & - & \multicolumn{3}{|l|}{AD1D50IP<2:0>} & \multicolumn{2}{|l|}{AD1D501S<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{03C0} & \multirow[t]{2}{*}{IPC40} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{3}{|l|}{CMP5IP<2:0>} & \multicolumn{2}{|l|}{CMP5IS<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{CMP4IP<2:0>} & \multicolumn{2}{|l|}{CMP4IS<1:0>} & - & - & - & & P31P & & CMP & 1:0> & 0000 \\
\hline \multirow[t]{2}{*}{03D0} & \multirow[t]{2}{*}{IPC41} & 31:16 & - & - & - & \multicolumn{3}{|l|}{CAN1IP<2:0> \({ }^{(3)}\)} & \multicolumn{2}{|l|}{CAN1IS<1:0> \({ }^{(3)}\)} & - & - & - & & TXIP & & U6T & :0> & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{U6RXIP<2:0>} & \multicolumn{2}{|l|}{U6RXIS<1:0>} & - & - & - & \multicolumn{3}{|l|}{U6EIP<2:0>} & \multicolumn{2}{|l|}{U6EIS<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{03E0} & \multirow[t]{2}{*}{IPC42} & 31:16 & - & - & - & \multicolumn{3}{|l|}{PWMPEVTIP<2:0>} & \multicolumn{2}{|l|}{PWMSEVTIP<1:0>} & - & - & - & & I21P> & & QEI2 & 1:0> & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{QEI1IP<2:0>} & \multicolumn{2}{|l|}{QEI1SIP<1:0>} & - & - & - & \multicolumn{3}{|l|}{CAN2IP<2:0> \({ }^{(3)}\)} & \multicolumn{2}{|l|}{CAN2IS<1:0> \({ }^{(3)}\)} & 0000 \\
\hline \multirow[t]{2}{*}{03F0} & \multirow[t]{2}{*}{IPC43} & 31:16 & - & - & - & \multicolumn{3}{|l|}{PWM3IP<2:0>} & \multicolumn{2}{|l|}{PWM3SIP<1:0>} & - & - & - & \multicolumn{3}{|l|}{PWM2IP<2:0>} & \multicolumn{2}{|l|}{PWM2SIP<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{PWM1IP<2:0>} & \multicolumn{2}{|l|}{PWM1SIP<1:0>} & - & - & - & & SEVT & & PWMS & P<1:0> & 0000 \\
\hline \multirow[t]{2}{*}{0400} & \multirow[t]{2}{*}{IPC44} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{3}{|l|}{PWM6IP<2:0>} & \multicolumn{2}{|l|}{PWM6SIP<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{PWM5IP<2:0>} & \multicolumn{2}{|l|}{PWM5SIP<1:0>} & - & - & - & & M4IP & & PWM & <1:0> & 0000 \\
\hline \multirow[t]{2}{*}{0410} & \multirow[t]{2}{*}{IPC45} & 31:16 & - & - & - & \multicolumn{3}{|l|}{DMA5IP<2:0>} & \multicolumn{2}{|l|}{DMA5IS<1:0>} & - & - & - & \multicolumn{3}{|l|}{DMA4IP<2:0>} & \multicolumn{2}{|l|}{DMA4IS<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline 0420 & IPC46 & 31:16 & - & - & - & & \(31 \mathrm{P}<2\) & & CAN & , \(>^{(3)}\) & - & - & - & & AEEIP & & DATA & <1:0> & 0000 \\
\hline & & 15:0 & - & - & - & & A7IP & & DM & & - & - & - & & A6IP & & DMA & 1:0> & 0000 \\
\hline 430 & IPC47 & 31:16 & - & - & - & & I5IP< & & QE & :0> & - & - & - & & \(141 P<\) & & QEI & 1:0> & 0000 \\
\hline 0430 & IPC47 & 15:0 & - & - & - & & I3IP< & & QE & :0> & - & - & - & & 4 IP <2 & & CAN & 0> \({ }^{(3)}\) & 0000 \\
\hline 0440 & IPC48 & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline 0440 & IPC48 & 15:0 & - & - & - & - & - & - & - & - & - & - & - & & I6IP< & & QEIG & 1:0> & 0000 \\
\hline
\end{tabular}

\footnotetext{
This bit is not available on 100-pin devices.
Bits 31 and 30 are not available on 64 -pin and 100-pin devices; bits 29 through 14 are not available on 64 -pin devicin devices.
 application does not want to use an interrupt, it can
user software after an IFSx user bit interrogation.
}
INTERRUPT REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0450} & \multirow[t]{2}{*}{IPC49} & 31:16 & - & - & - & \multicolumn{3}{|l|}{OC10IP<2:0>} & \multicolumn{2}{|l|}{OC10IS<1:0>} & - & - & - & \multicolumn{3}{|l|}{IC10IP<2:0>} & \multicolumn{2}{|l|}{IC10|S<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{IC10EIP<2:0>} & \multicolumn{2}{|l|}{IC10EIS<1:0>} & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0460} & \multirow[t]{2}{*}{IPC50} & 31:16 & - & - & - & \multicolumn{3}{|l|}{IC12EIP<2:0>} & \multicolumn{2}{|l|}{IC12EIS<1:0>} & - & - & - & \multicolumn{3}{|l|}{OC11IP<2:0>} & \multicolumn{2}{|l|}{OC11IS<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{IC11 IP \(<2: 0>\)} & \multicolumn{2}{|l|}{IC11IS<1:0>} & - & - & - & \multicolumn{3}{|l|}{IC11EIP<2:0>} & \multicolumn{2}{|l|}{IC11EIS<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0470} & \multirow[t]{2}{*}{IPC51} & 31:16 & - & - & - & \multicolumn{3}{|l|}{IC13IP<2:0>} & \multicolumn{2}{|l|}{IC131S<1:0>} & - & - & - & \multicolumn{3}{|l|}{IC13EIP<2:0>} & \multicolumn{2}{|l|}{IC13EIS<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{OC12IP<2:0>} & \multicolumn{2}{|l|}{OC12IS<1:0>} & - & - & - & \multicolumn{3}{|l|}{IC12IP<2:0>} & \multicolumn{2}{|l|}{IC121S<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0480} & \multirow[t]{2}{*}{IPC52} & 31:16 & - & - & - & \multicolumn{3}{|l|}{OC14IP<2:0>} & \multicolumn{2}{|l|}{OC14IS<1:0>} & - & - & - & \multicolumn{3}{|l|}{C14IP<2:0>} & \multicolumn{2}{|l|}{C14IS<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{IC14EIP<2:0>} & \multicolumn{2}{|l|}{IC14EIS<1:0>} & - & - & - & \multicolumn{3}{|l|}{OC131P<2:0>} & \multicolumn{2}{|l|}{OC13IS<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0490} & \multirow[t]{2}{*}{IPC53} & 31:16 & - & - & - & \multicolumn{3}{|l|}{IC16EIP<2:0>} & \multicolumn{2}{|l|}{IC16EIS<1:0>} & - & - & - & \multicolumn{3}{|l|}{OC15IP<2:0>} & \multicolumn{2}{|l|}{OC15IS<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{IC15IP<2:0>} & \multicolumn{2}{|l|}{IC15IS<1:0>} & - & - & - & \multicolumn{3}{|l|}{IC15EIP<2:0>} & \multicolumn{2}{|l|}{IC15EIS<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{04A0} & \multirow[t]{2}{*}{IPC54} & 31:16 & - & - & - & \multicolumn{3}{|l|}{SPI3RXIP<2:0>} & \multicolumn{2}{|l|}{SPI3RXIS<1:0>} & - & - & - & \multicolumn{3}{|l|}{SPI3EIP<2:0>} & \multicolumn{2}{|l|}{SPI3EIS<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{OC16IP<2:0>} & \multicolumn{2}{|l|}{OC16IS<1:0>} & - & - & - & \multicolumn{3}{|l|}{IC16IP<2:0} & \multicolumn{2}{|l|}{IC16IS<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{04B0} & \multirow[t]{2}{*}{IPC55} & 31:16 & - & - & - & \multicolumn{3}{|l|}{SPI4TXIP<2:0>} & \multicolumn{2}{|l|}{SPI4TXIS<1:0>} & - & - & - & \multicolumn{3}{|l|}{SPI4RXIP<2:0>} & \multicolumn{2}{|l|}{SPI4RXIS<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{SPI4EIP<2:0>} & \multicolumn{2}{|l|}{SPI4EIS<1:0>} & - & - & - & \multicolumn{3}{|l|}{SPI3TXIP<2:0>} & \multicolumn{2}{|l|}{SPI3TXIS<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{04C0} & \multirow[t]{2}{*}{IPC56} & 31:16 & - & - & - & \multicolumn{3}{|l|}{SPI6EIP<2:0>} & \multicolumn{2}{|l|}{SPI6EIS<1:0>} & - & - & - & \multicolumn{3}{|l|}{SPI5TXIP<2:0>} & \multicolumn{2}{|l|}{SPI5TXIS<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{SPI5RXIP<2:0>} & \multicolumn{2}{|l|}{SPI5RXIS<1:0>} & - & - & - & \multicolumn{3}{|l|}{SPI5EIP<2:0>} & \multicolumn{2}{|l|}{SPI5EIS<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{04D0} & \multirow[t]{2}{*}{IPC57} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{3}{|l|}{SBIP<2:0>} & \multicolumn{2}{|l|}{SBIS<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{SPI6TXIP<2:0>} & \multicolumn{2}{|l|}{SPI6TXIS<1:0>} & - & - & - & \multicolumn{3}{|l|}{SPI6RXIP<2:0>} & \multicolumn{2}{|l|}{SPI6RXIS<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{04F0} & \multirow[t]{2}{*}{IPC59} & 31:16 & - & - & - & \multicolumn{3}{|l|}{PWM8IP<2:0>} & \multicolumn{2}{|l|}{PWM8SIP<1:0>} & - & - & - & \multicolumn{3}{|l|}{PWM7IP<2:0>} & \multicolumn{2}{|l|}{PWM7SIP<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0500} & \multirow[t]{2}{*}{IPC60} & 31:16 & - & - & - & \multicolumn{3}{|l|}{PWM12IP<2:0>} & \multicolumn{2}{|l|}{PWM12SIP<1:0>} & - & - & - & \multicolumn{3}{|l|}{PWM11IP<2:0>} & \multicolumn{2}{|l|}{PWM11SIP<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{PWM10IP<2:0>} & \multicolumn{2}{|l|}{PWM10SIP<1:0>} & - & - & - & \multicolumn{3}{|l|}{PWM91P<2:0>} & \multicolumn{2}{|l|}{PWM9SIP<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0510} & \multirow[t]{2}{*}{IPC61} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{\[
\text { USB2IP<2:0> }>^{(2)}
\]}} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{AD1DC4IS<1:0>}} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{3}{|l|}{AD1DC3IP<2:0>} & \multicolumn{2}{|l|}{AD1DC3IS<1:0>} & - & - & - & & & & & & 0000 \\
\hline \multirow[t]{2}{*}{0530} & \multirow[t]{2}{*}{IPC63} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{3}{|l|}{CPCIP<2:0>} & \multicolumn{2}{|l|}{CPCIS<1:0>} & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0540} & \multirow[t]{2}{*}{OFF000} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{2}{|l|}{VOFF<17:16>} & 0000 \\
\hline & & 15:0 & & & & & & & \multicolumn{5}{|l|}{VOFF<15:1>} & & & & & - & 0000 \\
\hline
\end{tabular}
Legend: \(\quad x=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 x C\), respectively. See 13.2 "CLR, SET, and

This bit is not available on 100 -pin devices.
Bits 31 and 30 are not available on 64 -pin and 100-pin devices; bits 29 through 14 are not available on 64 -pin devices evices.
 application does not want to use an interrupt, it can
user software after an IFSx user bit interrogation.

\section*{PIC32MK GP/MC Family}
INTERRUPT REGISTER MAP (CONTINUED)

Legend: \(\quad x=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and
This bit is not available on 64 -pin devices.
This bit is not available on devices without a CAN module,

Bits 31 and 30 are not available on 64 -pin and 100 -pin devices; bits 29 through 14 are not available on 64 -pin devices.
Bits \(31,30,29\), and bits 5 through 0 are not available on 64 -pin 100-pin devices; bit 22 is not available on 64 -pin de
 application does not want to use an interrupt, it can
user software after an IFSx user bit interrogation.
TABLE 8-4: INTERRUPT REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & \(21 / 5\) & 20/4 & 19/3 & 18/2 & \(17 / 1\) & 16/0 & \\
\hline \multirow[t]{2}{*}{057C} & \multirow[t]{2}{*}{OFF015} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{VOFF<15:1>} & 0000 \\
\hline \multirow[t]{2}{*}{0580} & \multirow[t]{2}{*}{OFF016} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0584} & \multirow[t]{2}{*}{OFF017} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0588} & \multirow[t]{2}{*}{OFF018} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{058C} & \multirow[t]{2}{*}{OFF019} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0590} & \multirow[t]{2}{*}{OFF020} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0594} & \multirow[t]{2}{*}{OFF021} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0598} & \multirow[t]{2}{*}{OFF022} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{059C} & \multirow[t]{2}{*}{OFF023} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{05A0} & \multirow[t]{2}{*}{OFF024} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{05A4} & \multirow[t]{2}{*}{OFF025} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{05A8} & \multirow[t]{2}{*}{OFF026} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{05AC} & \multirow[t]{2}{*}{OFF027} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{05B8} & \multirow[t]{2}{*}{OFF030} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline
\end{tabular}
Legend: \(\quad x=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV Registers" for more information.
This bit is not available on 64 -pin des without a CAN module,
This bit is not and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64 -pin devices.
Bits \(31,30,29\), and bits 5 through 0 are not available on 64 -pin and 100 -pin devices; bit 22 is not available on 64 -pin devices.
 application does not want to use an interrupt, it cana

\section*{PIC32MK GP/MC Family}
INTERRUPT REGISTER MAP (CONTINUED)

TABLE 8-4: INTERRUPT REGISTER MAP (CONTINUED)


\section*{PIC32MK GP/MC Family}
INTERRUPT REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{062C} & \multirow[t]{2}{*}{OFF059} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{9}{|l|}{VOFF<15:1>} & & & & & & & - & 0000 \\
\hline \multirow[t]{2}{*}{0630} & \multirow[t]{2}{*}{OFF060} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0634} & \multirow[t]{2}{*}{OFF061} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0638} & \multirow[t]{2}{*}{OFF062} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{063C} & \multirow[t]{2}{*}{OFF063} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0640} & \multirow[t]{2}{*}{OFF064} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0644} & \multirow[t]{2}{*}{OFF065} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0648} & \multirow[t]{2}{*}{OFF066} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{064C} & \multirow[t]{2}{*}{OFF067} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0650} & \multirow[t]{2}{*}{OFF068} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0654} & \multirow[t]{2}{*}{OFF069} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0658} & \multirow[t]{2}{*}{OFF070} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{065C} & \multirow[t]{2}{*}{OFF071} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0660} & \multirow[t]{2}{*}{OFF072} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline
\end{tabular}
Legend: \(\quad x=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and
This bit is not available on 64 -pin devices.
This bit is not available on devices without a CAN module,

Bits 31 and 30 are not available on 64 -pin and 100 -pin devices; bits 29 through 14 are not available on 64 -pin devices.
Bits \(31,30,29\), and bits 5 through 0 are not available on 64 -pin 100-pin devices; bit 22 is not available on 64 -pin dela
 application does not want to use an interrupt, it can
user software after an IFSx user bit interrogation.
TABLE 8-4: INTERRUPT REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & \(18 / 2\) & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0664} & \multirow[t]{2}{*}{OFF073} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0668} & \multirow[t]{2}{*}{OFF074} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{066C} & \multirow[t]{2}{*}{OFF075} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0670} & \multirow[t]{2}{*}{OFF076} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0674} & \multirow[t]{2}{*}{OFF077} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0678} & \multirow[t]{2}{*}{OFF078} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{067C} & \multirow[t]{2}{*}{OFF079} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0680} & \multirow[t]{2}{*}{OFF080} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0684} & \multirow[t]{2}{*}{OFF081} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0688} & \multirow[t]{2}{*}{OFF082} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{068C} & \multirow[t]{2}{*}{OFF083} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0690} & \multirow[t]{2}{*}{OFF084} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0694} & \multirow[t]{2}{*}{OFF085} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0698} & \multirow[t]{2}{*}{OFF086} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multicolumn{20}{|l|}{Legend: \(\quad x=\) unknown value on Reset; - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.} \\
\hline Note & 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR INV Registers" for more information. & \multicolumn{18}{|l|}{All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, INV Registers" for more information.} \\
\hline \multicolumn{20}{|l|}{\multirow[t]{2}{*}{2: This bit is not available on 64 -pin devices.}} \\
\hline \multicolumn{10}{|l|}{3: This bit is not available on devices without a CAN module.} & & & & & & & & & & \\
\hline \multicolumn{20}{|l|}{4: This bit is not available on 100-pin devices.} \\
\hline \multicolumn{20}{|l|}{5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64 -pin devices.} \\
\hline \multicolumn{20}{|l|}{6: Bits \(31,30,29\), and bits 5 through 0 are not available on 64 -pin and 100-pin devices; bit 22 is not available on 64 -pin devices} \\
\hline \multicolumn{2}{|l|}{7:} & \multicolumn{18}{|l|}{The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition has occurred. The IFSx bits are persistent, they must be cleared if they are set user software after an IFSx user bit interrogation.} \\
\hline
\end{tabular}
TABLE 8-4: INTERRUPT REGISTER MAP (CONTINUED)

Legend: \(\quad x=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV Registers" for more information.
This bit is not available on 64-pin des without a CAN module,
This bit is no 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64 -pin devices.
Bits \(31,30,29\), and bits 5 through 0 are not available on 64 -pin and 100 -pin devices; bit 22 is not available on 64 -pin devices.
 application does not want to use an interrupt, it can
TABLE 8-4: INTERRUPT REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & \(18 / 2\) & \(17 / 1\) & 16/0 & \\
\hline \multirow[t]{2}{*}{06D8} & \multirow[t]{2}{*}{OFF102} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{06DC} & \multirow[t]{2}{*}{OFF103} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{06E0} & \multirow[t]{2}{*}{OFF104} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{06E4} & \multirow[t]{2}{*}{OFF105} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{06E8} & \multirow[t]{2}{*}{OFF106} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{06EC} & \multirow[t]{2}{*}{OFF107} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{06F0} & \multirow[t]{2}{*}{OFF108} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{06F4} & \multirow[t]{2}{*}{OFF109} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{06F8} & \multirow[t]{2}{*}{OFF110} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{06FC} & \multirow[t]{2}{*}{OFF111} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0700} & \multirow[t]{2}{*}{OFF112} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0704} & \multirow[t]{2}{*}{OFF113} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0708} & \multirow[t]{2}{*}{OFF114} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{070C} & \multirow[t]{2}{*}{OFF115} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multicolumn{20}{|l|}{Legend: \(\quad x=\) unknown value on Reset; - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{7}{*}{Note \(\begin{gathered}\text { 1: } \\ \\ \\ \text { 2: } \\ \text { 3: } \\ \text { 4: } \\ \text { 5: } \\ \text { 5: } \\ \text { 6: } \\ \\ 7 \\ \\ \\ \\ \end{gathered}\)}} & \multicolumn{18}{|l|}{All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, INV Registers" for more information.} \\
\hline & & \multicolumn{18}{|l|}{This bit is not available on 64 -pin devices.} \\
\hline & & \multicolumn{18}{|l|}{This bit is not available on devices without a CAN module.} \\
\hline & & \multicolumn{18}{|l|}{This bit is not available on 100-pin devices.} \\
\hline & & \multicolumn{18}{|l|}{Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.} \\
\hline & & \multicolumn{18}{|l|}{Bits \(31,30,29\), and bits 5 through 0 are not available on 64 -pin and 100-pin devices; bit 22 is not available on 64 -pin devices.} \\
\hline & & \multicolumn{18}{|l|}{The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition has occurred. The IFSx bits are persistent, they must be cleared if they are set user software after an IFSx user bit interrogation.} \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
INTERRUPT REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{\(\stackrel{n}{0}\)
0
0
0
¢
¢} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0710} & \multirow[t]{2}{*}{OFF116} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{VOFF<15:1>} & 0000 \\
\hline \multirow[t]{2}{*}{0714} & \multirow[t]{2}{*}{OFF117} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0718} & \multirow[t]{2}{*}{OFF118} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{071C} & \multirow[t]{2}{*}{OFF119} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF \(<15: 1\) >} & - & 0000 \\
\hline \multirow[t]{2}{*}{0720} & \multirow[t]{2}{*}{OFF120} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0724} & \multirow[t]{2}{*}{OFF121} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0728} & \multirow[t]{2}{*}{OFF122} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{072C} & \multirow[t]{2}{*}{OFF123} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0730} & \multirow[t]{2}{*}{OFF124} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0734} & \multirow[t]{2}{*}{OFF125} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0738} & \multirow[t]{2}{*}{OFF126} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{073C} & \multirow[t]{2}{*}{OFF127} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0740} & \multirow[t]{2}{*}{OFF128} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0744} & \multirow[t]{2}{*}{OFF129} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline
\end{tabular}
Legend: \(\quad x=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and
This bit is not available on 64 -pin devices.

Bits 31 and 30 are not available on 64 -pin and 100-pin devices; bits 29 through 14 are not available on 64 -pin devices.
Bits \(31,30,29\), and bits 5 through 0 are not available on 64 -pin and 100 -pin devices; bit 22 is not available on 64 -pin devices.
The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition
 application does not want to use an intware after an IFSx user bit interrogation.
TABLE 8-4: INTERRUPT REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & \(18 / 2\) & \(17 / 1\) & 16/0 & \\
\hline \multirow[t]{2}{*}{0748} & \multirow[t]{2}{*}{OFF130} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{074C} & \multirow[t]{2}{*}{OFF131} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0750} & \multirow[t]{2}{*}{OFF132} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0754} & \multirow[t]{2}{*}{OFF133} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{076C} & \multirow[t]{2}{*}{OFF139} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0770} & \multirow[t]{2}{*}{OFF140} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0774} & \multirow[t]{2}{*}{OFF141} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0778} & \multirow[t]{2}{*}{OFF142} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{077C} & \multirow[t]{2}{*}{OFF143} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0780} & \multirow[t]{2}{*}{OFF144} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0784} & \multirow[t]{2}{*}{OFF145} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0788} & \multirow[t]{2}{*}{OFF146} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{078C} & \multirow[t]{2}{*}{OFF147} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0790} & \multirow[t]{2}{*}{OFF148} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multicolumn{20}{|l|}{Legend: \(\quad x=\) unknown value on Reset; - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.} \\
\hline Note & 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times \mathrm{C}\), respectively. See 13.2 "CLR INV Registers" for more information. & \multicolumn{18}{|l|}{All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, INV Registers" for more information.} \\
\hline \multicolumn{20}{|l|}{\multirow[t]{2}{*}{2:
3:}} \\
\hline \multicolumn{10}{|l|}{3: This bit is not available on devices without a CAN module.} & & & & & & & & & & \\
\hline \multicolumn{20}{|l|}{4: This bit is not available on 100-pin devices.} \\
\hline \multicolumn{20}{|l|}{5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64 -pin devices.} \\
\hline \multicolumn{20}{|l|}{6: Bits \(31,30,29\), and bits 5 through 0 are not available on 64 -pin and 100-pin devices; bit 22 is not available on 64 -pin devices} \\
\hline \multicolumn{2}{|l|}{7 :} & \multicolumn{18}{|l|}{The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition has occurred. The IFSx bits are persistent, they must be cleared if they are set user software after an IFSx user bit interrogation.} \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
INTERRUPT REGISTER MAP (CONTINUED)

Legend: \(\quad x=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and
This bit is not available on 64 -pin devices.
This bit is not available on devices without a CAN module,

Bits 31 and 30 are not available on 64 -pin and 100-pin devices; bits 29 through 14 are not available on 64 -pin devices.
Bits \(31,30,29\), and bits 5 through 0 are not available on 64 -pin and 100 -pin devices; bit 22 is not available on 64 -pin devices.
The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition


TABLE 8-4: INTERRUPT REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & \(18 / 2\) & \(17 / 1\) & 16/0 & \\
\hline \multirow[t]{2}{*}{07D0} & \multirow[t]{2}{*}{OFF164} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{07D4} & \multirow[t]{2}{*}{OFF165} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{07D8} & \multirow[t]{2}{*}{OFF166} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{07DC} & \multirow[t]{2}{*}{OFF167} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{07E0} & \multirow[t]{2}{*}{OFF168} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{07E4} & \multirow[t]{2}{*}{OFF169} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{07E8} & \multirow[t]{2}{*}{OFF170} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{07EC} & \multirow[t]{2}{*}{OFF171} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{07F0} & \multirow[t]{2}{*}{OFF172} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{07F4} & \multirow[t]{2}{*}{OFF173} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{07F8} & \multirow[t]{2}{*}{OFF174} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{07FC} & \multirow[t]{2}{*}{OFF175} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0800} & \multirow[t]{2}{*}{OFF176} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0804} & \multirow[t]{2}{*}{OFF177} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multicolumn{20}{|l|}{Legend: \(\quad x=\) unknown value on Reset; - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.} \\
\hline Note & 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times \mathrm{C}\), respectively. See 13.2 "CLR INV Registers" for more information. & \multicolumn{18}{|l|}{All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, INV Registers" for more information.} \\
\hline \multicolumn{20}{|l|}{\multirow[t]{2}{*}{2:
3:}} \\
\hline & & & & & & & & & & & & & & & & & & & \\
\hline \multicolumn{20}{|l|}{4: This bit is not available on 100-pin devices.} \\
\hline \multicolumn{20}{|l|}{5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64 -pin devices.} \\
\hline \multicolumn{20}{|l|}{6: Bits \(31,30,29\), and bits 5 through 0 are not available on 64 -pin and 100-pin devices; bit 22 is not available on 64 -pin devices} \\
\hline \multicolumn{2}{|l|}{7 :} & \multicolumn{18}{|l|}{The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition has occurred. The IFSx bits are persistent, they must be cleared if they are set user software after an IFSx user bit interrogation.} \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
INTERRUPT REGISTER MAP (CONTINUED)

Legend: \(\quad x=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4\), \(0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and
This bit is not available on 64 -pin devices.
This bit is not available on devices without a CAN module,

Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64 -pin devices.
Bits \(31,30,29\), and bits 5 through 0 are not available on 64 -pin and 100 -pin devices; bit 22 is not available on 64 -pin devices.
The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition
 user software after an IFSx user bit interrogation.
TABLE 8-4: INTERRUPT REGISTER MAP (CONTINUED)


\section*{PIC32MK GP/MC Family}
INTERRUPT REGISTER MAP (CONTINUED)

TABLE 8-4: INTERRUPT REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & \(18 / 2\) & \(17 / 1\) & 16/0 & \\
\hline \multirow[t]{2}{*}{08B4} & \multirow[t]{2}{*}{OFF221} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{08B8} & \multirow[t]{2}{*}{OFF222} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{08BC} & \multirow[t]{2}{*}{OFF223} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{08C0} & \multirow[t]{2}{*}{OFF224} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{08C4} & \multirow[t]{2}{*}{OFF225} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{08C8} & \multirow[t]{2}{*}{OFF226} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{08CC} & \multirow[t]{2}{*}{OFF227} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{08D0} & \multirow[t]{2}{*}{OFF228} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{08D4} & \multirow[t]{2}{*}{OFF229} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{08D8} & \multirow[t]{2}{*}{OFF230} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{08F8} & \multirow[t]{2}{*}{OFF238} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{08FC} & \multirow[t]{2}{*}{OFF239} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0900} & \multirow[t]{2}{*}{OFF240} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multirow[t]{2}{*}{0904} & \multirow[t]{2}{*}{OFF241} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & VOFF & 16> & 0000 \\
\hline & & 15:0 & \multicolumn{15}{|l|}{VOFF<15:1>} & - & 0000 \\
\hline \multicolumn{20}{|l|}{Legend: \(\quad x=\) unknown value on Reset; - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.} \\
\hline Note & 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR INV Registers" for more information. & \multicolumn{18}{|l|}{All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, INV Registers" for more information.} \\
\hline \multicolumn{20}{|l|}{2:
3:
This bit is not available on 64 -pin devices.
This bit is not available on devices without a CAN module.} \\
\hline \multicolumn{20}{|l|}{3: This bit is not available on devices without a CAN module.} \\
\hline \multicolumn{20}{|l|}{4: This bit is not available on 100-pin devices.} \\
\hline \multicolumn{20}{|l|}{\multirow[t]{2}{*}{5: Bits 31 and 30 are not available on 64 -pin and 100-pin devices; bits 29 through 14 are not available on 64 -pin devices.}} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{6: 7 7:}} & & & & & \multicolumn{14}{|l|}{Bits 31, 30, 29, and bits 5through 0 are not available on 64-pin and 100-pin devices; bit 22 is not available on 64 -pin devices.} \\
\hline & & \multicolumn{18}{|l|}{The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition has occurred. The IFSx bits are persistent, they must be cleared if they are se user software after an IFSx user bit interrogation.} \\
\hline
\end{tabular}
TABLE 8-4: INTERRUPT REGISTER MAP (CONTINUED)

Legend: \(\quad x=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times \mathrm{C}\), respectively. See 13.2 "CLR, SET, and
INV Registers" for more information. This bit is not available on 64-pin devices.
This bit is not available on available on devices without a CAN module.
This bit is not avalable on 30 are not available on 64 -pin and 100 -pin devices; bits 29 through 14 are not available on 64 -pin devices.
 user software after an IFSx user bit interrogation.

REGISTER 8-1: INTCON: INTERRUPT CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & Bit
28/20/12/4 & \begin{tabular}{|c|}
\hline Bit \\
\(27 / 19 / 11 / 3\)
\end{tabular} & Bit
26/18/10/2 & Bit
25/17/9/1 & Bit
24/16/8/0 \\
\hline & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline 31:24 & \multicolumn{8}{|c|}{NMIKEY<7:0>} \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & MVEC & - & \multicolumn{3}{|c|}{TPC<2:0>} \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & RW-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & INT4EP & INT3EP & INT2EP & INT1EP & INT0EP \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31-24 NMIKEY<7:0>: Software Generated NMI Key Register bits
Software NMI event when the correct key (4Eh) is written.
Software NMI event not generated when any other value (not the key) is written.
bit 23-13 Unimplemented: Read as ' 0 '
bit 12 MVEC: Multi Vector Configuration bit
1 = Interrupt controller configured for multi vectored mode
\(0=\) Interrupt controller configured for single vectored mode
bit 11 Unimplemented: Read as ' 0 '
bit 10-8 TPC<2:0>: Interrupt Proximity Timer Control bits
\(111=\) Interrupts of group priority 7 or lower start the Interrupt Proximity timer \(110=\) Interrupts of group priority 6 or lower start the Interrupt Proximity timer
101 = Interrupts of group priority 5 or lower start the Interrupt Proximity timer
\(100=\) Interrupts of group priority 4 or lower start the Interrupt Proximity timer
011 = Interrupts of group priority 3 or lower start the Interrupt Proximity timer
\(010=\) Interrupts of group priority 2 or lower start the Interrupt Proximity timer
\(001=\) Interrupts of group priority 1 start the Interrupt Proximity timer
000 = Disables Interrupt Proximity timer
bit 7-5 Unimplemented: Read as ' 0 '
bit 4 INT4EP: External Interrupt 4 Edge Polarity Control bit
1 = Rising edge
\(0=\) Falling edge
bit 3 INT3EP: External Interrupt 3 Edge Polarity Control bit
1 = Rising edge
\(0=\) Falling edge
bit 2 INT2EP: External Interrupt 2 Edge Polarity Control bit
\(1=\) Rising edge
\(0=\) Falling edge
bit 1 INT1EP: External Interrupt 1 Edge Polarity Control bit
1 = Rising edge
\(0=\) Falling edge
bit 0 INTOEP: External Interrupt 0 Edge Polarity Control bit
1 = Rising edge
\(0=\) Falling edge

\section*{PIC32MK GP/MC Family}

REGISTER 8-2: PRISS: PRIORITY SHADOW SELECT REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{4}{|c|}{PRI7SS<3:0> \({ }^{(1)}\)} & \multicolumn{4}{|c|}{PRI6SS<3:0> \({ }^{(1)}\)} \\
\hline \multirow[t]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{4}{|c|}{PRI5SS<3:0> \({ }^{(1)}\)} & \multicolumn{4}{|c|}{PRI4SS<3:0> \({ }^{(1)}\)} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{4}{|c|}{PRI3SS<3:0>} & \multicolumn{4}{|c|}{PRI2SS<3:0> \({ }^{(1)}\)} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & \(\mathrm{U}-0\) & R/W-0 \\
\hline & \multicolumn{4}{|c|}{PRI1SS<3:0> \({ }^{(1)}\)} & - & - & - & SS0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-28 PRI7SS<3:0>: Interrupt with Priority Level 7 Shadow Set bits \({ }^{(1)}\)
1111 = Reserved
.
-
\(0010=\) Reserved
0001 = Interrupt with a priority level of 7 uses Shadow Set 1
\(0000=\) Interrupt with a priority level of 7 uses Shadow Set 0 (default)
bit 27-24 PRI6SS<3:0>: Interrupt with Priority Level 6 Shadow Set bits \({ }^{(1)}\)
1111 = Reserved
.
.
\(0010=\) Reserved
\(0001=\) Interrupt with a priority level of 6 uses Shadow Set 1
\(0000=\) Interrupt with a priority level of 6 uses Shadow Set 0 (default)
bit 23-20 PRI5SS<3:0>: Interrupt with Priority Level 5 Shadow Set bits \({ }^{(1)}\)
1111 = Reserved
-
-
0010 = Reserved
\(0001=\) Interrupt with a priority level of 5 uses Shadow Set 1
\(0000=\) Interrupt with a priority level of 5 uses Shadow Set 0 (default)
bit 19-16 PRI4SS<3:0>: Interrupt with Priority Level 4 Shadow Set bits \({ }^{(1)}\)
1111 = Reserved
-
.
0010 = Reserved
0001 = Interrupt with a priority level of 4 uses Shadow Set 1
\(0000=\) Interrupt with a priority level of 4 uses Shadow Set 0 (default)
Note 1: These bits are ignored if the MVEC bit \((\) INTCON \(<12>)=0\).

\section*{REGISTER 8-2: PRISS: PRIORITY SHADOW SELECT REGISTER (CONTINUED)}
bit 15-12 PRI3SS<3:0>: Interrupt with Priority Level 3 Shadow Set bits \({ }^{(1)}\)
1111 = Reserved
-
.
\(0010=\) Reserved
0001 = Interrupt with a priority level of 3 uses Shadow Set 1
\(0000=\) Interrupt with a priority level of 3 uses Shadow Set 0 (default)
bit 11-8 PRI2SS<3:0>: Interrupt with Priority Level 2 Shadow Set bits \({ }^{(1)}\)
1111 = Reserved
-
-
\(0010=\) Reserved
0001 = Interrupt with a priority level of 2 uses Shadow Set 1 \(0000=\) Interrupt with a priority level of 2 uses Shadow Set 0 (default)
bit 7-4 PRI1SS<3:0>: Interrupt with Priority Level 1 Shadow Set bits \({ }^{(1)}\)
1111 = Reserved
.
-
\(0010=\) Reserved
\(0001=\) Interrupt with a priority level of 1 uses Shadow Set 1
0000 = Interrupt with a priority level of 1 uses Shadow Set 0 (default)
bit 3-1 Unimplemented: Read as ' 0 '
bit \(0 \quad\) SS0: Single Vector Shadow Register Set bit
1 = Single vector is presented with a shadow set
\(0=\) Single vector is not presented with a shadow set
Note 1: These bits are ignored if the MVEC bit \((\) INTCON \(<12>)=0\).

\section*{PIC32MK GP/MC Family}

REGISTER 8-3: INTSTAT: INTERRUPT STATUS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & R-0 & R-0 & R-0 \\
\hline & - & - & - & - & - & \multicolumn{3}{|c|}{SRIPL<2:0>} \\
\hline \multirow[b]{2}{*}{7:0} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{SIRQ<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{llll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-11 Unimplemented: Read as ' 0 '
bit 10-8 SRIPL<2:0>: Requested Priority Level bits for Single Vector Mode bits
111-000 = The priority level of the latest interrupt presented to the CPU
bit 7-6 Unimplemented: Read as ' 0 '
bit 7-0 SIRQ<7:0>: Last Interrupt Request Serviced Status bits
11111111-00000000 = The last interrupt request number serviced by the CPU

REGISTER 8-4: IPTMR: INTERRUPT PROXIMITY TIMER REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{IPTMR<31:24>} \\
\hline \multirow{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{IPTMR<23:16>} \\
\hline \multirow{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{IPTMR<15:8>} \\
\hline \multirow{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{IPTMR<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll|}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-0 IPTMR<31:0>: Interrupt Proximity Timer Reload bits
Used by the Interrupt Proximity Timer as a reload value when the Interrupt Proximity timer is triggered by an interrupt event.

REGISTER 8-5: IFSx: INTERRUPT FLAG STATUS REGISTER ' \(x\) ' ( \(x\) ' \(\mathrm{x}=0.7\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Bit \\
Range
\end{tabular}} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\cline { 2 - 10 } & IFS31 & IFS30 & IFS29 & IFS28 & IFS27 & IFS26 & IFS25 & IFS24 \\
\hline \multirow{2}{*}{\(23: 16\)} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\cline { 2 - 11 } & IFS23 & IFS22 & IFS21 & IFS20 & IFS19 & IFS18 & IFS17 & IFS16 \\
\hline \multirow{2}{*}{\(15: 8\)} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\cline { 2 - 11 } & IFS15 & IFS14 & IFS13 & IFS12 & IFS11 & IFS10 & IFS9 & IFS8 \\
\hline \multirow{2}{*}{\(7: 0\)} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\cline { 2 - 10 } & IFS7 & IFS6 & IFS5 & IFS4 & IFS3 & IFS2 & IFS1 & IFS0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & O
\end{tabular}
bit 31-0 IFS31-IFS0: Interrupt Flag Status bits
1 = Interrupt request has occurred
\(0=\) No interrupt request has occurred
Note: This register represents a generic definition of the IFSx register. Refer to Table 8-3 for the exact bit definitions.

REGISTER 8-6: IECx: INTERRUPT ENABLE CONTROL REGISTER ' \(x\) ' (' \(x\) ' = 0-7)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
28 / 20 / 12 / 4
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
27 / 19 / 11 / 3
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{25 / 17 / 9 / 1}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & IEC31 & IEC30 & IEC29 & IEC28 & IEC27 & IEC26 & IEC25 & IEC24 \\
\hline \multirow[t]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & IEC23 & IEC22 & IEC21 & IEC20 & IEC19 & IEC18 & IEC17 & IEC16 \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & IEC15 & IEC14 & IEC13 & IEC12 & IEC11 & IEC10 & IEC9 & IEC8 \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & IEC7 & IEC6 & IEC5 & IEC4 & IEC3 & IEC2 & IEC1 & IECO \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-0 IEC31-IEC0: Interrupt Enable bits
1 = Interrupt is enabled
\(0=\) Interrupt is disabled
Note: This register represents a generic definition of the IECx register. Refer to Table 8-3 for the exact bit definitions.

\section*{PIC32MK GP/MC Family}

REGISTER 8-7: IPCx: INTERRUPT PRIORITY CONTROL REGISTER ' \(x\) ' (' \(x\) ' = 0-63)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & Bit
29/21/13/5 & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\underset{25 / 17 / 9 / 1}{ }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{3}{|c|}{IP3<2:0>} & \multicolumn{2}{|c|}{IS3<1:0>} \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{3}{|c|}{IP2<2:0>} & \multicolumn{2}{|c|}{IS2<1:0>} \\
\hline \multirow{2}{*}{15:8} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{3}{|c|}{IP1<2:0>} & \multicolumn{2}{|c|}{IS1<1:0>} \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{3}{|c|}{IP0<2:0>} & \multicolumn{2}{|c|}{IS0<1:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-29 Unimplemented: Read as ' 0 '
bit 28-26 IP3<2:0>: Interrupt Priority bits
\(111=\) Interrupt priority is 7
.
\(\cdot\)
\(010=\) Interrupt priority is 2
\(001=\) Interrupt priority is 1
\(000=\) Interrupt is disabled
bit 25-24 IS3<1:0>: Interrupt Subpriority bits
11 = Interrupt subpriority is 3
\(10=\) Interrupt subpriority is 2
01 = Interrupt subpriority is 1
\(00=\) Interrupt subpriority is 0
bit 23-21 Unimplemented: Read as ' 0 '
bit 20-18 IP2<2:0>: Interrupt Priority bits
\(111=\) Interrupt priority is 7
.
-
\(010=\) Interrupt priority is 2
\(001=\) Interrupt priority is 1
\(000=\) Interrupt is disabled
bit 17-16 IS2<1:0>: Interrupt Subpriority bits
11 = Interrupt subpriority is 3
\(10=\) Interrupt subpriority is 2
01 = Interrupt subpriority is 1
\(00=\) Interrupt subpriority is 0
bit 15-13 Unimplemented: Read as ' 0 '
Note: This register represents a generic definition of the IPCx register. Refer to Table 8-3 for the exact bit definitions.
```

REGISTER 8-7: IPCx: INTERRUPT PRIORITY CONTROL REGISTER ' }x\mathrm{ ' (' }x\mathrm{ ' = 0-63) (CONTINUED)
bit 12-10 IP1<2:0>: Interrupt Priority bits
111 = Interrupt priority is 7
•
•
010 = Interrupt priority is 2
001 = Interrupt priority is 1
000 = Interrupt is disabled
bit 9-8 IS1<1:0>: Interrupt Subpriority bits
11 = Interrupt subpriority is 3
10 = Interrupt subpriority is 2
01 = Interrupt subpriority is 1
00 = Interrupt subpriority is 0
bit 7-5 Unimplemented: Read as ' 0'
bit 4-2 IP0<2:0>: Interrupt Priority bits
111 = Interrupt priority is 7
.
-
010 = Interrupt priority is 2
001 = Interrupt priority is 1
000 = Interrupt is disabled
bit 1-0 IS0<1:0>: Interrupt Subpriority bits
11 = Interrupt subpriority is 3
10 = Interrupt subpriority is 2
01 = Interrupt subpriority is 1
00 = Interrupt subpriority is 0
Note: This register represents a generic definition of the IPCx register. Refer to Table 8-3 for the exact bit definitions.

```

\section*{PIC32MK GP/MC Family}

REGISTER 8-8: OFFx: INTERRUPT VECTOR ADDRESS OFFSET REGISTER (x=0-190)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & - & - & \multicolumn{2}{|l|}{VOFF<17:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{VOFF<15:8>} \\
\hline \multirow[t]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 \\
\hline & \multicolumn{7}{|c|}{VOFF<7:1>} & - \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\(x=\) Bit is unknown
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 17-1 VOFF<17:1>: Interrupt Vector 'x' Address Offset bits
bit \(0 \quad\) Unimplemented: Read as ' 0 '

\section*{PIC32MK GP/MC Family}

\subsection*{9.0 OSCILLATOR CONFIGURATION}

\section*{Note: This data sheet summarizes the} features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The PIC32MK GP/MC oscillator system has the following modules and features:
- Five external and internal oscillator options as clock sources
- On-Chip PLL with user-selectable input divider, multiplier and output divider to boost operating frequency on select internal and external oscillator sources
- On-Chip user-selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown with dedicated FRC
- Dedicated On-Chip PLL for USB modules
- Flexible reference clock output
- Multiple clock branches for peripherals for better performance flexibility
A block diagram of the oscillator system is provided in Figure 9-1. The clock distribution is shown in Table 9-1.

\section*{PIC32MK GP/MC Family}


\section*{PIC32MK GP/MC Family}

TABLE 9-1: SYSTEM AND PERIPHERAL CLOCK DISTRIBUTION
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Peripheral} & \multicolumn{18}{|c|}{Clock Source} \\
\hline & \[
\begin{aligned}
& \text { U } \\
& \text { K }
\end{aligned}
\] & \[
\begin{aligned}
& 0 \\
& \text { r } \\
& \text { I }
\end{aligned}
\] & \[
\begin{aligned}
& \text { U } \\
& \text { O } \\
& \text { O }
\end{aligned}
\] & \[
\begin{aligned}
& \text { U } \\
& 0 \\
& 0 \\
& 0
\end{aligned}
\] & צ
U
む
心 & \[
\begin{aligned}
& \text { ل1 } \\
& \stackrel{1}{\infty}
\end{aligned}
\] & \[
\begin{aligned}
& \text { ل1 } \\
& \mathbf{1}
\end{aligned}
\] & E
\(\underset{\Sigma}{\Sigma}\)
J
M
a & \[
\begin{aligned}
& \mathfrak{Y} \\
& \text { U } \\
& 0 \\
& \mathbf{Q}
\end{aligned}
\] & \[
\begin{aligned}
& \text { O} \\
& \underset{\sim}{0} \\
& 0
\end{aligned}
\] & \[
\begin{aligned}
& \mathbb{Z} \\
& \text { U } \\
& 0 \\
& \mathbf{Q}
\end{aligned}
\] & \[
\begin{aligned}
& \text { n } \\
& \text { ப } \\
& \text { Q }
\end{aligned}
\] &  & \[
\begin{aligned}
& N \\
& \underset{U}{u} \\
& 0 \\
& 0
\end{aligned}
\] &  & \[
\begin{aligned}
& \text { N } \\
& \text { Y } \\
& \text { U } \\
& \text { U } \\
& \underset{\sim}{u}
\end{aligned}
\] &  & \[
\begin{aligned}
& \text { U } \\
& \text { צ } \\
& \text { U } \\
& \underset{\sim}{U}
\end{aligned}
\] \\
\hline ADC1-ADC7 & & & & & & & & & & & & X & & & & & X & \\
\hline CAN1-CAN4 & & & & & & & & & & & & X & & & & & & \\
\hline CFG PMD & & & & & & & & X & & & & & & & & & & \\
\hline CLKO \({ }^{6}\) ) & & & & & & & & X & & & & & & & & & & \\
\hline Comparator 1-5 & & & & & & & & & X & & & & & & & & & \\
\hline CPU & X & X & X & X & & X & X & & & & & & & X & & & & \\
\hline CRU & & & & & & & & X & & & & & & & & & & \\
\hline CTMU & & & & & & & & & X & & & & & & & & & \\
\hline CDAC1 & & & & & & & & & X & & & & & & & & & \\
\hline CDAC2-CDAC3 & & & & & & & & & & X & & & & & & & & \\
\hline DATAEE & X & & & & & & & & X & & & & & & & & & \\
\hline DMA & & & & & X & & & & & & & & & & & & & \\
\hline DMT & & & & & & & & X & & & & & & & & & & \\
\hline DSCTRL \({ }^{(5)}\) & & X & & & & & & & & & & & X & & & & & \\
\hline EVIC & & & & & X & & & & & & & & & & & & & \\
\hline Flash & X & & & & & & & X & & & & & & X & & & & \\
\hline Input Capture 10-16 & & & & & & & & & & X & & & & & & & & \\
\hline Input Capture 1-9 & & & & & & & & & X & & & & & & & & & \\
\hline ICD & & & & & & & & X & & & & & & & & & & \\
\hline Output Compare 10-16 & & & & & & & & & & X & & & & & & & & \\
\hline Output Compare 1-9 & & & & & & & & & X & & & & & & & & & \\
\hline Op amp 1-3, 5 & & & & & & & & & X & & & & & & & & & \\
\hline PMP & & & & & & & & & X & & & & & & & & & \\
\hline PORTA-PORTG & & & & & & & & & & & X & & & & & & & \\
\hline PPS & & & & & & & & X & & & & & & & X & X & X & X \\
\hline RTCC & & X & X & & & & & & & & & & X & & & & & \\
\hline SPI1-SPI2 & & & & & & & & & X & & & & & & X & & & \\
\hline SPI3-SPI6 & & & & & & & & & & X & & & & & X & & & \\
\hline SSX Control & & & & & X & & & & & & & & & & & & & \\
\hline Timer1 & & X & X & & & & & & X & & & & & & & & & \\
\hline Timer2-Timer9 & & & & & & & & & X & & & & & & & & & \\
\hline UART1-UART2 & X & & & & X & & & & X & & & & & & X & & & \\
\hline UART3-UART6 & X & & & & X & & & & & X & & & & & X & & & \\
\hline USB1-USB2 & X & & & X & & & X & & & & & X & & & & & & \\
\hline WDT & & X & & & & & & X & & & & & & & & & & \\
\hline
\end{tabular}

Note 1: PBCLK1 is used by system modules and cannot be turned off.
SYSCLK/PBCLK5 is used to fetch data from/to the Flash Controller, while the FRC clock is used for programming.
Special Function Register (SFR) access only.
Timer1 only.
5: DSCTRL is the Deep Sleep Control Block.
6: PBCLK1 divided by 2 is available on CLKO function pin on oscillator in EC or FRC mode.

\section*{PIC32MK GP/MC Family}

\subsection*{9.1 Fail-Safe Clock Monitor (FSCM)}

The PIC32MK GP/MC oscillator system includes a Failsafe Clock Monitor (FSCM). The FSCM monitors the SYSCLK for continuous operation. If it detects that the SYSCLK has failed, it switches the SYSCLK over to the FRC oscillator and triggers a NMI. When the NMI is executed, software can attempt to restart the main oscillator or shut down the system.

In Sleep mode, both the SYSCLK and the FSCM halt, which prevents FSCM detection.

PIC32MK GP/MC Family

\section*{Oscillator Control Registers}


\section*{PIC32MK GP/MC Family}
TABLE 9-2: OSCILLATOR CONFIGURATION REGISTER MAP (CONTINUED)


REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & - & \multicolumn{3}{|c|}{FRCDIV<2:0>} \\
\hline \multirow[b]{2}{*}{23:16} & RW-0 & U-0 & R/W-y & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & DRMEN & - & SLP2SPD & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & R-0 & R-0 & R-0 & U-0 & R/W-y & R/W-y & R/W-y \\
\hline & - & \multicolumn{3}{|c|}{COSC<2:0>} & - & \multicolumn{3}{|c|}{NOSC<2:0>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & U-0 & U-0 & R/W-0 & R/W-0, HS & R/W-0 & R/W-y & RW-y \\
\hline & CLKLOCK & - & - & SLPEN & CF & UFRCEN & SOSCEN & OSWEN \({ }^{(1)}\) \\
\hline
\end{tabular}
\begin{tabular}{|llll|}
\hline Legend: & \(y=\) Value set from Configuration bits on POR & HS \(=\) Hardware Set \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-27 Unimplemented: Read as ' 0 '
bit 26-24 FRCDIV<2:0>: Internal Fast RC (FRC) Oscillator Clock Divider bits
\(111=\) FRC divided by 256
\(110=\) FRC divided by 64
\(101=\) FRC divided by 32
\(100=\) FRC divided by 16
011 = FRC divided by 8
\(010=\) FRC divided by 4
\(001=\) FRC divided by 2
\(000=\) FRC divided by 1 (default setting)
bit 23 DRMEN: Dream Mode Enable bit
1 = Dream mode is enabled
\(0=\) Dream mode is disabled
bit 22 Unimplemented: Read as ' 0 '
bit 21 SLP2SPD: Sleep Two-speed Start-up Control bit
1 = Use FRC as SYSCLK until the selected clock is ready
0 = Use the selected clock directly
bit 20-15 Unimplemented: Read as ' 0 '
bit 14-12 COSC<2:0>: Current Oscillator Selection bits
111 = Reserved
\(110=\) Reserved
101 = Internal Low-Power RC (LPRC) Oscillator
\(100=\) Secondary Oscillator (Sosc)
011 = USB PLL (UPLL) input clock and divider are set by UPLLCON
010 = Primary Oscillator (POSC) (HS or EC)
001 = System PLL (SPLL) input clock and divider set by SPLLCON
\(000=\) Internal Fast RC (FRC) Oscillator divided by FRCDIV<2:0> bits (FRCDIV) supports FRN divided by \(N\), where ' \(N\) ' is \(1,2,4,8,16,32,64\), and 256
bit 11 Unimplemented: Read as ' 0 '
Note 1: The reset value for this bit depends on the setting of the IESO bit (DEVCFG1<7>). When IESO = 1, the reset value is ' 1 '. When IESO \(=0\), the reset value is ' 0 '.

Note: Writes to this register require an unlock sequence. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER}
```

bit 10-8 NOSC<2:0>: New Oscillator Selection bits
111 = Reserved
110 = Reserved
1 0 1 ~ = ~ I n t e r n a l ~ L o w - P o w e r ~ R C ~ ( L P R C ) ~ O s c i l l a t o r ~
100 = Secondary Oscillator (SOSC)
011 = USB PLL (UPLL) input clock and divider are set by UPLLCON
010 = Primary Oscillator (POSC) (HS or EC)
001 = System PLL (SPLL) input clock and divider set by SPLLCON
000 = Internal Fast RC (FRC) Oscillator divided by FRCDIV<2:0> bits (FRCDIV) supports FRN divided
by N}N\mathrm{ , where ' N' is 1, 2, 4, 8, 16, 32, 64, and 256
On Reset, these bits are set to the value of the FNOSC<2:0> Configuration bits (DEVCFG1<2:0>).
bit }7\mathrm{ CLKLOCK: Clock Selection Lock Enable bit
1 = Clock and PLL selections are locked
0 = Clock and PLL selections are not locked and may be modified
bit 6-5 Unimplemented: Read as '0'
bit 4 SLPEN: Sleep Mode Enable bit
1 = Device will enter Sleep mode when a WAIT instruction is executed
0 = Device will enter Idle mode when a WAIT instruction is executed
bit 3 CF: Clock Fail Detect bit
1 = FSCM has detected a clock failure
0 = No clock failure has been detected
Note: On a clock fail event if enabled by the FCKSM<1:0> bits (DEVCFG1<15:14>) = ‘ 0 b11, this bit and the RNMICON<CF> bit will be set. The user software must clear both the bits inside the CF NMI before attempting to exit the ISR. Software or hardware settings of the CF bit ( $\mathrm{OSCCON}<3>$ ) will cause a CF NMI event and an automatic clock switch to the FRC provided the FCKSM<1:0> = ' 0 b11. Unlike the CF bit (OSCCON<3>), software or hardware settings of the CF bit ( $\mathrm{RNMICON}<17>$ ) will cause a CF NMI event but will not cause a clock switch to the FRC. After a Clock Fail event, a successful user software clock switch if implemented, hardware will automatically clear the CF bit (RNMICON<17>), but not the CF bit (OSCCON<3>). The CF bit ( $\mathrm{OSCCON}<3>$ ) must be cleared by software using the OSCCON register unlock procedure.
bit 2 UFRCEN: USB FRC Sleep Clock Enable bit
$1=$ FRC is the USB input clock for wake from Sleep mode
0 = USB input clock is determined by the UPOSCEN bit (UPLLCON<29>)
bit 1 SOSCEN: Secondary Oscillator (Sosc) Enable bit
1 = Enable Secondary Oscillator
0 = Disable Secondary Oscillator
bit $0 \quad$ OSWEN: Oscillator Switch Enable bit ${ }^{(1)}$
1 = Initiate an oscillator switch to selection specified by NOSC<2:0> bits
$0=$ Oscillator switch is complete

```

Note 1: The reset value for this bit depends on the setting of the IESO bit (DEVCFG1<7>). When IESO = 1, the reset value is ' 1 '. When IESO \(=0\), the reset value is ' 0 '.

Note: Writes to this register require an unlock sequence. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

REGISTER 9-2: OSCTUN: FRC TUNING REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & R-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & R-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 \\
\hline & - & - & \multicolumn{6}{|c|}{TUN<5:0> \({ }^{(1)}\)} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll|}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-6 Unimplemented: Read as ' 0 '
bit 5-0 TUN<5:0>: FRC Oscillator Tuning bits \({ }^{(1)}\)
```

111111 = +1.453%
•
•
•
100000 = 0.000% (Nominal Center Frequency, default)
•
•
•
000000 =-1.500%

```

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation, and is neither characterized nor tested.

Note: Writes to this register require an unlock sequence. Refer to the Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 9-3: SPLLCON: SYSTEM PLL CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-y & R/W-y & R/W-y \\
\hline & - & - & - & - & - & \multicolumn{3}{|c|}{PLLODIV<2:0>} \\
\hline \multirow[t]{2}{*}{23:16} & U-0 & R/W-y & R/W-y & R/W-y & R/W-y & R/W-y & R/W-y & R/W-y \\
\hline & - & \multicolumn{7}{|c|}{PLLMULT<6:0>} \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-y & R/W-y & R/W-y \\
\hline & - & & & & & \multicolumn{3}{|c|}{PLLIDIV<2:0>} \\
\hline \multirow[b]{2}{*}{7:0} & RW-y & U-0 & U-0 & U-0 & U-0 & R/W-y & R/W-y & R/W-y \\
\hline & PLLICLK & - & - & - & - & \multicolumn{3}{|c|}{PLLRANGE<2:0>} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(y=\) Value set from Configuration bits on POR \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-27 Unimplemented: Read as ' 0 '
bit 26-24 PLLODIV<2:0>: System PLL Output Clock Divider bits
111 = Reserved
110 = Reserved
101 = PLL Divide by 32
100 = PLL Divide by 16
011 = PLL Divide by 8
\(010=\) PLL Divide by 4
001 = PLL Divide by 2
\(000=\) Reserved
The default setting is specified by the FPLLODIV<2:0> Configuration bits in the DEVCFG2 register. Refer to Register 33-5 in 33.0 "Special Features" for information.
bit 23 Unimplemented: Read as ' 0 '
bit 22-16 PLLMULT<6:0>: System PLL Multiplier bits
\(1111111=\) Multiply by 128
\(1111110=\) Multiply by 127
1111101 = Multiply by 126
\(1111100=\) Multiply by 125
-
-
-
0000000 = Multiply by 1
The default setting is specified by the FPLLMULT<6:0> Configuration bits in the DEVCFG2 register. Refer to Register 33-5 in 33.0 "Special Features" for information.
bit 15-11 Unimplemented: Read as ' 0 '
Note 1: Writes to this register require an unlock sequence. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.
2: Writes to this register are not allowed if the SPLL is selected as a clock source (COSC<2:0> \(=001\) ).
3: While the PLL is active, and if updating the PLL bits in the OSCCON register at run-time, the user application must remain within the following limits at all times for all nodes in the PLL clock tree. Therefore, the order in which the PLL values may be modified, (i.e., PLLODIV, PLLMULT, PLLODIV) becomes important. Failure to maintain PLL nodes within min/max ranges may result in unstable PLL and system behavior.
- Output and input to PLLIDIV block (i.e., FPLLI) 5 MHz to 64 MHz (min/max at all times)
- VCO output, (i.e., FVCO) 350 MHz to 700 MHz ( \(\mathrm{min} / \mathrm{max}\) at all times)
- Output of PLLODIV, (i.e., FPLL) 10 MHz to 120 MHz (min/max at all times)

\section*{REGISTER 9-3: SPLLCON: SYSTEM PLL CONTROL REGISTER}
bit 10-8 PLLIDIV<2:0>: System PLL Input Clock Divider bits
111 = Divide by 8
110 = Divide by 7
101 = Divide by 6
\(100=\) Divide by 5
011 = Divide by 4
010 = Divide by 3
001 = Divide by 2
\(000=\) Divide by 1
The default setting is specified by the FPLLIDIV<2:0> Configuration bits in the DEVCFG2 register. Refer to Register 33-5 in 33.0 "Special Features" for information. If the PLLICLK is set for FRC, this setting is ignored by the PLL and the divider is set to Divide-by-1.
bit \(7 \quad\) PLLICLK: System PLL Input Clock Source bit
\(1=\) FRC is selected as the input to the System PLL
\(0=\) Posc is selected as the input to the System PLL
The POR default is specified by the FPLLICLK Configuration bit in the DEVCFG2 register. Refer to Register 33-5 in 33.0 "Special Features" for information.
bit 6-3 Unimplemented: Read as ' 0 '
bit 2-0 PLLRANGE<2:0>: System PLL Frequency Range Selection bits
111 = Reserved
\(110=54-64 \mathrm{MHz}\)
\(101=34-64 \mathrm{MHz}\)
\(100=21-42 \mathrm{MHz}\)
\(011=13-26 \mathrm{MHz}\)
\(010=8-16 \mathrm{MHz}\)
\(001=5-10 \mathrm{MHz}\)
\(000=\) Bypass
Use the highest filter range that covers the input freq to the VCO multiplier block that corresponds to the PLLIDIV output freq to minimize PLL system jitter (see Figure 9-1). For example, Crystal \(=20 \mathrm{MHz}\), PLLIDIV<2:0> = 0b1; therefore, the filter input frequency is equal to 10 MHz and UPLLRANGE<2:0> \(=\) '0b010. The default setting is specified by the FPLLRNG<2:0> Configuration bits in the DEVCFG2 register. Refer to Register 33-5 in 33.0 "Special Features" for information.

Note 1: Writes to this register require an unlock sequence. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.
2: Writes to this register are not allowed if the SPLL is selected as a clock source (COSC<2:0> = 001).
3: While the PLL is active, and if updating the PLL bits in the OSCCON register at run-time, the user application must remain within the following limits at all times for all nodes in the PLL clock tree. Therefore, the order in which the PLL values may be modified, (i.e., PLLODIV, PLLMULT, PLLODIV) becomes important. Failure to maintain PLL nodes within min/max ranges may result in unstable PLL and system behavior.
- Output and input to PLLIDIV block (i.e., FPLLI) 5 MHz to 64 MHz (min/max at all times)
- VCO output, (i.e., FVCO) 350 MHz to 700 MHz ( \(\mathrm{min} / \mathrm{max}\) at all times)
- Output of PLLODIV, (i.e., FPLL) 10 MHz to 120 MHz (min/max at all times)

\section*{PIC32MK GP/MC Family}

REGISTER 9-4: UPLLCON: USB PLL CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & R/W-0 & U-0 & U-0 & R/W-0 & R/W-0 & RW-0 \\
\hline & - & - & UPOSCEN & - & - & \multicolumn{3}{|c|}{PLLODIV<2:0>} \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & \multicolumn{7}{|c|}{PLLMULT<6:0>} \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & & & & & \multicolumn{3}{|c|}{PLLIDIV<2:0>} \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & - & \multicolumn{3}{|c|}{PLLRANGE<2:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-30 Unimplemented: Read as ' 0 '
bit 29 UPOSCEN: Output Enable bit
1 = USB input clock is Posc
\(0=\) USB input clock is UPLL
bit 28-27 Unimplemented: Read as ' 0 '
bit 26-24 PLLODIV<2:0>: System PLL Output Clock Divider bits
111 = Reserved
\(110=\) Reserved
101 = PLL Divide by 32
100 = PLL Divide by 16
\(011=\) PLL Divide by 8
010 = PLL Divide by 4
001 = PLL Divide by 2
\(000=\) Reserved
The default setting is specified by the FPLLODIV<2:0> Configuration bits in the DEVCFG2 register. Refer to Register 33-5 in 33.0 "Special Features" for information.
bit 23 Unimplemented: Read as ' 0 '

Note 1: Writes to this register require an unlock sequence. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.
2: Writes to this register are not allowed if the UPLL is selected as a clock source (COSC<2:0> \(=011\) ).
3: While the PLL is active, and if updating the PLL bits in the OSCCON register at run-time, the user application must remain within the following limits at all times for all nodes in the PLL clock tree. Therefore, the order in which the PLL values may be modified, (i.e., PLLODIV, PLLMULT, PLLODIV) becomes important. Failure to maintain PLL nodes within min/max ranges may result in unstable PLL and system behavior.
- Output and input to PLLIDIV block (i.e., FPLLI) 5 MHz to 64 MHz (minimum/maximum at all times)
- VCO output, (i.e., FVCO) 350 MHz to 700 MHz (minimum/maximum at all times)
- Output of PLLODIV, (i.e., FPLL) 10 MHz to 120 MHz (minimum/maximum at all times)

\section*{REGISTER 9-4: UPLLCON: USB PLL CONTROL REGISTER}
```

bit 22-16 PLLMULT<6:0>: System PLL Multiplier Output Clock Divider bits
1111111 = Multiply by 128
1111110 = Multiply by }12
1111101 = Multiply by }12
•
-
0000010 = Multiply by 3
0000001 = Multiply by 2
0000000 = Multiply by 1

```

The default setting is specified by the FPLLMULT<6:0> Configuration bits in the DEVCFG2 register. Refer to Register 33-5 in 33.0 "Special Features" for information.
bit 15-11 Unimplemented: Read as ' 0 '
bit 10-8 PLLIDIV<2:0>: System PLL Input Clock Divider bits
\(111=\) Divide by 8
110 = Divide by 7
101 = Divide by 6
100 = Divide by 5
011 = Divide by 4
010 = Divide by 3
001 = Divide by 2
000 = Divide by 1
The default setting is specified by the FPLLIDIV<2:0> Configuration bits in the DEVCFG2 register. Refer to Register 33-5 in 33.0 "Special Features" for information. If the PLLICLK is set for FRC, this setting is ignored by the PLL and the divider is set to Divide-by-1.
bit 7-3 Unimplemented: Read as ' 0 '
bit 2-0 PLLRANGE<2:0>: System PLL Frequency Range Selection bits
111 = Reserved
\(110=54-90 \mathrm{MHz}\)
\(101=34-68 \mathrm{MHz}\)
\(100=21-42 \mathrm{MHz}\)
\(011=13-26 \mathrm{MHz}\)
\(010=8-16 \mathrm{MHz}\)
\(001=5-10 \mathrm{MHz}\)
000 = Bypass
Use the highest filter range that covers the input freq to the VCO multiplier block that corresponds to the PLLIDIV output freq to minimize PLL system jitter (see Figure 9-1). For example, Crystal \(=20 \mathrm{MHz}\), PLLIDIV<2:0> = 0b1; therefore, the filter input frequency is equal to 10 MHz and UPLLRANGE<2:0> \(=\) 0b010. The default setting is specified by the FPLLRNG<2:0> Configuration bits in the DEVCFG2 register. Refer to Register 33-5 in 33.0 "Special Features" for information.

Note 1: Writes to this register require an unlock sequence. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.
2: Writes to this register are not allowed if the UPLL is selected as a clock source (COSC<2:0> = 011).
3: While the PLL is active, and if updating the PLL bits in the OSCCON register at run-time, the user application must remain within the following limits at all times for all nodes in the PLL clock tree. Therefore, the order in which the PLL values may be modified, (i.e., PLLODIV, PLLMULT, PLLODIV) becomes important. Failure to maintain PLL nodes within min/max ranges may result in unstable PLL and system behavior.
- Output and input to PLLIDIV block (i.e., FPLLI) 5 MHz to 64 MHz (minimum/maximum at all times)
- VCO output, (i.e., FVCO) 350 MHz to 700 MHz (minimum/maximum at all times)
- Output of PLLODIV, (i.e., FPLL) 10 MHz to 120 MHz (minimum/maximum at all times)

\section*{PIC32MK GP/MC Family}

REGISTER 9-5: REFOxCON: REFERENCE OSCILLATOR CONTROL REGISTER ('x' = 1-4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\underset{31 / 23 / 15 / 7}{\text { Bit }}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 29/21/13/5 }}
\] & \[
\underset{\text { Bit }}{\text { 28/20/12/4 }}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 & R/W-0 \\
\hline & - & \multicolumn{7}{|c|}{RODIV<14:8>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & RW-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{RODIV<7:0>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & RW-0 & R/W-0 & R/W-0 & U-0 & R/W-0, HC & R-0, HS, HC \\
\hline & ON(1) & - & SIDL & OE & RSLP \({ }^{(2)}\) & - & DIVSWEN & ACTIVE \({ }^{(1)}\) \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & RW-0 & R/W-0 \\
\hline & - & - & - & - & \multicolumn{4}{|c|}{ROSEL<3:0> \({ }^{(3)}\)} \\
\hline
\end{tabular}

\section*{Legend:}
\(R=\) Readable bit
\begin{tabular}{ll} 
HC = Hardware Cleared & HS = Hardware Set \\
W = Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31 Unimplemented: Read as ' 0 '
bit 30-16 RODIV<14:0> Reference Clock Divider bits
The value selects the reference clock divider bits (see Figure 9-1 for details). A value of ' 0 ' selects no divider.
bit 15 ON: Output Enable bit \({ }^{(1)}\)
1 = Reference Oscillator Module enabled
\(0=\) Reference Oscillator Module disabled
bit 14 Unimplemented: Read as ' 0 '
bit 13 SIDL: Peripheral Stop in Idle Mode bit
1 = Discontinue module operation when the device enters Idle mode
\(0=\) Continue module operation in Idle mode
bit 12 OE: Reference Clock Output Enable bit
1 = Reference clock is driven out on REFCLKOx pin
\(0=\) Reference clock is not driven out on REFCLKOx pin
bit 11 RSLP: Reference Oscillator Module Run in Sleep bit \({ }^{(2)}\)
1 = Reference Oscillator Module output continues to run in Sleep
\(0=\) Reference Oscillator Module output is disabled in Sleep
bit 10 Unimplemented: Read as ' 0 '
bit 9 DIVSWEN: Divider Switch Enable bit
1 = Divider switch is in progress
0 = Divider switch is complete
bit 8 ACTIVE: Reference Clock Request Status bit \({ }^{(1)}\)
1 = Reference clock request is active
\(0=\) Reference clock request is not active
bit 7-4 Unimplemented: Read as ' 0 '
Note 1: Do not write to this register when the ON bit is not equal to the ACTIVE bit.
2: This bit is ignored when the ROSEL<3:0> bits \(=0000\) or 0001 .
3: The ROSEL<3:0> bits should not be written while the ACTIVE bit is ' 1 ', as undefined behavior may result.

\section*{REGISTER 9-5: REFOxCON: REFERENCE OSCILLATOR CONTROL REGISTER (' \(x\) ' = 1-4)}
bit 3-0 ROSEL<3:0>: Reference Clock Source Select bits \({ }^{(3)}\)
1111 = Reserved
-
-
-
1001 = Reserved
\(1000=\) REFCLKI
0111 = SPLL
0110 = UPLL
0101 = Sosc
\(0100=\) LPRC
\(0011=\) FRC
0010 = Posc
0001 = PBCLK1
\(0000=\) SYSCLK

Note 1: Do not write to this register when the ON bit is not equal to the ACTIVE bit.
2: This bit is ignored when the ROSEL<3:0> bits \(=0000\) or 0001 .
3: The ROSEL<3:0> bits should not be written while the ACTIVE bit is ' 1 ', as undefined behavior may result.

\section*{PIC32MK GP/MC Family}

REGISTER 9-6: REFOxTRIM: REFERENCE OSCILLATOR TRIM REGISTER (' \(x\) ' = 1-4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ROTRIM<8:1>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & ROTRIM<0> & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & R-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-23 ROTRIM<8:0>: Reference Oscillator Trim bits
\(111111111=511 / 512\) divisor added to RODIV value
\(111111110=510 / 512\) divisor added to RODIV value
-
.
\(100000000=256 / 512\) divisor added to RODIV value
-
-
\(000000010=2 / 512\) divisor added to RODIV value
\(000000001=1 / 512\) divisor added to RODIV value
\(0000000000=0\) divisor added to RODIV value
bit 22-0 Unimplemented: Read as ' 0 '

Note 1: While the ON bit (REFOxCON<15>) is ' 1 ', writes to this register do not take effect until the DIVSWEN bit is also set to ' 1 '.
2: Do not write to this register when the ON bit (REFOxCON<15>) is not equal to the ACTIVE bit (REFOxCON<8>).
3: Specified values in this register do not take effect if RODIV<14:0> (REFOxCON<30:16>) \(=0\).
4: REFCLKOx Frequency \(=((\) Selected Source Clock / 2) * \((\mathrm{N}+(\mathrm{M} / 512)))\)
where, Selected source clock \(=\) ROSEL, \(\mathrm{N}=\) RODIV \(<14: 0>\), and \(\mathrm{M}=\) ROTRIM<8:0>.
If the value of REFCLKOx Frequency is not a whole integer value, the output clock will have jitter as it will cause the REFCLKOx circuit to clock cycle steal to produce an average frequency equivalent to the user application's desired frequency. The amount of jitter, (i.e., clock cycle steals), become less as the fractional remainder value becomes closer to a whole number and is greatest at any value plus 0.5 .

REGISTER 9-7: PBxDIV: PERIPHERAL BUS ' \(x\) ' CLOCK DIVISOR CONTROL REGISTER (' \(x\) ' = 1-7)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & Bit 26/18/10/2 & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-1 & U-0 & U-0 & U-0 & R-1 & U-0 & U-0 & U-0 \\
\hline & \(\mathrm{ON}^{(1)}\) & - & - & - & PBDIVRDY & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & \(\mathrm{R} / \mathrm{W}-1^{(2)}\) \\
\hline & - & \multicolumn{7}{|c|}{PBDIV<6:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll|}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15 ON: Peripheral Bus ' \(x\) ' Output Clock Enable bit \({ }^{(1)}\)
1 = Output clock is enabled
\(0=\) Output clock is disabled
bit 14-12 Unimplemented: Read as ' 0 '
bit 11 PBDIVRDY: Peripheral Bus ' \(x\) ' Clock Divisor Ready bit
1 = Clock divisor logic is not switching divisors and the PBxDIV<6:0> bits may be written
\(0=\) Clock divisor logic is currently switching values and the PBxDIV<6:0> bits cannot be written
bit 10-7 Unimplemented: Read as ' 0 '
bit 6-0 PBDIV<6:0>: Peripheral Bus 'x' Clock Divisor Control bits
\(1111111=\) PBCLKx is SYSCLK divided by 128
\(1111110=\) PBCLKx is SYSCLK divided by 127
-
-
-
0000011 = PBCLKx is SYSCLK divided by 4 (default value for \(x=6\) )
\(0000010=\) PBCLKx is SYSCLK divided by 3
\(0000001=\) PBCLKx is SYSCLK divided by 2 (default value for \(x<6\) )
\(0000000=\) PBCLKx is SYSCLK divided by 1 (default value for \(x=7\) )
Note 1: The clock for Peripheral Bus 1 and Peripheral Bus 7 cannot be turned off. Therefore, the ON bit in the PB1DIV register and the PB7DIV register cannot be written as a ' 0 '.
2: The default value for CPU clock PB7DIV Lsb \(=0\), where PB7CLK \(=\) SYSCLK (PB7DIV is read-only).

Note: Writes to this register require an unlock sequence. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

\section*{PIC32MK GP/MC Family}

REGISTER 9-8: SLEWCON: OSCILLATOR SLEW CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & Bit 26/18/10/2 & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & \multicolumn{4}{|c|}{SYSDIV<3:0>(1)} \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & - & \multicolumn{3}{|c|}{SLWDIV<2:0>} \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-1 & R/W-0 & R-0, HS, HC \\
\hline & - & - & - & - & - & UPEN & DNEN & BUSY \\
\hline
\end{tabular}

\section*{Legend:}

HC = Hardware Cleared HS = Hardware Set
\(R=\) Readable bit
-n = Value at POR

> W = Writable bit

U = Unimplemented bit, read as '0'
' 1 ' = Bit is set \(\quad\) ' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown
bit 31-20 Unimplemented: Read as ' 0 '
bit 19-16 SYSDIV<3:0>: System Clock Divide Control bits \({ }^{(1)}\)
\(1111=\) SYSCLK is divided by 16
\(1110=\) SYSCLK is divided by 15
-
\(\cdot\)
\(0010=\) SYSCLK is divided by 3
0001 = SYSCLK is divided by 2
\(0000=\) SYSCLK is not divided
bit 15-11 Unimplemented: Read as ' 0 '
bit 10-8 SLWDIV<2:0>: Slew Divisor Steps Control bits
These bits control the maximum division steps used when slewing during a frequency change.
\(111=\) Steps are divide by \(128,64,32,16,8,4,2\), and then no divisor
\(110=\) Steps are divide by 64, 32, 16, 8, 4, 2, and then no divisor
\(101=\) Steps are divide by \(32,16,8,4,2\), and then no divisor
\(100=\) Steps are divide by \(16,8,4,2\), and then no divisor
\(011=\) Steps are divide by \(8,4,2\), and then no divisor
\(010=\) Steps are divide by 4,2 , and then no divisor
\(001=\) Steps are divide by 2 , and then no divisor
\(000=\) No divisor is used during slewing
The steps apply in reverse order (i.e., 2, 4, 8 , etc.) during a downward frequency change.
bit 7-3 Unimplemented: Read as ' 0 '
bit 2 UPEN: Upward Slew Enable bit
1 = Slewing enabled for switching to a higher frequency
\(0=\) Slewing disabled for switching to a higher frequency
bit 1 DNEN: Downward Slew Enable bit
1 = Slewing enabled for switching to a lower frequency
\(0=\) Slewing disabled for switching to a lower frequency
bit \(0 \quad\) BUSY: Clock Switching Slewing Active Status bit
1 = Clock frequency is being actively slewed to the new frequency
\(0=\) Clock switch has reached its final value

Note 1: The SYSDIV<3:0> bit settings are ignored if both UPEN and DNEN \(=0\), and \(\operatorname{SYSCLK}\) will be divided by 1 .

REGISTER 9-9: CLKSTAT: OSCILLATOR CLOCK STATUS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & Bit 31/23/15/7 & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & Bit 29/21/13/5 & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R-0 \\
\hline & - & - & - & - & - & - & - & UPLLRDY \\
\hline \multirow[b]{2}{*}{7:0} & R-0 & U-0 & R-0 & R-0 & U-0 & R-0 & U-0 & R-0 \\
\hline & SPLLRDY & - & LPRCRDY & SOSCRDY & - & POSCRDY & - & FRCRDY \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & ' 1 ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-9 Unimplemented: Read as ' 0 '
bit 8 UPLLRDY: USB PLL (UPLL) Ready Status bit
1 = UPLL is ready
\(0=\) UPLL is not ready
bit 7 SPLLRDY: System PLL (SPLL) Ready Status bit
1 = SPLL is ready
\(0=\) SPLL is not ready
bit 5 LPRCRDY: Low-Power RC (LPRC) Oscillator Ready Status bit
\(1=\) LPRC is stable and ready
\(0=\) LPRC is disabled or not operating
bit 4 SOSCRDY: Secondary Oscillator (Sosc) Ready Status bit
1 = Sosc is stable and ready
\(0=\) SosC is disabled or not operating
bit 3 Unimplemented: Read as ' 0 '
bit 2 POSCRDY: Primary Oscillator (Posc) Ready Status bit
\(1=\) Posc is stable and ready
\(0=\) Posc is disabled or not operating
bit 1 Unimplemented: Read as ' 0 '
bit \(0 \quad\) FRCRDY: Fast RC (FRC) Oscillator Ready Status bit
\(1=F R C\) is stable and ready
\(0=F R C\) is disabled for not operating

\section*{PIC32MK GP/MC Family}

\section*{NOTES:}

\subsection*{10.0 PREFETCH MODULE}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 4. "Prefetch Cache Module" (DS60001119), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Prefetch module is a performance enhancing module that is included in the PIC32MK GP/MC family of devices. When running at high-clock rates, Wait states must be inserted into Program Flash Memory (PFM) read transactions to meet the access time of the PFM. Wait states can be hidden to the core by prefetching and storing instructions in a temporary holding area that the CPU can access quickly. Although the data path to the CPU is 32 bits wide, the data path to the PFM is 128 bits wide. This wide data path provides the same bandwidth to the CPU as a 32-bit path running at four times the frequency.

The Prefetch module holds a subset of PFM in temporary holding spaces known as lines. Each line contains a tag and data field. Normally, the lines hold a copy of what is currently in memory to make instructions or data available to the CPU without Flash Wait states.

\subsection*{10.1 Prefetch Cache Features}
- \(36 x 16\) byte fully-associative lines
- 16 lines for CPU instructions
- Four lines for CPU data
- Four lines for peripheral data
- 16-byte parallel memory fetch
- Configurable predictive prefetch

A simplified block diagram of the Prefetch module is shown in Figure 10-1.

FIGURE 10-1: PREFETCH MODULE BLOCK DIAGRAM


\section*{PIC32MK GP/MC Family}
10.2 Prefetch Control Registers
TABLE 10-1: PREFETCH REGISTER MAP
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & \(20 / 4\) & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0800} & \multirow[t]{2}{*}{CHECON} & 31:16 & - & - & - & - & - & PERCHEEN & DCHEEN & ICHEEN & - & PERCHEINV & DCHEINV & ICHEINV & - & PERCHECO & CHECOH & CHECOH & 0700 \\
\hline & & 15:0 & - & - & - & CHEPERFEN & - & - & - & PFMAWSEN & - & - & PREFE & ( \(<1\) 1:0> & - & & WS<2:0> & & 0107 \\
\hline \multirow[t]{2}{*}{0820} & \multirow[t]{2}{*}{CHEHIT} & 31:16 & \multicolumn{16}{|l|}{CHEHIT<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{CHEHIT<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0830} & \multirow[t]{2}{*}{CHEMIS} & 31:16 & \multicolumn{16}{|l|}{CHEMIS<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{CHEMIS<15:0>} & 0000 \\
\hline
\end{tabular}
\(\begin{array}{ll}\text { Legend: } & x=\text { unknown value on Reset, }-=\text { unimplemented, read as ' } 0 \text { '. Reset values are shown in hexadecimal. } \\ \text { Note 1: } & \text { All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an }\end{array}\)
Note 1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See Section13.2 "CLR, SET, and INV Registers" for

REGISTER 10-1: CHECON: CACHE MODULE CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{array}{|c|}
\text { Bit } \\
\text { 28/20/12/4 }
\end{array}
\] & \[
\begin{array}{|c}
\text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 \\
\hline & - & - & - & - & - & PERCHEEN & DCHEEN & ICHEEN \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & \[
\begin{gathered}
\text { PER } \\
\text { CHEINV }^{(1)}
\end{gathered}
\] & DCHEINV \({ }^{(1)}\) & ICHEINV \({ }^{(1)}\) & - & \[
\begin{gathered}
\text { PER } \\
\mathrm{CHECOH}^{(2)}
\end{gathered}
\] & \(\mathrm{DCHECOH}{ }^{(2)}\) & \(\mathrm{ICHECOH}{ }^{(2)}\) \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & R/W-0 & U-0 & U-0 & U-0 & R/W-1 \\
\hline & - & - & - & CHE PERFEN & - & - & - & PFM AWSEN \\
\hline \multirow{2}{*}{7:0} & U-0 & U-0 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-1 & R/W-1 \\
\hline & - & - & \multicolumn{2}{|l|}{PREFEN<1:0>} & - & \multicolumn{3}{|c|}{PFMWS<2:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31-27 Unimplemented: Read as ' 0 '
bit 26 PERCHEEN: Peripheral Cache Enable bit
1 = Peripheral cache is enabled
\(0=\) Peripheral cache is disabled
bit 25 DCHEEN: Data Cache Enable bit
1 = Data cache is enabled
0 = Data cache is disabled
bit 24 ICHEEN: Instruction Cache Enable bit
1 = Instruction cache is enabled
\(0=\) Instruction cache is disabled
bit 23 Unimplemented: Read as ' 0 '
bit 22 PERCHEINV: Peripheral Cache Invalidate bit \({ }^{(1)}\)
1 = Force invalidate cache/invalidate busy
0 = Cache Invalidation follows CHECOH/invalid complete
bit 21 DCHEINV: Data Cache Invalidate bit \({ }^{(1)}\)
1 = Force invalidate cache/invalidate busy
0 = Cache Invalidation follows CHECOH/invalid complete
bit \(20 \quad\) ICHEINV: Instruction Cache Invalidate bit \({ }^{(1)}\)
1 = Force invalidate cache/invalidate busy
0 = Cache Invalidation follows CHECOH/invalid complete
bit 19 Unimplemented: Read as ' 0 '
bit 18 PERCHECOH: Peripheral Auto-cache Coherency Control bit \({ }^{(2)}\)
1 = Automatically invalidate cache on a programming event
\(0=\) Do not automatically invalidate cache on a programming event

Note 1: Hardware automatically clears this bit when cache invalidate completes. Bits may clear at different times.
2: The PERCHECOH, DCHECOH, and ICHECOH bits must be stable before initiation of programming to ensure correct invalidation of data.

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 10-1: CHECON: CACHE MODULE CONTROL REGISTER (CONTINUED)}
bit 17 DCHECOH: Data Auto-cache Coherency Control bit \({ }^{(2)}\)
1 = Automatically invalidate cache on a programming event
\(0=\) Do not automatically invalidate cache on a programming event
bit 16 ICHECOH: Instruction Auto-cache Coherency Control bit \({ }^{(2)}\)
1 = Automatically invalidate cache on a programming event
\(0=\) Do not automatically invalidate cache on a programming event
bit 15-13 Unimplemented: Read as ' 0 '
bit 12 CHEPERFEN: Cache Performance Counters Enable bit
1 = Performance counters are enabled
0 = Performance counters are disabled
bit 11-9 Unimplemented: Read as ' 0 '
bit 8 PFMAWSEN: PFM Address Wait State Enable bit
1 = Add one more Wait State to flash address setup (suggested for higher system clock frequencies)
0 = Add no Wait States to the flash address setup (suggested for lower system clock frequencies to achieve higher performance)
When this bit is set to ' 1 ', total Flash wait states are PFMWS plus PFMAWSEN.
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-4 PREFEN<1:0>: Predictive Prefetch Enable bits
11 = Disable predictive prefetch
10 = Disable predictive prefetch
01 = Enable predictive prefetch for CPU instructions only
00 = Disable predictive prefetch
bit 3 Unimplemented: Read as ' 0 '
bit 2-0 PFMWS<2:0>: PFM Access Time Defined in Terms of SYSCLK Wait States bits 111 = Seven Wait states
-
-
-
\(010=\) Two Wait states
001 = One Wait state
000 = Zero Wait states
\begin{tabular}{|c|c|}
\hline Required Flash Wait States & SYSCLK (MHz) \\
\hline \hline 1 - Wait State & \(0<\) SYSCLK \(\leq 60 \mathrm{MHz}\) \\
\hline 3 - Wait State & \(60 \mathrm{MHz}<\) SYSCLK \(\leq 120 \mathrm{MHz}\) \\
\hline
\end{tabular}

Note 1: When the LPRD bit (NVMCON<15>) \(=0\), Flash read access wait states are governed by the PFMWS<2:0> bits.
2: When the LPRD bit = 1, Flash read access wait states are governed by the LPRDWS<4:0> bits (NVMCOM2<20:16>).

Note 1: Hardware automatically clears this bit when cache invalidate completes. Bits may clear at different times.
2: The PERCHECOH, DCHECOH, and ICHECOH bits must be stable before initiation of programming to ensure correct invalidation of data.

REGISTER 10-2: CHEHIT: CACHE HIT STATUS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHEHIT<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHEHIT<23:16>} \\
\hline \multirow{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHEHIT<15:8>} \\
\hline \multirow{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHEHIT<7:0>} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-0 CHEHIT<31:0>: Instruction Cache Hit Count bits
When the CHEPERFEN bit \((\mathrm{CHECON}<12>)=1\), the CHEHIT<31:0> bits increment each time the processor issues an instruction fetch or load that hits the prefetch cache from a cacheable region. Non-cacheable accesses do not modify this value.
The CHEHIT<31:0> bits are reset on a ' 0 ' to ' 1 ' transition of the CHEPERFEN bit.

\section*{PIC32MK GP/MC Family}

REGISTER 10-3: CHEMIS: CACHE MISS STATUS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHEMIS<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & RW-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHEMIS<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & RW-0 & R/W-0 & R/W-0 & RW-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHEMIS<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHEMIS<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31-0 CHEMIS<31:0>: Instruction Cache Miss Count bits
When the CHEPERFEN bit (CHECON<12>) = 1, the CHEMIS<31:0> bits increment each time the processor issues an instruction fetch or load that hits the prefetch cache from a cacheable region. Non-cacheable accesses do not modify this value.
The CHEMIS<31:0> bits are reset on a ' 0 ' to ' 1 ' transition of the CHEPERFEN bit.

\section*{PIC32MK GP/MC Family}

\subsection*{11.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 31. "Direct Memory Access (DMA) Controller" (DS60001117), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Direct Memory Access (DMA) Controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the device such as SPI, UART, PMP, etc., or memory itself.

Following are some of the key features of the DMA Controller module:
- Eight identical channels, each featuring:
- Auto-increment source and destination address registers
- Source and destination pointers
- Memory-to-memory and memory-toperipheral transfers
- Automatic word-size detection:
- Transfer granularity, down to byte level
- Bytes need not be word-aligned at source and destination
- Fixed priority channel arbitration
- Flexible DMA channel operating modes:
- Manual (software) or automatic (interrupt) DMA requests
- One-Shot or Auto-Repeat Block Transfer modes
- Channel-to-channel chaining
- Flexible DMA requests:
- A DMA request can be selected from any of the peripheral interrupt sources
- Each channel can select any (appropriate) observable interrupt as its DMA request source
- A DMA transfer abort can be selected from any of the peripheral interrupt sources
- Up to 2-byte Pattern (data) match transfer termination
- Multiple DMA channel status interrupts:
- DMA channel block transfer complete
- Source empty or half empty
- Destination full or half full
- DMA transfer aborted due to an external event
- Invalid DMA address generated
- DMA debug support features:
- Most recent error address accessed by a DMA channel
- Most recent DMA channel to transfer data
- CRC Generation module:
- CRC module can be assigned to any of the available channels
- CRC module is highly configurable

FIGURE 11-1: DMA BLOCK DIAGRAM


\section*{PIC32MK GP/MC Family}
11.1 DMA Control Registers
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{} & \multirow[t]{3}{*}{} & \multirow[t]{3}{*}{} & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{Bits}} & \multirow[t]{3}{*}{} \\
\hline & & & & & & & & & & & & & & & & & & & \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{1000} & \multirow[t]{2}{*}{DMACON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & - & SUSPEND & DMABUSY & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{1010} & \multirow[t]{2}{*}{DMASTAT} & 31:16 & RDWR & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{3}{|l|}{DMACH<2:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1020} & \multirow[t]{2}{*}{DMAADDR} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{DMAADDR<31:0>}} & 0000 \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & 0000 \\
\hline
\end{tabular}
TABLE 11-2: DMA CRC REGISTER MAP


PIC32MK GP/MC Family
TABLE 11-3: DMA CHANNEL 0 THROUGH CHANNEL 7 REGISTER MAP
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & \(24 / 8\) & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & \(18 / 2\) & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{1060} & \multirow[t]{2}{*}{DCHOCON} & 31:16 & \multicolumn{8}{|l|}{CHPIGN<7:0>} & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CHBUSY & - & CHPIGNEN & - & CHPATLEN & - & - & CHCHNS & CHEN & CHAED & CHCHN & CHAEN & - & CHEDET & \multicolumn{2}{|l|}{CHPRI<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1070} & \multirow[t]{2}{*}{DCHOECON} & 31:16 & - & - & - & - & - & - & - & - & \multicolumn{8}{|l|}{CHAIRQ<7:0>} & 00FF \\
\hline & & 15:0 & \multicolumn{8}{|l|}{CHSIRQ<7:0>} & CFORCE & CABORT & PATEN & SIRQEN & AIRQEN & - & - & - & FF00 \\
\hline \multirow[t]{2}{*}{1080} & \multirow[t]{2}{*}{DCHOINT} & 31:16 & - & - & - & - & - & - & - & - & CHSDIE & CHSHIE & CHDDIE & CHDHIE & CHBCIE & CHCCIE & CHTAIE & CHERIE & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & CHSDIF & CHSHIF & CHDDIF & CHDHIF & CHBCIF & CHCCIF & CHTAIF & CHERIF & 0000 \\
\hline \multirow[t]{2}{*}{1090} & \multirow[t]{2}{*}{DCHOSSA} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{CHSSA<31:0>}} & 0000 \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & 0000 \\
\hline \multirow[t]{2}{*}{10A0} & \multirow[t]{2}{*}{DCHODSA} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{CHDSA<31:0>}} & 0000 \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & 0000 \\
\hline \multirow[t]{2}{*}{10B0} & \multirow[t]{2}{*}{DCHOSSIZ} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{CHSSIZ<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{10C0} & \multirow[t]{2}{*}{DCHODSIZ} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{CHDSIZ<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{10D0} & \multirow[t]{2}{*}{DCH0SPTR} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{CHSPTR<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{10E0} & \multirow[t]{2}{*}{DCHODPTR} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{CHDPTR<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{10F0} & \multirow[t]{2}{*}{DCHOCSIZ} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{CHCSIZ<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1100} & \multirow[t]{2}{*}{DCHOCPTR} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{CHCPTR<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1110} & \multirow[t]{2}{*}{DCHODAT} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{CHPDAT<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1120} & \multirow[t]{2}{*}{DCH1CON} & 31:16 & \multicolumn{8}{|l|}{CHPIGN<7:0>} & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CHBUSY & - & CHPIGNEN & - & CHPATLEN & - & - & CHCHNS & CHEN & CHAED & CHCHN & CHAEN & - & CHEDET & \multicolumn{2}{|l|}{CHPRI<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1130} & \multirow[t]{2}{*}{DCH1ECON} & 31:16 & - & - & - & - & - & - & - & - & \multicolumn{8}{|l|}{CHAIRQ<7:0>} & 00FF \\
\hline & & 15:0 & \multicolumn{8}{|l|}{CHSIRQ<7:0>} & CFORCE & CABORT & PATEN & SIRQEN & AIRQEN & - & - & - & FF00 \\
\hline \multirow[t]{2}{*}{1140} & \multirow[t]{2}{*}{DCH1INT} & 31:16 & - & - & - & - & - & - & - & - & CHSDIE & CHSHIE & CHDDIE & CHDHIE & CHBCIE & CHCCIE & CHTAIE & CHERIE & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & CHSDIF & CHSHIF & CHDDIF & CHDHIF & CHBCIF & CHCCIF & CHTAIF & CHERIF & 0000 \\
\hline \multirow[t]{2}{*}{1150} & \multirow[t]{2}{*}{DCH1SSA} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{CHSSA<31:0>}} & 0000 \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & 0000 \\
\hline \multirow[t]{2}{*}{1160} & \multirow[t]{2}{*}{DCH1DSA} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{CHDSA<31:0>}} & 0000 \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & 0000 \\
\hline
\end{tabular}
Legend: \(\quad x=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV Registers" for more

\section*{PIC32MK GP/MC Family}
DMA CHANNEL 0 THROUGH CHANNEL 7 REGISTER MAP (CONTINUED)

Legend: \(\quad x=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV Registers" for more

PIC32MK GP/MC Family


\section*{PIC32MK GP/MC Family}
DMA CHANNEL 0 THROUGH CHANNEL 7 REGISTER MAP (CONTINUED)


PIC32MK GP/MC Family
DMA CHANNEL 0 THROUGH CHANNEL 7 REGISTER MAP (CONTINUED)


\section*{PIC32MK GP/MC Family}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline  & \[
\begin{aligned}
& \text { Z } \\
& \text { O} \\
& \text { u } \\
& \text { T } \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \text { E } \\
& \text { 今 } \\
& \text { O}
\end{aligned}
\] & \[
\begin{aligned}
& \mathbb{6} \\
& \text { N } \\
& \text { T్工 } \\
& \hline 0 \\
& \hline
\end{aligned}
\] &  & \[
\begin{aligned}
& N \\
& N \\
& N \\
& N \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& N \\
& N \\
& \text { N } \\
& \text { N } \\
& \text { N }
\end{aligned}
\] &  &  & \[
\begin{aligned}
& \text { N } \\
& \text { N} \\
& \text { T } \\
& \text { O}
\end{aligned}
\] & \[
\begin{aligned}
& \frac{x}{5} \\
& 0 \\
& 0, ~ \\
& \text { 동 }
\end{aligned}
\] &  \\
\hline  & \(\stackrel{\text { \% }}{\text { ¢ }}\) & \[
\begin{aligned}
& \text { Oi } \\
& \hline \underline{0}
\end{aligned}
\] & \[
\] & \(\stackrel{\text { ® }}{\sim}\) & \[
\begin{aligned}
& \hline \stackrel{i}{0} \\
& \stackrel{i}{\sim}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \stackrel{\circ}{\circ} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \hline \stackrel{\circ}{\circ} \\
& \hline
\end{aligned}
\] & \[
\] & \[
\begin{aligned}
& \hline \text { O} \\
& \stackrel{\text { O}}{2}
\end{aligned}
\] & \(\stackrel{\text { O}}{\substack{\text { ¢ }}}\) & \(\stackrel{\stackrel{1}{0}}{\square}\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
1650 & \multirow{2}{*}{ DCH7DAT } & \(31: 16\) \\
& & \(15: 0\) \\
\hline
\end{tabular}
\(\begin{array}{ll}\text { Legend: } & x=\text { unknown value on Reset; }-=\text { unimplemented, read as ' } 0 \text { '. Reset values are shown in hexadecimal. } \\ \text { Note 1: } & \text { All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus }\end{array}\)
Note 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV Registers" for more

REGISTER 11-1: DMACON: DMA CONTROLLER CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Bit \\
Range
\end{tabular}} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(23: 16\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(15: 8\)} & \(\mathrm{R} / \mathrm{W}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & R/W-0 & \(\mathrm{R} / \mathrm{W}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & ON & - & - & SUSPEND & DMABUSY & - & - & - \\
\hline \multirow{2}{*}{\(7: 0\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15 ON: DMA On bit
\(1=\) DMA module is enabled
\(0=\) DMA module is disabled
bit 14-13 Unimplemented: Read as ' 0 '
bit 12 SUSPEND: DMA Suspend bit \({ }^{(1)}\)
1 = DMA transfers are suspended to allow CPU uninterrupted access to data bus
\(0=\) DMA operates normally
bit 11 DMABUSY: DMA Module Busy bit
1 = DMA module is active and is transferring data
\(0=\) DMA module is disabled and not actively transferring data
bit 10-0 Unimplemented: Read as ' 0 '

Note 1: If the user application clears this bit, it may take a number of cycles before the DMA module completes the current transaction and responds to this request. The user application should poll the BUSY bit to verify that the request has been honored.

\section*{PIC32MK GP/MC Family}

REGISTER 11-2: DMASTAT: DMA STATUS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & RDWR & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & U-0 & R-0 & R-0 & R-0 \\
\hline & - & - & - & - & - & \multicolumn{3}{|c|}{DMACH<2:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31 RDWR: Read/Write Status bit
1 = Last DMA bus access when an error was detected was a read
\(0=\) Last DMA bus access when an error was detected was a write
bit 30-3 Unimplemented: Read as ' 0 '
bit 2-0 DMACH<2:0>: DMA Channel bits
These bits contain the value of the most recent active DMA channel when an error was detected.

Note: The DMASTAT register will be cleared when its contents are read. If more than one errors at the same time, the read transaction will be recorded. Additional transfers that occur later with an error will not update this register until it has been read or cleared.

REGISTER 11-3: DMAADDR: DMA ADDRESS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{DMAADDR<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{DMAADDR<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{DMAADDR<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{DMAADDR<7:0>} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-0 DMAADDR<31:0>: DMA Module Address bits
These bits contain the address of the most recent DMA access when an error was detected.

Note: The DMAADDR register will be cleared when its contents are read. If more than one errors at the same time, the read transaction will be recorded. Additional transfers that occur later with an error will not update this register until it has been read or cleared.

\section*{PIC32MK GP/MC Family}

REGISTER 11-4: DCRCCON: DMA CRC CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & R/W-0 \\
\hline & - & - & \multicolumn{2}{|r|}{BYTO<1:0>} & WBO \({ }^{(1)}\) & - & - & BITO \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{PLEN<4:0> \({ }^{(1,2,3)}\)} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & CRCEN & CRCAPP(1) & CRCTYP & - & - & \multicolumn{3}{|c|}{CRCCH<2:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31-30 Unimplemented: Read as ' 0 '
bit 29-28 BYTO<1:0>: CRC Byte Order Selection bits
11 = Endian byte swap on half-word boundaries (i.e., source half-word order with reverse source byte order per half-word)
\(10=\) Swap half-words on word boundaries (i.e., reverse source half-word order with source byte order per half-word)
01 = Endian byte swap on word boundaries (i.e., reverse source byte order)
\(00=\) No swapping (i.e., source byte order)
bit 27 WBO: CRC Write Byte Order Selection bit \({ }^{(1)}\)
1 = Source data is written to the destination re-ordered as defined by BYTO<1:0>
\(0=\) Source data is written to the destination unaltered
bit 26-25 Unimplemented: Read as ' 0 '
bit 24 BITO: CRC Bit Order Selection bit
When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):
1 = The IP header checksum is calculated Least Significant bit (LSb) first (i.e., reflected)
\(0=\) The IP header checksum is calculated Most Significant bit (MSb) first (i.e., not reflected)
When CRCTYP (DCRCCON \(<15>\) ) \(=0\) (CRC module is in LFSR mode):
1 = The LFSR CRC is calculated Least Significant bit first (i.e., reflected)
\(0=\) The LFSR CRC is calculated Most Significant bit first (i.e., not reflected)
bit 23-13 Unimplemented: Read as ' 0 '
bit 12-8 PLEN<4:0>: Polynomial Length bits \({ }^{(1,2,3)}\)
When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):
These bits are unused.

When CRCTYP (DCRCCON \(<15>\) ) \(=0\) (CRC module is in LFSR mode):
Denotes the length of the polynomial -1 .
bit \(7 \quad\) CRCEN: CRC Enable bit
\(1=\) CRC module is enabled and channel transfers are routed through the CRC module
\(0=\) CRC module is disabled and channel transfers proceed normally
Note 1: When \(W B O=1\), unaligned transfers are not supported and the CRCAPP bit cannot be set.
2: The maximum CRC length supported by the DMA module is 32 .
3: This bit is unused when CRCTYP is equal to ' 1 '.

\section*{REGISTER 11-4: DCRCCON: DMA CRC CONTROL REGISTER (CONTINUED)}
bit \(6 \quad\) CRCAPP: CRC Append Mode bit \({ }^{(1)}\)
1 = The DMA transfers data from the source into the CRC but NOT to the destination. When a block transfer completes the DMA writes the calculated CRC value to the location given by CHxDSA
\(0=\) The DMA transfers data from the source through the CRC obeying WBO as it writes the data to the destination
bit 5 CRCTYP: CRC Type Selection bit
1 = The CRC module will calculate an IP header checksum
\(0=\) The CRC module will calculate a LFSR CRC
bit 4-3 Unimplemented: Read as ' 0 '
bit 2-0 CRCCH<2:0>: CRC Channel Select bits
\(111=\) CRC is assigned to Channel 7
\(110=\) CRC is assigned to Channel 6 \(101=\) CRC is assigned to Channel 5 \(100=\) CRC is assigned to Channel 4 \(011=\) CRC is assigned to Channel 3 \(010=\) CRC is assigned to Channel 2 \(001=C R C\) is assigned to Channel 1 \(000=\) CRC is assigned to Channel 0

Note 1: When \(W B O=1\), unaligned transfers are not supported and the CRCAPP bit cannot be set.
2: The maximum CRC length supported by the DMA module is 32 .
3: This bit is unused when CRCTYP is equal to ' 1 '.

\section*{PIC32MK GP/MC Family}

REGISTER 11-5: DCRCDATA: DMA CRC DATA REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DCRCDATA<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DCRCDATA<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DCRCDATA<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DCRCDATA<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-0 DCRCDATA<31:0>: CRC Data Register bits
Writing to this register will seed the CRC generator. Reading from this register will return the current value of the CRC. Bits greater than PLEN will return ' 0 ' on any read.

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):
Only the lower 16 bits contain IP header checksum information. The upper 16 bits are always ' 0 '. Data written to this register is converted and read back in 1's complement form (i.e., current IP header checksum value).

When CRCTYP (DCRCCON \(<15>\) ) \(=0\) (CRC module is in LFSR mode):
Bits greater than PLEN will return ' 0 ' on any read.

REGISTER 11-6: DCRCXOR: DMA CRCXOR ENABLE REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DCRCXOR<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DCRCXOR<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 \\
\hline & \multicolumn{8}{|c|}{DCRCXOR<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 \\
\hline & \multicolumn{8}{|c|}{DCRCXOR<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll|}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-0 DCRCXOR<31:0>: CRC XOR Register bits
When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):
This register is unused.
When CRCTYP (DCRCCON \(<15>\) ) \(=0\) (CRC module is in LFSR mode):
1 = Enable the XOR input to the Shift register
\(0=\) Disable the XOR input to the Shift register; data is shifted in directly from the previous stage in the register

REGISTER 11-7: DCHxCON: DMA CHANNEL ' \(x\) ' CONTROL REGISTER (' \(x\) ' = 0-7)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHPIGN<7:0>} \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & R/W-0 & U-0 & R/W-0 & U-0 & U-0 & R/W-0 \\
\hline & CHBUSY & - & CHIPGNEN & - & CHPATLEN & - & - & CHCHNS \({ }^{(1)}\) \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & R-0 & R/W-0 & R/W-0 \\
\hline & CHEN \({ }^{(2)}\) & CHAED & CHCHN & CHAEN & - & CHEDET & \multicolumn{2}{|r|}{CHPRI<1:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-24 CHPIGN<7:0>: Channel Register Data bits
Pattern Terminate mode:
Any byte matching these bits during a pattern match may be ignored during the pattern match determination when the CHPIGNEN bit is set. If a byte is read that is identical to this data byte, the pattern match logic will treat it as a "don't care" when the pattern matching logic is enabled and the CHPIGEN bit is set.
bit 23-16 Unimplemented: Read as ' 0 ’
bit 15 CHBUSY: Channel Busy bit
\(1=\) Channel is active or has been enabled
\(0=\) Channel is inactive or has been disabled
bit 14 Unimplemented: Read as ' 0 '
bit 13 CHPIGNEN: Enable Pattern Ignore Byte bit
1 = Treat any byte that matches the CHPIGN<7:0> bits as a "don't care" when pattern matching is enabled
\(0=\) Disable this feature
bit 12 Unimplemented: Read as ' 0 ’
bit 11 CHPATLEN: Pattern Length bit
\(1=2\) byte length
\(0=1\) byte length
bit 10-9 Unimplemented: Read as '0'
bit \(8 \quad\) CHCHNS: Chain Channel Selection bit \({ }^{(1)}\)
\(1=\) Chain to channel lower in natural priority ( CH 1 will be enabled by CH 2 transfer complete)
\(0=\) Chain to channel higher in natural priority ( CH 1 will be enabled by CH 0 transfer complete)
bit 7 CHEN: Channel Enable bit \({ }^{(2)}\)
1 = Channel is enabled
\(0=\) Channel is disabled
bit 6 CHAED: Channel Allow Events If Disabled bit
1 = Channel start/abort events will be registered, even if the channel is disabled
\(0=\) Channel start/abort events will be ignored if the channel is disabled
bit 5 CHCHN: Channel Chain Enable bit
1 = Allow channel to be chained
\(0=\) Do not allow channel to be chained

Note 1: The chain selection bit takes effect when chaining is enabled (i.e., \(\mathrm{CHCHN}=1\) ).
2: When the channel is suspended by clearing this bit, the user application should poll the CHBUSY bit (if available on the device variant) to see when the channel is suspended, as it may take some clock cycles to complete a current transaction before the channel is suspended.

\section*{PIC32MK GP/MC Family}

REGISTER 11-7: DCHxCON: DMA CHANNEL ' \(x\) ' CONTROL REGISTER (' \(x\) ' = 0-7) (CONTINUED)
bit 4 CHAEN: Channel Automatic Enable bit
1 = Channel is continuously enabled, and not automatically disabled after a block transfer is complete
\(0=\) Channel is disabled on block transfer complete
bit 3 Unimplemented: Read as ' 0 '
bit 2 CHEDET: Channel Event Detected bit
1 = An event has been detected
\(0=\) No events have been detected
bit 1-0 CHPRI<1:0>: Channel Priority bits
\(11=\) Channel has priority 3 (highest)
\(10=\) Channel has priority 2
\(01=\) Channel has priority 1
\(00=\) Channel has priority 0

Note 1: The chain selection bit takes effect when chaining is enabled (i.e., \(\mathrm{CHCHN}=1\) ).
2: When the channel is suspended by clearing this bit, the user application should poll the CHBUSY bit (if available on the device variant) to see when the channel is suspended, as it may take some clock cycles to complete a current transaction before the channel is suspended.

REGISTER 11-8: DCHxECON: DMA CHANNEL x EVENT CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & R/W-1 & RW-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline & \multicolumn{8}{|c|}{CHAIRQ<7:0> \({ }^{(1)}\)} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline & \multicolumn{8}{|c|}{CHSIRQ<7:0> \({ }^{(1)}\)} \\
\hline \multirow[b]{2}{*}{7:0} & S-0 & S-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 \\
\hline & CFORCE & CABORT & PATEN & SIRQEN & AIRQEN & - & - & - \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(S=\) Settable bit & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-24 Unimplemented: Read as ' 0 ’
bit 23-16 CHAIRQ<7:0>: Channel Transfer Abort IRQ bits \({ }^{(1)}\)
11111111 = Interrupt 255 will abort any transfers in progress and set CHAIF flag
-
-
00000001 = Interrupt 1 will abort any transfers in progress and set CHAIF flag
\(00000000=\) Interrupt 0 will abort any transfers in progress and set CHAIF flag
bit 15-8 CHSIRQ<7:0>: Channel Transfer Start IRQ bits \({ }^{(1)}\)
11111111 = Interrupt 255 will initiate a DMA transfer
-
.
00000001 = Interrupt 1 will initiate a DMA transfer
00000000 = Interrupt 0 will initiate a DMA transfer
Note: The DMA does not support I \({ }^{2}\) C, Change Notification, Input Capture, CTMU, QEI, and MC PWMs. Using any of these DMA trigger transfer events could lead to unexpected behavior.
bit 7 CFORCE: DMA Forced Transfer bit
\(1=\) A DMA transfer is forced to begin when this bit is written to a ' 1 '
\(0=\) This bit always reads ' 0 '
bit 6 CABORT: DMA Abort Transfer bit
1 = A DMA transfer is aborted when this bit is written to a ' 1 '
\(0=\) This bit always reads ' 0 '
bit 5 PATEN: Channel Pattern Match Abort Enable bit
1 = Abort transfer and clear CHEN on pattern match
\(0=\) Pattern match is disabled
bit 4 SIRQEN: Channel Start IRQ Enable bit
\(1=\) Start channel cell transfer if an interrupt matching CHSIRQ occurs
\(0=\) Interrupt number CHSIRQ is ignored and does not start a transfer
bit 3 AIRQEN: Channel Abort IRQ Enable bit
1 = Channel transfer is aborted if an interrupt matching CHAIRQ occurs
\(0=\) Interrupt number CHAIRQ is ignored and does not terminate a transfer
bit 2-0 Unimplemented: Read as ' 0 '

Note 1: See Table 8-3: "Interrupt IRQ, Vector and Bit Location" for the list of available interrupt IRQ sources.

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 11-9: DCHxINT: DMA CHANNEL x INTERRUPT CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & CHSDIE & CHSHIE & CHDDIE & CHDHIE & CHBCIE & CHCCIE & CHTAIE & CHERIE \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & CHSDIF & CHSHIF & CHDDIF & CHDHIF & CHBCIF & CHCCIF & CHTAIF & CHERIF \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\(x=\) Bit is unknown
\end{tabular}
bit 31-24 Unimplemented: Read as '0’
bit 23 CHSDIE: Channel Source Done Interrupt Enable bit
1 = Interrupt is enabled
\(0=\) Interrupt is disabled
bit 22 CHSHIE: Channel Source Half Empty Interrupt Enable bit
1 = Interrupt is enabled
\(0=\) Interrupt is disabled
bit 21 CHDDIE: Channel Destination Done Interrupt Enable bit
1 = Interrupt is enabled
0 = Interrupt is disabled
bit 20 CHDHIE: Channel Destination Half Full Interrupt Enable bit
1 = Interrupt is enabled
0 = Interrupt is disabled
bit 19 CHBCIE: Channel Block Transfer Complete Interrupt Enable bit
1 = Interrupt is enabled
\(0=\) Interrupt is disabled
bit 18 CHCCIE: Channel Cell Transfer Complete Interrupt Enable bit
1 = Interrupt is enabled
\(0=\) Interrupt is disabled
bit 17 CHTAIE: Channel Transfer Abort Interrupt Enable bit
1 = Interrupt is enabled
\(0=\) Interrupt is disabled
bit 16 CHERIE: Channel Address Error Interrupt Enable bit
1 = Interrupt is enabled
\(0=\) Interrupt is disabled
bit 15-8 Unimplemented: Read as ' 0 ’
bit \(7 \quad\) CHSDIF: Channel Source Done Interrupt Flag bit
\(1=\) Channel Source Pointer has reached end of source (CHSPTR \(=\) CHSSIZ)
\(0=\) No interrupt is pending
bit 6 CHSHIF: Channel Source Half Empty Interrupt Flag bit
1 = Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)
\(0=\) No interrupt is pending
REGISTER 11-9: DCHxINT: DMA CHANNEL x INTERRUPT CONTROL REGISTER (CONTINUED)
bit 5 CHDDIF: Channel Destination Done Interrupt Flag bit
1 = Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)
\(0=\) No interrupt is pending
bit 4CHDHF: Chamel Destination Harf Ful Interupt Flag bit
\(1=\) Channel Destination Pointer has reached midpoint of destination (CHDPTR \(=\) CHDSIZ/2)
\(0=\) No interrupt is pending
bit 3 CHBCIF: Channel Block Transfer Complete Interrupt Flag bit1 = A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred), or apattern match event occurs
\(0=\) No interrupt is pending
bit 2 CHCCIF: Channel Cell Transfer Complete Interrupt Flag bit
1 = A cell transfer has been completed (CHCSIZ bytes have been transferred)
\(0=\) No interrupt is pending
bit 1
CHTAIF: Channel Transfer Abort Interrupt Flag bit
1 = An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted
\(0=\) No interrupt is pending
bit \(0 \quad\) CHERIF: Channel Address Error Interrupt Flag bit
1 = A channel address error has been detectedEither the source or the destination address is invalid.
\(0=\) No interrupt is pending

\section*{PIC32MK GP/MC Family}

REGISTER 11-10: DCHxSSA: DMA CHANNEL x SOURCE START ADDRESS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHSSA<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 \\
\hline & \multicolumn{8}{|c|}{CHSSA<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHSSA<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHSSA<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-0
CHSSA<31:0> Channel Source Start Address bits
Channel source start address.
Note: This must be the physical address of the source.

REGISTER 11-11: DCHxDSA: DMA CHANNEL x DESTINATION START ADDRESS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHDSA<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHDSA<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHDSA<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHDSA<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-0 CHDSA<31:0>: Channel Destination Start Address bits Channel destination start address.

Note: This must be the physical address of the destination.

\section*{PIC32MK GP/MC Family}

REGISTER 11-12: DCHxSSIZ: DMA CHANNEL x SOURCE SIZE REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & RW-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHSSIZ<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHSSIZ<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 ’
bit 15-0 CHSSIZ<15:0>: Channel Source Size bits
\(1111111111111111=65,535\) byte source size
.
-
\(0000000000000010=2\) byte source size
\(0000000000000001=1\) byte source size
\(0000000000000000=65,536\) byte source size

REGISTER 11-13: DCHxDSIZ: DMA CHANNEL x DESTINATION SIZE REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHDSIZ<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHDSIZ<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{llll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 CHDSIZ<15:0>: Channel Destination Size bits
\(1111111111111111=65,535\) byte destination size
\(\stackrel{\rightharpoonup}{-}\)
-
\(0000000000000010=2\) byte destination size
\(0000000000000001=1\) byte destination size \(00000000000000000=65,536\) byte destination size

\section*{PIC32MK GP/MC Family}

REGISTER 11-14: DCHxSPTR: DMA CHANNEL x SOURCE POINTER REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{CHSPTR<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{CHSPTR<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 CHSPTR<15:0>: Channel Source Pointer bits
\(1111111111111111=\) Points to byte 65,535 of the source
.
\(0000000000000001=\) Points to byte 1 of the source
\(0000000000000000=\) Points to byte 0 of the source

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

REGISTER 11-15: DCHxDPTR: DMA CHANNEL x DESTINATION POINTER REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[t]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{CHDPTR<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{CHDPTR<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 CHDPTR<15:0>: Channel Destination Pointer bits
\(1111111111111111=\) Points to byte 65,535 of the destination
.
-
\(00000000000000001=\) Points to byte 1 of the destination \(00000000000000000=\) Points to byte 0 of the destination

\section*{PIC32MK GP/MC Family}

REGISTER 11-16: DCHxCSIZ: DMA CHANNEL x CELL-SIZE REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Bit \\
Range
\end{tabular} & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c|}
\text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHCSIZ<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHCSIZ<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 CHCSIZ<15:0>: Channel Cell-Size bits
\(1111111111111111=65,535\) bytes transferred on an event
.
\(0000000000000010=2\) bytes transferred on an event
0000000000000001= 1 byte transferred on an event
\(0000000000000000=65,536\) bytes transferred on an event

REGISTER 11-17: DCHxCPTR: DMA CHANNEL x CELL POINTER REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{CHCPTR<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{CHCPTR<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31-16 Unimplemented: Read as '0’
bit 15-0 CHCPTR<15:0>: Channel Cell Progress Pointer bits
\(1111111111111111=65,535\) bytes have been transferred since the last event
.
.
\(0000000000000001=1\) byte has been transferred since the last event
\(0000000000000000=0\) bytes have been transferred since the last event

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

\section*{PIC32MK GP/MC Family}

REGISTER 11-18: DCHxDAT: DMA CHANNEL x PATTERN DATA REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHPDAT<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHPDAT<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 CHPDAT<15:0>: Channel Data Register bits
Pattern Terminate mode:
Data to be matched must be stored in this register to allow terminate on match.
All other modes:
Unused.

\subsection*{12.0 USB ON-THE-GO (OTG)}

Note: This data sheet summarizes the features of the PIC32MK GP/MC Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 27. "USB On-The-Go (OTG)" (DS60001126), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 full-speed and low-speed embedded host, full-speed device or OTG implementation with a minimum of external components. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCl or OHCl controller.
The USB module consists of the clock generator, the USB voltage comparators, the transceiver, the Serial Interface Engine (SIE), a dedicated USB DMA controller, pull-up and pull-down resistors, and the register interface. A block diagram of the PIC32MK USB OTG module is presented in Figure 12-1.
The clock generator provides the 48 MHz clock required for USB full-speed and low-speed communication. The voltage comparators monitor the voltage on the Vbus pin to determine the state of the bus. The transceiver provides the analog translation between the USB bus and the digital logic. The SIE is a state machine that transfers data to and from the endpoint buffers and generates the hardware protocol for data transfers. The USB DMA controller transfers data between the data buffers in RAM and the SIE. The integrated pull-up and pull-down resistors eliminate the need for external signaling components. The register interface allows the CPU to configure and communicate with the module.

The PIC32MK USB module includes the following features:
- USB full-speed support for host and device
- Low-speed host support
- USB OTG support
- Integrated signaling resistors
- Integrated analog comparators for VBUS monitoring
- Integrated USB transceiver
- Transaction handshaking performed by hardware
- Endpoint buffering anywhere in system RAM
- Integrated DMA to access system RAM and Flash

Note: The implementation and use of the USB specifications, and other third party specifications or technologies, may require licensing; including, but not limited to, USB Implementers Forum, Inc. (also referred to as USB-IF). The user is fully responsible for investigating and satisfying any applicable licensing obligations.

\section*{PIC32MK GP/MC Family}

FIGURE 12-1: USB INTERFACE DIAGRAM


PIC32MK GP/MC Family
12.1 Control Registers
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{9040} & \multirow[t]{2}{*}{U10TGIR \({ }^{(2)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & IDIF & T1MSECIF & LSTATEIF & ACTVIF & SESVDIF & SESENDIF & - & VBUSVDIF & 0000 \\
\hline \multirow[t]{2}{*}{9050} & \multirow[t]{2}{*}{U1OTGIE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & IDIE & T1MSECIE & LSTATEIE & ACTVIE & SESVDIE & SESENDIE & - & VBUSVDIE & 0000 \\
\hline \multirow[t]{2}{*}{9060} & \multirow[t]{2}{*}{U1OTGSTAT \({ }^{(3)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & ID & - & LSTATE & - & SESVD & SESEND & - & VBUSVD & 0000 \\
\hline \multirow[t]{2}{*}{9070} & \multirow[t]{2}{*}{U1OTGCON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & DPPULUP & DMPULUP & DPPULDWN & DMPULDWN & VBUSON & OTGEN & VBUSCHG & VBUSDIS & 0000 \\
\hline \multirow[t]{2}{*}{9080} & \multirow[t]{2}{*}{U1PWRC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & UACTPND \({ }^{(4)}\) & - & - & USLPGRD & USBBUSY & - & USUSPEND & USBPWR & 0000 \\
\hline \multirow[t]{2}{*}{9200} & \multirow[t]{2}{*}{\(U 1 / R^{(2)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & STALLIF & ATTACHIF & RESUMEIF & IDLEIF & TRNIF & SOFIF & UERRIF & URSTIF & 0000 \\
\hline \multirow[t]{2}{*}{9210} & \multirow[t]{2}{*}{U1IE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & STALLIE & ATTACHIE & RESUMEIE & IDLEIE & TRNIE & SOFIE & UERRIE & URSTIE & 0000 \\
\hline \multirow[t]{2}{*}{9220} & \multirow[t]{2}{*}{U1EIR \({ }^{(2)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & BTSEF & BMXEF & DMAEF & BTOEF & DFN8EF & CRC16EF & \[
\frac{\text { CRC5EF }}{\text { EOFEF }}
\] & PIDEF & 00000 \\
\hline \multirow[t]{2}{*}{9230} & \multirow[t]{2}{*}{U1EIE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & BTSEE & BMXEE & DMAEE & BTOEE & DFN8EE & CRC16EE & \[
\frac{\text { CRC5EE }}{\text { EOFEE }}
\] & PIDEE & 00000 \\
\hline \multirow[t]{2}{*}{9240} & \multirow[t]{2}{*}{U1STAT \({ }^{(3)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & & ENDP & T<3:0> & & DIR & PPBI & - & - & 0000 \\
\hline \multirow[t]{3}{*}{9250} & \multirow[t]{3}{*}{U1CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & JSTATE & SE0 & PKTDIS & USBRST & HOSTEN & RESUME & PPBRST & USBEN & 0000 \\
\hline & & 15.0 & - & - & - & - & - & - & - & - & JSTATE & SEO & TOKBUSY & USBRST & HOSTEN & RESUME & PPBRST & SOFEN & 0000 \\
\hline \multirow[t]{2}{*}{9260} & \multirow[t]{2}{*}{U1ADDR} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & LSPDEN & \multicolumn{7}{|l|}{DEVADDR<6:0>} & 0000 \\
\hline \multirow[t]{2}{*}{9270} & \multirow[t]{2}{*}{U1BDTP1} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & \multicolumn{7}{|l|}{BDTPTRL<15:9>} & - & 0000 \\
\hline
\end{tabular}
Note 1: With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of \(0 \times 4\), \(0 \times 8\), and \(0 \times C\) respectively. See 2 "CLR, SET, and INV Registers" for more in
\(\begin{array}{ll}\text { 2: } & \text { This register does not have associated SET and INV registers. } \\ \text { 3: } & \text { This register does not have associated CLR, SET, and INV registers } \\ \text { 4: } & \text { Reset value for this bit is undefined. }\end{array}\)

\section*{PIC32MK GP/MC Family}
USB1 AND USB2 REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathscr{y} \\
& \ddot{0} \\
& 0 \\
& \mathscr{0} \\
& \bar{区}
\end{aligned}
\]} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & \(18 / 2\) & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{9280} & \multirow[t]{2}{*}{U1FRML \({ }^{(3)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & \multicolumn{8}{|l|}{FRML<7:0>} & 0000 \\
\hline \multirow[t]{2}{*}{9290} & \multirow[t]{2}{*}{U1FRM \({ }^{(3)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{3}{|l|}{FRMH<2:0>} & 0000 \\
\hline \multirow[t]{2}{*}{92A0} & \multirow[t]{2}{*}{U1TOK} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{PID<3:0>} & \multicolumn{4}{|l|}{\(E P<3: 0>\)} & 0000 \\
\hline \multirow[t]{2}{*}{92B0} & \multirow[t]{2}{*}{U1SOF} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & \multicolumn{8}{|l|}{CNT<7:0>} & 0000 \\
\hline \multirow[t]{2}{*}{92C0} & \multirow[t]{2}{*}{U1BDTP2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & \multicolumn{8}{|l|}{BDTPTRH<23:16>} & 0000 \\
\hline \multirow[t]{2}{*}{92D0} & \multirow[t]{2}{*}{U1BDTP3} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & & & & BDTPTRU & 31:24> & & & & 0000 \\
\hline \multirow[t]{2}{*}{92E0} & \multirow[t]{2}{*}{U1CNFG1} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & UTEYE & UOEMON & - & USBSIDL & LSDEV & - & - & UASUSPND & 0000 \\
\hline \multirow[t]{2}{*}{9300} & \multirow[t]{2}{*}{U1EP0} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & LSPD & RETRYDIS & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{9310} & \multirow[t]{2}{*}{U1EP1} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{9320} & \multirow[t]{2}{*}{U1EP2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{9330} & \multirow[t]{2}{*}{U1EP3} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{9340} & \multirow[t]{2}{*}{U1EP4} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{9350} & \multirow[t]{2}{*}{U1EP5} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{9360} & \multirow[t]{2}{*}{U1EP6} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{9370} & \multirow[t]{2}{*}{U1EP7} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{9380} & \multirow[t]{2}{*}{U1EP8} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline
\end{tabular} Note 1. 13.2 "CLR, SET, and INV Registers" for more information.

\footnotetext{
This register does not have associated SET and INV registers.
2. This register does not have associated CLR, SET, and INV registers
3:
4: Reset value for this bit is undefined.
}
Legen
Note

PIC32MK GP/MC Family
TABLE 12-1: USB1 AND USB2 REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \stackrel{\Omega}{\ddot{0}} \\
& \stackrel{0}{0} \\
& \stackrel{世}{4}
\end{aligned}
\]} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & \(20 / 4\) & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{9390} & \multirow[t]{2}{*}{U1EP9} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{93A0} & \multirow[t]{2}{*}{U1EP10} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{93B0} & \multirow[t]{2}{*}{U1EP11} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{93C0} & \multirow[t]{2}{*}{U1EP12} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{93D0} & \multirow[t]{2}{*}{U1EP13} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{93E0} & \multirow[t]{2}{*}{U1EP14} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{93F0} & \multirow[t]{2}{*}{U1EP15} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{A040} & \multirow[t]{2}{*}{U2OTGIR \({ }^{(2)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & IDIF & T1MSECIF & LSTATEIF & ACTVIF & SESVDIF & SESENDIF & - & VBUSVDIF & 0000 \\
\hline \multirow[t]{2}{*}{A050} & \multirow[t]{2}{*}{U2OTGIE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & IDIE & T1MSECIE & LSTATEIE & ACTVIE & SESVDIE & SESENDIE & - & VBUSVDIE & 0000 \\
\hline \multirow[t]{2}{*}{A060} & \multirow[t]{2}{*}{U2OTGSTAT \({ }^{(3)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & ID & - & LSTATE & - & SESVD & SESEND & - & VBUSVD & 0000 \\
\hline \multirow[t]{2}{*}{A070} & \multirow[t]{2}{*}{U2OTGCON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & DPPULUP & DMPULUP & DPPULDWN & DMPULDWN & VBUSON & OTGEN & VBUSCHG & VBUSDIS & 0000 \\
\hline \multirow[t]{2}{*}{A080} & \multirow[t]{2}{*}{U2PWRC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & UACTPND \({ }^{(4)}\) & - & - & USLPGRD & USBBUSY & - & USUSPEND & USBPWR & 0000 \\
\hline \multirow[t]{3}{*}{A200} & \multirow[t]{3}{*}{\(\mathrm{U} 2 \mathrm{IR}^{(2)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & STALLIF & ATTACHIF & RESUMEIF & IDLEIF & TRNIF & SOFIF & UERRIF & URSTIF & 0000 \\
\hline & & 15.0 & - & - & - & - & - & - & - & - & Stallif & Attachif & RESUMEIF & IDLEIF & TRNIF & SOFF & UERRIF & DETACHIF & 0000 \\
\hline \multirow[t]{3}{*}{A210} & \multirow[t]{3}{*}{U2IE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & STALLIE & ATTACHIE & RESUMEIE & IDLEIE & TRNIE & SOFIE & UERRIE & URSTIE & 0000 \\
\hline & & & & & & & & & & & & & & & & & & DETACHIE & 0000 \\
\hline
\end{tabular}
Legend: \(\quad x=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. \(\quad\). 13.2 "CLR, SET, and INV Registers" for more information.
This register does not have associated CLR, SET, and INV registers
3: Reset value for this bit is undefined.

\section*{PIC32MK GP/MC Family}
USB1 AND USB2 REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \stackrel{y}{0} \\
& \ddot{0} \\
& 0 \\
& \underline{\sim} \\
& \overline{\mathbb{C}}
\end{aligned}
\]} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & \(18 / 2\) & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{A220} & \multirow[t]{2}{*}{U2EIR \({ }^{(2)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & BTSEF & BMXEF & DMAEF & BTOEF & DFN8EF & CRC16EF & \[
\begin{gathered}
\hline \text { CRC5EF } \\
\hline \text { EOFEF }
\end{gathered}
\] & PIDEF & 00000 \\
\hline \multirow[t]{2}{*}{A230} & \multirow[t]{2}{*}{U2EIE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & BTSEE & BMXEE & DMAEE & BTOEE & DFN8EE & CRC16EE & \[
\frac{\text { CRC5EE }}{}
\] & PIDEE & 0000 \\
\hline \multirow[t]{2}{*}{A240} & \multirow[t]{2}{*}{U2STAT \({ }^{(3)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & & ENDP & T<3:0> & & DIR & PPBI & - & - & 0000 \\
\hline \multirow[t]{3}{*}{A250} & \multirow[t]{3}{*}{U2CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & & - & & & JSTATE & SEO & PKTDIS & USBRST & HOSTEN & RESUME & PPBRST & USBEN & 0000 \\
\hline & & 15.0 & - & - & - & - & - & - & - & - & JSTATE & & TOKBUSY & USBRST & HOSTEN & RESUME & PPBRST & SOFEN & 0000 \\
\hline \multirow[t]{2}{*}{A260} & \multirow[t]{2}{*}{U2ADDR} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & LSPDEN & & & D & VADDR<6:0> & & & & 0000 \\
\hline \multirow[t]{2}{*}{A270} & \multirow[t]{2}{*}{U2BDTP1} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & & & & TPTRL<15:9 & & & & - & 0000 \\
\hline \multirow[t]{2}{*}{A280} & \multirow[t]{2}{*}{U2FRML \({ }^{(3)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & & & & FRML & 7:0> & & & & 0000 \\
\hline \multirow[t]{2}{*}{A290} & \multirow[t]{2}{*}{U2FRMH \({ }^{(3)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & - & & FRMH<2:0 & & 0000 \\
\hline \multirow[t]{2}{*}{A2A0} & \multirow[t]{2}{*}{U2TOK} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & & PID & 3:0> & & & EP & 3:0> & & 0000 \\
\hline \multirow[t]{2}{*}{A2B0} & \multirow[t]{2}{*}{U2SOF} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & & & & CNT< & :0> & & & & 0000 \\
\hline \multirow[t]{2}{*}{A2C0} & \multirow[t]{2}{*}{U2BDTP2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & & & & BDTPTRH & <23:16> & & & & 0000 \\
\hline \multirow[t]{2}{*}{A2D0} & \multirow[t]{2}{*}{U2BDTP3} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & & & & BDTPTRU & <31:24> & & & & 0000 \\
\hline \multirow[t]{2}{*}{A2E0} & \multirow[t]{2}{*}{U2CNFG1} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & UTEYE & UOEMON & - & USBSIDL & LSDEV & - & - & UASUSPND & 0000 \\
\hline \multirow[t]{2}{*}{A300} & \multirow[t]{2}{*}{U2EP0} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & LSPD & RETRYDIS & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline
\end{tabular}
Legend:
Note 1: With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of \(0 \times 4,0 \times 8\), and \(0 \times\) respectively. See 13.2 "CLR, SET, and INV Registers" for more information.
2: This register does not have associated CLR, SET, and INV registers
4: Reset value for this bit is undefined.

PIC32MK GP/MC Family
TABLE 12-1: USB1 AND USB2 REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & \(20 / 4\) & 19/3 & \(18 / 2\) & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{A310} & \multirow[t]{2}{*}{U2EP1} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{A320} & \multirow[t]{2}{*}{U2EP2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{A330} & \multirow[t]{2}{*}{U2EP3} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{A340} & \multirow[t]{2}{*}{U2EP4} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{A350} & \multirow[t]{2}{*}{U2EP5} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{A360} & \multirow[t]{2}{*}{U2EP6} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{A370} & \multirow[t]{2}{*}{U2EP7} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{A380} & \multirow[t]{2}{*}{U2EP8} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{A390} & \multirow[t]{2}{*}{U2EP9} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{A3A0} & \multirow[t]{2}{*}{U2EP10} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{A3B0} & \multirow[t]{2}{*}{U2EP11} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{A3C0} & \multirow[t]{2}{*}{U2EP12} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{A3D0} & \multirow[t]{2}{*}{U2EP13} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{A3E0} & \multirow[t]{2}{*}{U2EP14} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multirow[t]{2}{*}{A3F0} & \multirow[t]{2}{*}{U2EP15} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK & 0000 \\
\hline \multicolumn{3}{|l|}{Legend: \(\mathrm{x}=\) unknown v} & alue on & set; - & unimple & ented, r & ad as '0' & Reset v & es are & own in & decim & & & & & & & & \\
\hline Note &  & \begin{tabular}{l}
excep \\
R, SE \\
ister do \\
ister do \\
lue for
\end{tabular} & ion of th and IN es not h es not h this bit & \begin{tabular}{l}
e noted Regist \\
e asso e assoc undefined
\end{tabular} & all regis " for m ted SET ated CL & rs in this e inform and INV SET, a & table (ex tion. egisters INV re & \begin{tabular}{l}
pt as n \\
ters.
\end{tabular} & d) hav & orresp & g CLR & and & sters & virtual addre & s, plus an & offset of 0x & \[
0 \times 8 \text {, and } 0 x
\] & respectiv & y. See \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

REGISTER 12-1: UxOTGIR: USB OTG INTERRUPT STATUS REGISTER (' \(x\) ' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & R/WC-0, HS & R/WC-0, HS & R/WC-0, HS & R/WC-0, HS & R/WC-0, HS & R/WC-0, HS & U-0 & RWC-0, HS \\
\hline & IDIF & T1MSECIF & LSTATEIF & ACTVIF & SESVDIF & SESENDIF & - & VBUSVDIF \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & WC = Write ' 1 ' to clear & HS = Hardware Settable bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-8 Unimplemented: Read as '0'
bit 7 IDIF: ID State Change Indicator bit
\(1=\) Change in ID state is detected
\(0=\) No change in ID state is detected
bit 6 T1MSECIF: 1 Millisecond Timer bit
\(1=1\) millisecond timer has expired
\(0=1\) millisecond timer has not expired
bit 5 LSTATEIF: Line State Stable Indicator bit
1 = USB line state has been stable for 1 millisecond, but different from last time
\(0=\) USB line state has not been stable for 1 millisecond
bit 4 ACTVIF: Bus Activity Indicator bit
1 = Activity on the D+, D-, ID or VBus pins has caused the device to wake-up
\(0=\) Activity has not been detected
bit 3 SESVDIF: Session Valid Change Indicator bit
\(1=\) VBus voltage has dropped below the session end level
\(0=\) VBUS voltage has not dropped below the session end level
bit 2 SESENDIF: B-Device Vbus Change Indicator bit
\(1=\) A change on the session end input was detected
\(0=\) No change on the session end input was detected
bit 1 Unimplemented: Read as ' 0 '
bit \(0 \quad\) VBUSVDIF: A-Device VBUS Change Indicator bit
\(1=\) Change on the session valid input is detected
\(0=\) No change on the session valid input is detected

REGISTER 12-2: UxOTGIE: USB OTG INTERRUPT ENABLE REGISTER ('x' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Bit \\
Range
\end{tabular}} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(23: 16\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(15: 8\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(7: 0\)} & \(\mathrm{R} / \mathrm{W}-0\) & RW-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & \(\mathrm{U}-0\) & \(\mathrm{R} / \mathrm{W}-0\) \\
\cline { 2 - 9 } & IDIE & T1MSECIE & LSTATEIE & ACTVIE & SESVDIE & SESENDIE & - & VBUSVDIE \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-8 Unimplemented: Read as '0’
bit 7 IDIE: ID Interrupt Enable bit
\(1=I D\) interrupt is enabled
\(0=\) ID interrupt is disabled
bit 6 T1MSECIE: 1 Millisecond Timer Interrupt Enable bit
\(1=1\) millisecond timer interrupt is enabled
\(0=1\) millisecond timer interrupt is disabled
bit 5 LSTATEIE: Line State Interrupt Enable bit
1 = Line state interrupt is enabled
\(0=\) Line state interrupt is disabled
bit 4 ACTVIE: Bus Activity Interrupt Enable bit
1 = ACTIVITY interrupt is enabled
0 = ACTIVITY interrupt is disabled
bit 3 SESVDIE: Session Valid Interrupt Enable bit
1 = Session valid interrupt is enabled
\(0=\) Session valid interrupt is disabled
bit 2 SESENDIE: B-Session End Interrupt Enable bit
\(1=B\)-session end interrupt is enabled
\(0=B\)-session end interrupt is disabled
bit 1 Unimplemented: Read as ' 0 '
bit \(0 \quad\) VBUSVDIE: A-Vbus Valid Interrupt Enable bit
\(1=A-\) VBus valid interrupt is enabled
\(0=A-V b u s\) valid interrupt is disabled

\section*{PIC32MK GP/MC Family}

REGISTER 12-3: UxOTGSTAT: USB OTG STATUS REGISTER (' \(x\) ' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\underset{\text { Bit }}{\substack{\text { Bi/21/13/5 }}}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & R-0 & U-0 & R-0 & U-0 & R-0 & R-0 & U-0 & R-0 \\
\hline & ID & - & LSTATE & - & SESVD & SESEND & - & VBUSVD \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \\
\end{tabular}
bit 31-8 Unimplemented: Read as '0’
bit 7 ID: ID Pin State Indicator bit
\(1=\) No cable is attached or a Type-B cable has been plugged into the USB receptacle \(0=\) A Type-A cable has been plugged into the USB receptacle

\section*{bit 6 Unimplemented: Read as ' 0 '}
bit 5 LSTATE: Line State Stable Indicator bit
\(1=\) USB line state (SE0 ( \(\mathrm{UxCON}<6>\) ) and JSTATE ( \(\mathrm{UxCON}<7>\) )) has been stable for the previous 1 ms \(0=\) USB line state (SE0 and JSTATE) has not been stable for the previous 1 ms
bit 4 Unimplemented: Read as ' 0 '
bit 3 SESVD: Session Valid Indicator bit
1 = VBUS voltage is above Session Valid on the A or B device \(0=\) Vbus voltage is below Session Valid on the A or B device
bit 2 SESEND: B-Device Session End Indicator bit
\(1=\) Vbus voltage is below Session Valid on the B device \(0=\) VBus voltage is above Session Valid on the B device
bit 1 Unimplemented: Read as ' 0 '
bit \(0 \quad\) VBUSVD: A-Device VBus Valid Indicator bit
1 = Vbus voltage is above Session Valid on the A device
\(0=\) Vbus voltage is below Session Valid on the A device

REGISTER 12-4: UxOTGCON: USB OTG CONTROL REGISTER (' \(x\) ' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Bit \\
Range
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(23: 16\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(15: 8\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(7: 0\)} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & \(\mathrm{R} / \mathrm{W}-0\) \\
\cline { 2 - 9 } & DPPULUP & DMPULUP & DPPULDWN & DMPULDWN & VBUSON & OTGEN & VBUSCHG & VBUSDIS \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-8 Unimplemented: Read as '0'
bit 7 DPPULUP: D+ Pull-Up Enable bit
\(1=D+\) data line pull-up resistor is enabled
\(0=\mathrm{D}+\) data line pull-up resistor is disabled
bit 6 DMPULUP: D- Pull-Up Enable bit
\(1=D\) data line pull-up resistor is enabled
\(0=\mathrm{D}\) - data line pull-up resistor is disabled
bit 5 DPPULDWN: D+ Pull-Down Enable bit
\(1=D+\) data line pull-down resistor is enabled
\(0=\mathrm{D}+\) data line pull-down resistor is disabled
bit 4 DMPULDWN: D- Pull-Down Enable bit
\(1=\mathrm{D}\) - data line pull-down resistor is enabled
\(0=\mathrm{D}\) - data line pull-down resistor is disabled
bit 3 VBUSON: VBUS Power-on bit
\(1=\) VBus line is powered
\(0=\) VBUS line is not powered
bit 2 OTGEN: OTG Functionality Enable bit
1 = DPPULUP, DMPULUP, DPPULDWN, and DMPULDWN bits are under software control
0 = DPPULUP, DMPULUP, DPPULDWN, and DMPULDWN bits are under USB hardware control
bit 1 VBUSCHG: VBus Charge Enable bit
\(1=\) VBus line is charged through a pull-up resistor
\(0=\) VBus line is not charged through a resistor
bit \(0 \quad\) VBUSDIS: Vbus Discharge Enable bit
\(1=\) VBUS line is discharged through a pull-down resistor
\(0=\) VBUS line is not discharged through a resistor

\section*{PIC32MK GP/MC Family}

REGISTER 12-5: UxPWRC: USB POWER CONTROL REGISTER ('x' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & Bit 28/20/12/4 & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & R-0 & U-0 & U-0 & R/W-0 & R/W-0 & U-0 & R/W-0 & R/W-0 \\
\hline & UACTPND & - & - & USLPGRD & USBBUSY \({ }^{(1)}\) & - & USUSPEND & USBPWR \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared
\end{tabular}
bit 31-8 Unimplemented: Read as ' 0 '
bit \(7 \quad\) UACTPND: USB Activity Pending bit
1 = USB hardware has detected a change in link status; however, an interrupt is pending and has not yet been generated. Software should not put the device into Sleep mode.
\(0=A n\) interrupt is not pending
bit 6-5 Unimplemented: Read as '0'
bit 4 USLPGRD: USB Sleep Entry Guard bit
1 = Sleep entry is blocked if USB bus activity is detected or if a notification is pending
0 = USB module does not block Sleep entry
bit 3 USBBUSY: USB Module Busy bit \({ }^{(1)}\)
1 = USB module is active or disabled, but not ready to be enabled
\(0=\) USB module is not active and is ready to be enabled
Note: When USBPWR \(=0\) and USBBUSY \(=1\), status from all other registers is invalid and writes to all USB module registers produce undefined results.
bit 2 Unimplemented: Read as ' 0 '
bit 1 USUSPEND: USB Suspend Mode bit
\(1=\) USB module is placed in Suspend mode
(The 48 MHz USB clock will be gated off. The transceiver is placed in a low-power state.)
\(0=\) USB module operates normally
bit 0 USBPWR: USB Operation Enable bit
\(1=\) USB module is turned on
\(0=\) USB module is disabled
(Outputs held inactive, device pins not used by USB, analog features are shut down to reduce power consumption.)

REGISTER 12-6: UxIR: USB INTERRUPT REGISTER (' \(x\) ' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{3}{*}{7:0} & R/WC-0, HS & R/WC-0, HS & RWC-0, HS & R/WC-0, HS & R/WC-0, HS & RWC-0, HS & R-0 & R/WC-0, HS \\
\hline & \multirow[t]{2}{*}{STALLIF} & \multirow[t]{2}{*}{ATTACHIF \({ }^{(1)}\)} & \multirow[t]{2}{*}{RESUMEIF \({ }^{(2)}\)} & \multirow[t]{2}{*}{IDLEIF} & \multirow[t]{2}{*}{TRNIF \({ }^{(3)}\)} & \multirow[t]{2}{*}{SOFIF} & \multirow[t]{2}{*}{UERRIF \({ }^{(4)}\)} & URSTIF \({ }^{(5)}\) \\
\hline & & & & & & & & DETACHIF \({ }^{(6)}\) \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & WC = Write ' 1 ' to clear & HS = Hardware Settable bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-8 Unimplemented: Read as '0'
bit \(7 \quad\) STALLIF: STALL Handshake Interrupt bit
1 = In Host mode, a STALL handshake was received during the handshake phase of the transaction
In Device mode, a STALL handshake was transmitted during the handshake phase of the transaction
\(0=\) STALL handshake has not been sent
bit 6 ATTACHIF: Peripheral Attach Interrupt bit \({ }^{(1)}\)
1 = Peripheral attachment was detected by the USB module
\(0=\) Peripheral attachment was not detected
bit 5 RESUMEIF: Resume Interrupt bit \({ }^{(2)}\)
\(1=K-S t a t e\) is observed on the \(\mathrm{D}+\) or D - pin for \(2.5 \mu \mathrm{~s}\)
\(0=\mathrm{K}\)-State is not observed
bit 4 IDLEIF: Idle Detect Interrupt bit
1 = Idle condition detected (constant Idle state of 3 ms or more)
\(0=\) No Idle condition detected
bit 3 TRNIF: Token Processing Complete Interrupt bit \({ }^{(3)}\)
1 = Processing of current token is complete; a read of the UxSTAT register will provide endpoint information \(0=\) Processing of current token not complete
bit 2 SOFIF: SOF Token Interrupt bit
\(1=\) SOF token received by the peripheral or the SOF threshold reached by the host
\(0=\) SOF token was not received nor threshold reached
bit 1 UERRIF: USB Error Condition Interrupt bit \({ }^{(4)}\)
1 = Unmasked error condition has occurred
\(0=\) Unmasked error condition has not occurred
bit \(0 \quad\) URSTIF: USB Reset Interrupt bit (Device mode) \({ }^{(5)}\)
1 = Valid USB Reset has occurred
\(0=\) No USB Reset has occurred
bit \(0 \quad\) DETACHIF: USB Detach Interrupt bit (Host mode) \({ }^{(6)}\)
1 = Peripheral detachment was detected by the USB module
\(0=\) Peripheral detachment was not detected
Note 1: This bit is valid only if the HOSTEN bit is set (see Register 12-11), there is no activity on the USB for \(2.5 \mu \mathrm{~s}\), and the current bus state is not SEO.
2: When not in Suspend mode, this interrupt should be disabled.
3: Clearing this bit will cause the STAT FIFO to advance.
4: Only error conditions enabled through the UxEIE register will set this bit.
5: Device mode.
6: Host mode.

\section*{PIC32MK GP/MC Family}

REGISTER 12-7: UxIE: USB INTERRUPT ENABLE REGISTER (' \(x\) ' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{3}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multirow[b]{2}{*}{STALLIE} & \multirow[b]{2}{*}{ATTACHIE} & \multirow[b]{2}{*}{RESUMEIE} & \multirow[b]{2}{*}{IDLEIE} & \multirow[b]{2}{*}{TRNIE} & \multirow[b]{2}{*}{SOFIE} & \multirow[b]{2}{*}{UERRIE \({ }^{(1)}\)} & URSTIE \({ }^{(2)}\) \\
\hline & & & & & & & & DETACHIE \({ }^{(3)}\) \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}

\section*{bit 31-8 Unimplemented: Read as '0'}
bit \(7 \quad\) STALLIE: STALL Handshake Interrupt Enable bit
1 = STALL interrupt is enabled
\(0=\) STALL interrupt is disabled
bit 6 ATTACHIE: ATTACH Interrupt Enable bit
\(1=\) ATTACH interrupt is enabled
\(0=\) ATTACH interrupt is disabled
bit 5 RESUMEIE: RESUME Interrupt Enable bit
1 = RESUME interrupt is enabled
\(0=\) RESUME interrupt is disabled
bit 4 IDLEIE: Idle Detect Interrupt Enable bit
\(1=\) Idle interrupt is enabled
\(0=\) Idle interrupt is disabled
bit 3 TRNIE: Token Processing Complete Interrupt Enable bit
1 = TRNIF interrupt is enabled
\(0=\) TRNIF interrupt is disabled
bit 2 SOFIE: SOF Token Interrupt Enable bit
1 = SOFIF interrupt is enabled
\(0=\) SOFIF interrupt is disabled
bit 1 UERRIE: USB Error Interrupt Enable bit \({ }^{(1)}\)
1 = USB Error interrupt is enabled
\(0=\) USB Error interrupt is disabled
bit \(0 \quad\) URSTIE: USB Reset Interrupt Enable bit \({ }^{(2)}\)
1 = URSTIF interrupt is enabled
\(0=\) URSTIF interrupt is disabled
DETACHIE: USB Detach Interrupt Enable bit \({ }^{(3)}\)
1 = DATTCHIF interrupt is enabled
\(0=\) DATTCHIF interrupt is disabled
Note 1: For an interrupt to propagate USBIF, the UERRIE bit (UxIE<1>) must be set.
2: Device mode.
3: Host mode.

REGISTER 12-8: UxEIR: USB ERROR INTERRUPT STATUS REGISTER (' \(x\) ' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Bit \\
Range
\end{tabular} & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{3}{*}{7:0} & R/WC-0, HS & R/WC-0, HS & R/WC-0, HS & RWC-0, HS & RWC-0, HS & RWC-0, HS & R/WC-0, HS & R/WC-0, HS \\
\hline & \multirow[b]{2}{*}{BTSEF} & \multirow{2}{*}{BMXEF} & \multirow{2}{*}{DMAEF \({ }^{(1)}\)} & \multirow{2}{*}{BTOEF \({ }^{(2)}\)} & \multirow{2}{*}{DFN8EF} & \multirow{2}{*}{CRC16EF} & CRC5EF \({ }^{(4)}\) & \multirow{2}{*}{PIDEF} \\
\hline & & & & & & & EOFEF \({ }^{(3,5)}\) & \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & WC = Write ' 1 ' to clear & HS = Hardware Settable bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-8 Unimplemented: Read as '0'
bit 7 BTSEF: Bit Stuff Error Flag bit
1 = Packet rejected due to bit stuff error
0 = Packet accepted
bit 6 BMXEF: Bus Matrix Error Flag bit
1 = The base address, of the BDT, or the address of an individual buffer pointed to by a BDT entry, is invalid.
\(0=\) No address error
bit 5 DMAEF: DMA Error Flag bit \({ }^{(1)}\)
1 = USB DMA error condition detected
\(0=\) No DMA error
bit 4 BTOEF: Bus Turnaround Time-Out Error Flag bit \({ }^{(2)}\)
1 = Bus turnaround time-out has occurred
\(0=\) No bus turnaround time-out
bit 3 DFN8EF: Data Field Size Error Flag bit
1 = Data field received is not an integral number of bytes
\(0=\) Data field received is an integral number of bytes
bit 2 CRC16EF: CRC16 Failure Flag bit
1 = Data packet rejected due to CRC16 error
0 = Data packet accepted

Note 1: This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
2: This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP) has elapsed.
3: This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
4: Device mode.
5: Host mode.

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 12-8: UxEIR: USB ERROR INTERRUPT STATUS REGISTER (' \(x\) ' = 1 AND 2)}
bit 1 CRC5EF: CRC5 Host Error Flag bit \({ }^{(4)}\)
1 = Token packet rejected due to CRC5 error
\(0=\) Token packet accepted
EOFEF: EOF Error Flag bit \({ }^{(3,5)}\)
1 = EOF error condition detected
0 = No EOF error condition
bit 0 PIDEF: PID Check Failure Flag bit
1 = PID check failed
0 = PID check passed

Note 1: This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
2: This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP) has elapsed.
3: This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
4: Device mode.
5: Host mode.

REGISTER 12-9: UxEIE: USB ERROR INTERRUPT ENABLE REGISTER (' \(x\) ' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\underset{\text { Bit }}{28 / 20 / 12 / 4}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{3}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multirow[b]{2}{*}{BTSEE} & \multirow[b]{2}{*}{BMXEE} & \multirow[b]{2}{*}{DMAEE} & \multirow[b]{2}{*}{BTOEE} & \multirow[b]{2}{*}{DFN8EE} & \multirow[b]{2}{*}{CRC16EE} & CRC5EE \({ }^{(1)}\) & \multirow[b]{2}{*}{PIDEE} \\
\hline & & & & & & & EOFEE \({ }^{(2)}\) & \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-8 Unimplemented: Read as ' 0 '
bit 7 BTSEE: Bit Stuff Error Interrupt Enable bit
\(1=\) BTSEF interrupt is enabled
\(0=\) BTSEF interrupt is disabled
bit 6 BMXEE: Bus Matrix Error Interrupt Enable bit
\(1=\) BMXEF interrupt is enabled
0 = BMXEF interrupt is disabled
bit 5 DMAEE: DMA Error Interrupt Enable bit
1 = DMAEF interrupt is enabled
\(0=\) DMAEF interrupt is disabled
bit 4 BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit
\(1=\) BTOEF interrupt is enabled
\(0=\) BTOEF interrupt is disabled
bit 3 DFN8EE: Data Field Size Error Interrupt Enable bit
\(1=\) DFN8EF interrupt is enabled
\(0=\) DFN8EF interrupt is disabled
bit 2 CRC16EE: CRC16 Failure Interrupt Enable bit
\(1=\) CRC16EF interrupt is enabled
\(0=\) CRC16EF interrupt is disabled
bit 1 CRC5EE: CRC5 Host Error Interrupt Enable bit \({ }^{(1)}\)
\(1=\) CRC5EF interrupt is enabled
\(0=\) CRC5EF interrupt is disabled
EOFEE: EOF Error Interrupt Enable bit \({ }^{(2)}\)
1 = EOF interrupt is enabled
0 = EOF interrupt is disabled
bit 0 PIDEE: PID Check Failure Interrupt Enable bit
1 = PIDEF interrupt is enabled
\(0=\) PIDEF interrupt is disabled
Note 1: Device mode.
2: Host mode.
Note: For an interrupt to propagate USBIF, the UERRIE bit (UxIE<1>) must be set.

\section*{PIC32MK GP/MC Family}

REGISTER 12-10: UxSTAT: USB STATUS REGISTER ('x' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Bit \\
Range
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
25/17/9/1
\end{tabular} & \begin{tabular}{c} 
Bit \\
24/16/8/0
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(23: 16\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(15: 8\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(7: 0\)} & \(\mathrm{R}-\mathrm{x}\) & \(\mathrm{R}-\mathrm{x}\) & \(\mathrm{R}-\mathrm{x}\) & \(\mathrm{R}-\mathrm{x}\) & \(\mathrm{R}-\mathrm{x}\) & \(\mathrm{R}-\mathrm{x}\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & \multicolumn{7}{|c|}{\(\mathrm{ENDPT<3:0>}\)} & DIR \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{|lll|}
\(\mathrm{R}=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-8 Unimplemented: Read as ' 0 '
bit 7-4 ENDPT<3:0>: Encoded Number of Last Endpoint Activity bits
(Represents the number of the BDT, updated by the last USB transfer.)
1111 = Endpoint 15
1110 = Endpoint 14
.
0001 = Endpoint 1
0000 = Endpoint 0
bit 3 DIR: Last BD Direction Indicator bit
1 = Last transaction was a transmit transfer (TX)
\(0=\) Last transaction was a receive transfer (RX)
bit \(2 \quad\) PPBI: Ping-Pong BD Pointer Indicator bit
1 = The last transaction was to the ODD BD bank
\(0=\) The last transaction was to the EVEN BD bank
bit 1-0 Unimplemented: Read as '0'

Note: \(\quad\) The UxSTAT register is a window into a 4-byte FIFO maintained by the USB module. UxSTAT value is only valid when the TRNIF bit ( \(\mathrm{UxIR}<3>\) ) is active. Clearing the TRNIF bit advances the FIFO. Data in register is invalid when the TRNIF bit \(=0\).

REGISTER 12-11: UxCON: USB CONTROL REGISTER ('x’=1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & Bit 31/23/15/7 & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & Bit 28/20/12/4 & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{3}{*}{7:0} & R-x & R-x & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multirow[b]{2}{*}{JSTATE} & \multirow[b]{2}{*}{SE0} & PKTDIS \({ }^{(4)}\) & \multirow[b]{2}{*}{USBRST \({ }^{(5)}\)} & \multirow[b]{2}{*}{HOSTEN \({ }^{(2)}\)} & \multirow[b]{2}{*}{RESUME \({ }^{(3)}\)} & \multirow[b]{2}{*}{PPBRST} & USBEN \({ }^{(4)}\) \\
\hline & & & TOKBUSY \({ }^{(1,5)}\) & & & & & SOFEN \({ }^{(5)}\) \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-8 Unimplemented: Read as '0'
bit 7 JSTATE: Live Differential Receiver JSTATE flag bit
1 = JSTATE detected on the USB
\(0=\) No JSTATE detected
bit 6 SEO: Live Single-Ended Zero flag bit
1 = Single Ended Zero detected on the USB
\(0=\) No Single Ended Zero detected
bit 5 PKTDIS: Packet Transfer Disable bit \({ }^{(4)}\)
1 = Token and packet processing disabled (set upon SETUP token received)
\(0=\) Token and packet processing enabled
TOKBUSY: Token Busy Indicator bit \({ }^{(1,5)}\)
\(1=\) Token being executed by the USB module
\(0=\) No token being executed
bit 4 USBRST: Module Reset bit \({ }^{(5)}\)
1 = USB reset is generated
\(0=\) USB reset is terminated
bit 3 HOSTEN: Host Mode Enable bit \({ }^{(2)}\)
\(1=\) USB host capability is enabled
\(0=\) USB host capability is disabled
bit 2 RESUME: RESUME Signaling Enable bit \({ }^{(3)}\)
\(1=\) RESUME signaling is activated
\(0=\) RESUME signaling is disabled

Note 1: Software is required to check this bit before issuing another token command to the UxTOK register (see Register 12-15).
2: All host control logic is reset any time that the value of this bit is toggled.
3: Software must set the RESUME bit for 10 ms if the part is a function, or for 25 ms if the part is a host, and then clear it to enable remote wake-up. In Host mode, the USB module will append a low-speed EOP to the RESUME signaling when this bit is cleared.
4: Device mode.
5: Host mode.

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 12-11: UxCON: USB CONTROL REGISTER (' \(x\) ' = 1 AND 2) (CONTINUED)}
bit 1 PPBRST: Ping-Pong Buffers Reset bit
1 = Reset all Even/Odd buffer pointers to the EVEN BD banks
\(0=\) Even/Odd buffer pointers not being Reset
bit 0 USBEN: USB Module Enable bit \({ }^{(4)}\)
\(1=\) USB module and supporting circuitry is enabled
\(0=\) USB module and supporting circuitry is disabled
SOFEN: SOF Enable bit \({ }^{(5)}\)
1 = SOF token sent every 1 ms
\(0=\) SOF token disabled

Note 1: Software is required to check this bit before issuing another token command to the UxTOK register (see Register 12-15).
2: All host control logic is reset any time that the value of this bit is toggled.
3: Software must set the RESUME bit for 10 ms if the part is a function, or for 25 ms if the part is a host, and then clear it to enable remote wake-up. In Host mode, the USB module will append a low-speed EOP to the RESUME signaling when this bit is cleared.
4: Device mode.
5: Host mode.

\section*{PIC32MK GP/MC Family}

REGISTER 12-12: UxADDR: USB ADDRESS REGISTER (' \(x\) ' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & RW-0 & R/W-0 & RW-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & LSPDEN & \multicolumn{7}{|c|}{DEVADDR<6:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll|}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-8 Unimplemented: Read as '0'
bit 7 LSPDEN: Low Speed Enable Indicator bit
\(1=\) Next token command to be executed at Low Speed
\(0=\) Next token command to be executed at Full Speed
bit 6-0 DEVADDR<6:0>: 7-bit USB Device Address bits

REGISTER 12-13: UxFRML: USB FRAME NUMBER LOW REGISTER (' \(x\) ' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Bit \\
Range
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(23: 16\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(15: 8\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(7: 0\)} & \(\mathrm{R}-0\) & \(\mathrm{R}-0\) & \(\mathrm{R}-0\) & \(\mathrm{R}-0\) & \(\mathrm{R}-0\) & \(\mathrm{R}-0\) & \(\mathrm{R}-0\) & \(\mathrm{R}-0\) \\
\cline { 2 - 9 } & \multicolumn{8}{|c|}{\(\mathrm{FRML<7:0>}\)} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\(\mathrm{x}=\) Bit is unknown
\end{tabular}
bit 31-8 Unimplemented: Read as ' 0 '
bit 7-0 FRML<7:0>: The 11-bit Frame Number Lower bits
The register bits are updated with the current frame number whenever a SOF TOKEN is received.

\section*{PIC32MK GP/MC Family}

REGISTER 12-14: UxFRMH: USB FRAME NUMBER HIGH REGISTER (' \(x\) ' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & U-0 & R-0 & R-0 & R-0 \\
\hline & - & - & - & - & - & \multicolumn{3}{|c|}{FRMH<2:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\(R=\) Readable bit
W = Writable bit
\(U=\) Unimplemented bit, read as ' 0 '
\(-n=\) Value at POR
' 1 ' = Bit is set
' 0 ' = Bit is cleared
\(x=B i t\) is unknown
bit 31-3 Unimplemented: Read as ' 0 '
bit 2-0 FRMH<2:0>: The Upper 3 bits of the Frame Numbers bits
The register bits are updated with the current frame number whenever a SOF TOKEN is received.

REGISTER 12-15: UxTOK: USB TOKEN REGISTER ('x' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Bit \\
Range
\end{tabular} & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{4}{|c|}{PID<3:0> \({ }^{(1)}\)} & \multicolumn{4}{|c|}{EP<3:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll|}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-8 Unimplemented: Read as ' 0 '
bit 7-4 PID<3:0>: Token Type Indicator bits \({ }^{(1)}\)
0001 = OUT (TX) token type transaction
\(1001=\mathrm{IN}(\mathrm{RX})\) token type transaction
1101 = SETUP (TX) token type transaction
Note: All other values are reserved and must not be used.
bit 3-0 EP<3:0>: Token Command Endpoint Address bits
The four bit value must specify a valid endpoint.

Note 1: All other values are reserved and must not be used.

\section*{PIC32MK GP/MC Family}

REGISTER 12-16: UxSOF: USB SOF THRESHOLD REGISTER (' \(x\) ' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CNT<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll|}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-8 Unimplemented: Read as ' 0 '
bit 7-0 CNT<7:0>: SOF Threshold Value bits
Typical values of the threshold are:
\(01001010=64\)-byte packet
\(00101010=32\)-byte packet
\(00011010=16\)-byte packet
\(00010010=8\)-byte packet

REGISTER 12-17: UxBDTP1: USB BDT PAGE 1 REGISTER ('x' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & Bit 31/23/15/7 & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & Bit 29/21/13/5 & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 \\
\hline & \multicolumn{7}{|c|}{BDTPTRL<15:9>} & - \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as '0' \\
\(-\mathrm{n}=\) Value at POR & ' 1 ' \(=\) Bit is set & ' 0 ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-8 Unimplemented: Read as ' 0 ’
bit 7-1 BDTPTRL<15:9>: BDT Base Address bits
This 7 -bit value provides address bits 15 through 9 of the BDT base address, which defines the starting location of the BDT in system memory.
The 32-bit BDT base address is 512 -byte aligned.
bit 0 Unimplemented: Read as ' 0 '

\section*{PIC32MK GP/MC Family}

REGISTER 12-18: UxBDTP2: USB BDT PAGE 2 REGISTER (' \(x\) ' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{BDTPTRH<23:16>} \\
\hline
\end{tabular}

\section*{Legend:}
\(R=\) Readable bit
W = Writable bit
\(U=\) Unimplemented bit, read as ' 0 '
\(-n=\) Value at POR
' 1 ' = Bit is set
' 0 ' = Bit is cleared \(x=\) Bit is unknown
bit 31-8 Unimplemented: Read as ' 0 '
bit 7-0 BDTPTRH<23:16>: BDT Base Address bits
This 8-bit value provides address bits 23 through 16 of the BDT base address, which defines the starting location of the BDT in system memory.
The 32-bit BDT base address is 512-byte aligned.

REGISTER 12-19: UxBDTP3: USB BDT PAGE 3 REGISTER (' \(x\) ' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & Bit
\[
30 / 22 / 14 / 6
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & Bit 28/20/12/4 & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{BDTPTRU<31:24>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31-8 Unimplemented: Read as ' 0 '
bit 7-0 BDTPTRU<31:24>: BDT Base Address bits
This 8-bit value provides address bits 31 through 24 of the BDT base address, defines the starting location of the BDT in system memory.
The 32-bit BDT base address is 512-byte aligned.

REGISTER 12-20: UxCNFG1: USB CONFIGURATION 1 REGISTER ('x' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & Bit
28/20/12/4 & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[t]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & U-0 & R/W-0 & R/W-0 & U-0 & U-0 & R/W-0 \\
\hline & UTEYE & UOEMON & - & USBSIDL & LSDEV & - & - & UASUSPND \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as '0' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-8 Unimplemented: Read as ' 0 '
bit 7 UTEYE: USB Eye-Pattern Test Enable bit
1 = Eye-Pattern Test is enabled
0 = Eye-Pattern Test is disabled
bit 6 UOEMON: USB \(\overline{O E}\) Monitor Enable bit
\(1=O E\) signal is active; it indicates intervals during which the \(D+/ D\) - lines are driving
\(0=O E\) signal is inactive
bit 5 Unimplemented: Read as ' 0 '
bit 4 USBSIDL: Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode
0 = Continue module operation in Idle mode
bit 3 LSDEV: Low-Speed Device Enable bit
1 = USB module to operate in Low-Speed Device mode
0 = USB module to operate in OTG, Host, or Full-Speed Device mode
bit 2-1 Unimplemented: Read as '0'
bit \(0 \quad\) UASUSPND: Automatic Suspend Enable bit
\(1=\) USB module automatically suspends upon entry to Sleep mode. See the USUSPEND bit (UxPWRC<1>) in Register 12-5.
\(0=\) USB module does not automatically suspend upon entry to Sleep mode. Software must use the USUSPEND bit (UxPWRC<1>) to suspend the module, including the USB 48 MHz clock

\section*{PIC32MK GP/MC Family}

REGISTER 12-21: UxEP0-UxEP15: USB ENDPOINT CONTROL REGISTER (' \(x\) ' = 1 AND 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Bit \\
Range
\end{tabular}} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(23: 16\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(15: 8\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 10 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(7: 0\)} & \(\mathrm{R} / \mathrm{W}-0\) & R/W-0 & \(\mathrm{U}-0\) & R/W-0 & R/W-0 & R/W-0 & R/W-0 & \(\mathrm{R} / \mathrm{W}-0\) \\
\cline { 2 - 9 } & LSPD & RETRYDIS & - & EPCONDIS & EPRXEN & EPTXEN & EPSTALL & EPHSHK \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-8 Unimplemented: Read as '0'
bit 7 LSPD: Low-Speed Direct Connection Enable bit (Host mode and UxEP0 only)
1 = Direct connection to a low-speed device is enabled
\(0=\) Direct connection to a low-speed device is disabled; hub required with PRE_PID
bit 6 RETRYDIS: Retry Disable bit (Host mode and UxEPO only)
1 = Retry NAKed transactions is disabled
\(0=\) Retry NAKed transactions is enabled; retry done in hardware
bit 5 Unimplemented: Read as '0'
bit 4 EPCONDIS: Bidirectional Endpoint Control bit
If EPTXEN = 1 and EPRXEN = 1:
1 = Disable Endpoint \(n\) from Control transfers; only TX and RX transfers allowed
0 = Enable Endpoint \(n\) for Control (SETUP) transfers; TX and RX transfers also allowed
Otherwise, this bit is ignored.
bit 3 EPRXEN: Endpoint Receive Enable bit
\(1=\) Endpoint n receive is enabled
\(0=\) Endpoint \(n\) receive is disabled
bit 2 EPTXEN: Endpoint Transmit Enable bit
1 = Endpoint \(n\) transmit is enabled
\(0=\) Endpoint \(n\) transmit is disabled
bit 1 EPSTALL: Endpoint Stall Status bit
1 = Endpoint \(n\) was stalled
0 = Endpoint n was not stalled
bit 0 EPHSHK: Endpoint Handshake Enable bit
1 = Endpoint Handshake is enabled
0 = Endpoint Handshake is disabled (typically used for isochronous endpoints)

\subsection*{13.0 I/O PORTS}

Note: This data sheet summarizes the features of the PIC32MK GP/MC Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "I/O Ports" (DS60001120), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

General purpose I/O pins are the simplest of peripherals. They allow the PIC32MK GP/MC family device to monitor and control other devices. To add flexibility and functionality, some pins are multiplexed
with alternate function(s). These functions depend on which peripheral features are on the device. In general, when a peripheral is functioning, that pin may not be used as a general purpose I/O pin.
The following are key features of the I/O ports:
- Individual output pin open-drain enable/disable
- Individual input pin weak pull-up and pull-down
- Monitor selective inputs and generate interrupt when change in pin state is detected
- Operation during Sleep mode and Idle mode
- Fast bit manipulation using CLR, SET, and INV registers
Figure 13-1 illustrates a block diagram of a typical multiplexed I/O port.

FIGURE 13-1: BLOCK DIAGRAM OF A TYPICAL MULTIPLEXED PORT STRUCTURE


\subsection*{13.1 Parallel I/O (PIO) Ports}

All port pins have ten registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a ' 1 ', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

\subsection*{13.1.1 OPEN-DRAIN CONFIGURATION}

In addition to the PORTx, LATx, and TRISx registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.
The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V-tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.
Refer to the pin name tables (Table 3 and Table 5) for the available pins and their functionality.

\subsection*{13.1.2 CONFIGURING ANALOG AND DIGITAL PORT PINS}

The ANSELx register controls the operation of the analog port pins. The port pins that are to function as analog inputs must have their corresponding ANSEL and TRIS bits set. In order to use port pins for I/O functionality with digital modules, such as Timers, UARTs, etc., the corresponding ANSELx bit must be cleared.

The ANSELx register has a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default.
If the TRIS bit is cleared (output) while the ANSELx bit is set, the digital output level ( VOH or VOL ) is converted by an analog peripheral, such as the ADC module or Comparator module.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications

\subsection*{13.1.3 I/O PORT WRITE/READ TIMING}

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be an NOP.

\subsection*{13.1.4 INPUT CHANGE NOTIFICATION}

The input change notification function of the I/O ports allows the PIC32MK GP/MC devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a change-of-state.
Five control registers are associated with the CN functionality of each I/O port. The CNENx and CNNEx registers contain the CN interrupt enable control bits for each of the input pins. Setting these bits enables a CN interrupt for the corresponding pins. The CNENx register enables a mismatch CN interrupt condition when the EDGEDETECT bit ( \(\mathrm{CNCON}<11>\) ) is not set. When the EDGEDETECT bit is set, the CNNEx register controls the negative edge while the CNENx register controls the positive edge.

The CNSTATx and CNFx registers indicate the status of change notice based on the setting of the EDGEDETECT bit. If the EDGEDETECT bit is set to ' 0 ', the CNSTATx register indicates whether a change occurred on the corresponding pin since the last read of the PORTx bit. If the EDGEDETECT bit is set to ' 1 ', the CNFx register indicates whether a change has occurred and through the CNNEx and CNENx registers the edge type of the change that occurred is also indicated.

Each I/O pin also has a weak pull-up and a weak pull-down connected to it. The pull-ups act as a current source or sink source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups and pull-downs are enabled separately using the CNPUx and the CNPDx registers, which contain the control bits for each of the pins. Setting any of the control bits enables the weak pull-ups and/or pull-downs for the corresponding pins.

> Note: Pull-ups and pull-downs on change notification pins should always be disabled when the port pin is configured as a digital output.

An additional control register (CNCONx) is shown in Register 13-3.

\subsection*{13.2 CLR, SET, and INV Registers}

Every I/O module register has a corresponding CLR (clear), SET (set) and INV (invert) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as ' 1 ' are modified. Bits specified as ' 0 ' are not modified.
Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR or INV register, the base register must be read.

\subsection*{13.3 Peripheral Pin Select (PPS)}

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin-count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient workarounds in application code or a complete redesign may be the only option.
PPS configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.
The PPS configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to these I/O pins. PPS is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

\subsection*{13.3.1 AVAILABLE PINS}

The number of available pins is dependent on the particular device and its pin count. Pins that support the PPS feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and " \(n\) " is the remappable port number.

\subsection*{13.3.2 AVAILABLE PERIPHERALS}

The peripherals managed by the PPS are all digitalonly peripherals. These include general serial communications (UART, SPI, and CAN), general purpose timer clock inputs, timer-related peripherals (input capture and output compare), interrupt-on-change inputs, and reference clocks (input and output).
In comparison, some digital-only peripheral modules are never included in the PPS feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. A similar requirement excludes all modules with analog inputs, such as the Analog-toDigital Converter (ADC).

A key difference between remappable and non-remappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.
When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

\subsection*{13.3.3 CONTROLLING PPS}

PPS features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.
The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

\subsection*{13.3.4 INPUT MAPPING}

The inputs of the PPS options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The [pin name] R registers, where [pin name] refers to the peripheral pins listed in Table 13-1, are used to configure peripheral input mapping (see Register 13-1). Each register contains sets of 4 bit fields. Programming these bit fields with an appropriate value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field is shown in Table 13-1.

Figure 13-2 illustrates the remappable pin selection for the U1RX input.

\section*{PIC32MK GP/MC Family}

FIGURE 13-2: REMAPPABLE INPUT EXAMPLE FOR U1RX


Note: For input only, PPS functionality does not have priority over TRISx settings. Therefore, when configuring RPn pin for input, the corresponding bit in the TRISx register must also be configured for input (set to ' 1 ').

\section*{PIC32MK GP/MC Family}

TABLE 13-1: INPUT PIN SELECTION
\begin{tabular}{|c|c|c|c|}
\hline Peripheral Pin & [pin name]R SFR & [pin name]R bits & [pin name]R Value to RPn Pin Selection \\
\hline INT4 & INT4R<3:0> & INT4R & \multirow[t]{3}{*}{\[
\begin{aligned}
& 0000=\text { RPA0 } \\
& 0001=\text { RPB3 }
\end{aligned}
\]} \\
\hline T2CK & T2CKR<3:0> & T2CKR & \\
\hline T6CK & T6CKR<3:0> & T6CKR & \\
\hline IC4 & IC4R<3:0> & IC4R & \multirow[t]{3}{*}{\[
\begin{aligned}
& 0010=\text { RPB4 } \\
& 0011=\text { RPB15 }
\end{aligned}
\]} \\
\hline IC7 & IC7R<3:0> & IC7R & \\
\hline IC12 & IC12R<3:0> & IC12R & \\
\hline IC15 & IC15R<3:0> & IC15R & \multirow[t]{2}{*}{0100 = RPB7} \\
\hline U3RX & U3RXR<3:0> & U3RXR & \\
\hline U4CTS & U4CTSR<3:0> & U4CTSR & 0101 = RPC7 \\
\hline U6RX & U6RXR<3:0> & U6RXR & \multirow[t]{2}{*}{0110 = RPC0} \\
\hline SDI1 & SDI1R<3:0> & SDI1R & \\
\hline SDI3 & SDI3R<3:0> & SDI3R & 0111 = Reserved \\
\hline SCK4 & SCK4R<3:0> & SCK4R & \multirow[t]{2}{*}{1000 = RPA11} \\
\hline SDI5 & SDI5R<3:0> & SDI5R & \\
\hline \(\overline{\text { SS6 }}\) & SS6R<3:0> & SS6R & 1001 = RPD5 \\
\hline QEA1 & QEA1R<3:0> & QEA1R & \multirow[t]{2}{*}{1010 = RPG6} \\
\hline HOME2 & HOME2R<3:0> & HOME2R & \\
\hline QAEA3 & QAEA3R<3:0> & QEA3R & 1011 = RPF1 \\
\hline HOME4 & HOME4R<3:0> & HOME4R & \multirow[t]{2}{*}{\(1100=\) RPE0 \(^{(1)}\)} \\
\hline QEA5 & QEA5R<3:0> & QEA5R & \\
\hline HOME6 & HOME6R<3:0> & HOME6R & \(1101=\mathrm{RPA} 15{ }^{(1)}\) \\
\hline FLT1 & FLT1R<3:0> & FLT1R & \multirow[b]{2}{*}{1110 = Reserved} \\
\hline C3RX & C3RXR<3:0> & C3RXR & \\
\hline REFCLKI & REFIR<3:0> & REFIR & 1111 = Reserved \\
\hline
\end{tabular}

Note 1: This selection is not available on 64-pin devices.

\section*{PIC32MK GP/MC Family}

TABLE 13-1: INPUT PIN SELECTION (CONTINUED)


Note 1: This selection is not available on 64-pin devices.

\section*{PIC32MK GP/MC Family}

TABLE 13-1: INPUT PIN SELECTION (CONTINUED)
\begin{tabular}{|c|c|c|c|}
\hline Peripheral Pin & [pin name]R SFR & [pin name]R bits & [pin name]R Value to RPn Pin Selection \\
\hline INT2 & INT2R<3:0> & INT2R & \multirow[t]{3}{*}{\[
\begin{aligned}
& 0000=\text { RPB6 } \\
& 0001=\text { RPC15 }
\end{aligned}
\]} \\
\hline T4CK & T4CKR<3:0> & T4CKR & \\
\hline T8CK & T8CKR<3:0> & T8CKR & \\
\hline IC1 & IC1R<3:0> & IC1R & 0010 = RPA4 \\
\hline IC5 & IC5R<3:0> & IC5R & \multirow[t]{2}{*}{\(0011=\) RPB13} \\
\hline IC9 & IC9R<3:0> & IC9R & \\
\hline IC13 & IC13R<3:0> & IC13R & 0100 = RPB2 \\
\hline U1RX & U1RXR<3:0> & U1RXR & 0101 = RPC6 \\
\hline \(\overline{\text { U2CTS }}\) & U2CTSR<3:0> & U2CTSR & \multirow[t]{2}{*}{0110 = RPC1} \\
\hline U5RX & U5RXR<3:0> & U5RXR & \\
\hline \(\overline{\text { SS1 }}\) & SS1R<3:0> & SS1R & \(0111=\) RPA7 \\
\hline \(\overline{\text { SS3 }}\) & SS3R<3:0> & SS3R & \(1000=\) RPE14 \\
\hline \(\overline{\text { SS4 }}\) & SS4R<3:0> & SS4R & \multirow[b]{2}{*}{1001 = RPC13} \\
\hline \(\overline{\text { SS5 }}\) & SS5R<3:0> & SS5R & \\
\hline INDX1 & INDX1R<3:0> & INDX1R & 1010 = RPG8 \\
\hline QEB2 & QEB2R<3:0> & QEB2R & \multirow[t]{2}{*}{1011 = Reserved} \\
\hline INDX3 & INDX3R<3:0> & INDX3R & \\
\hline QEB4 & QEB4R<3:0> & QEB4R & 1100 = RPF0 \\
\hline INDX5 & INDX5R<3:0> & INDXR5 & \(1101=\) RPD4 \({ }^{(1)}\) \\
\hline QEB6 & QEB6R<3:0> & QEB6R & \multirow[t]{2}{*}{1110 = Reserved} \\
\hline C1RX & C1RXR<3:0> & C1RXR & \\
\hline OCFB & OCFBR<3:0> & OCFBR & 1111 = Reserved \\
\hline
\end{tabular}

Note 1: This selection is not available on 64-pin devices.

\section*{PIC32MK GP/MC Family}

TABLE 13-1: INPUT PIN SELECTION (CONTINUED)
\begin{tabular}{|c|c|c|c|}
\hline Peripheral Pin & [pin name]R SFR & [pin name]R bits & [pin name]R Value to RPn Pin Selection \\
\hline INT1 & INT1R<3:0> & INT1R & \multirow[t]{3}{*}{\[
\begin{aligned}
& 0000=\text { RPB14 } \\
& 0001=\text { RPC12 }
\end{aligned}
\]} \\
\hline T5CK & T5CKR<3:0> & T5CKR & \\
\hline T9CK & T9CKR<3:0> & T9CKR & \\
\hline IC2 & IC2R<3:0> & IC2R & 0010 = RPB0 \\
\hline IC6 & IC6R<3:0> & IC6R & \multirow[t]{2}{*}{0011 = RPB10} \\
\hline IC10 & IC10R<3:0> & IC10R & \\
\hline IC14 & IC14R<3:0> & IC14R & \(0100=\) RPB9 \\
\hline \(\overline{\text { U3CTS }}\) & U3CTSR<3:0> & U3CTSR & 0101 = RPC9 \\
\hline U4RX & U4RXR<3:0> & U4RXR & \multirow[t]{2}{*}{\(0110=\) RPC2} \\
\hline U6CTS & U6CTSR<3:0> & U6CTSR & \\
\hline \(\overline{\mathrm{SS} 2}\) & SS2R<3:0> & SS2R & 0111 = Reserved \\
\hline SCK3 & SCK3R<3:0> & SCK3R & \multirow[t]{2}{*}{1000 = RPE15} \\
\hline SCK5 & SCK5R<3:0> & SCK5R & \\
\hline SDI6 & SDI6R<3:0> & SDI6R & 1001 = RPC10 \\
\hline HOME1 & HOME1R<3:0> & HOME1R & 1010 = RPG9 \\
\hline QEA2 & QEA2R<3:0> & QEA2R & \(1011=\) RPG12 \({ }^{(1)}\) \\
\hline HOME3 & HOME3R<3:0> & HOME3R & \multirow[t]{2}{*}{\(1100=\) RPG1 \({ }^{(1)}\)} \\
\hline QEA4 & QEA4R<3:0> & QEA4R & \\
\hline HOME5 & HOME5R<3:0> & HOME5R & \(1101=\) RPD3 \({ }^{(1)}\) \\
\hline QEA6 & QEA6R<3:0> & QEA6R & \multirow[t]{2}{*}{1110 = Reserved} \\
\hline C4RX & C4RXR<3:0> & C4RXR & \\
\hline OCFA & OCFAR<3:0> & OCFAR & 1111 = Reserved \\
\hline
\end{tabular}

Note 1: This selection is not available on 64-pin devices.

\subsection*{13.3.5 OUTPUT MAPPING}

In contrast to inputs, the outputs of the PPS options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPnR registers (Register 13-2) are used to control output mapping. Like the [pin name]R registers, each register contains sets of 4 bit fields. The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 13-2 and Figure 13-3).
A null output is associated with the output register reset value of ' 0 '. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

FIGURE 13-3: EXAMPLE OF MULTIPLEXING OF REMAPPABLE OUTPUT FOR RPFO


\subsection*{13.3.6 CONTROLLING CONFIGURATION CHANGES}

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. The PIC32MK GP/MC devices include two features to prevent alterations to the peripheral map:
- Control register lock sequence
- Configuration bit select lock

\subsection*{13.3.6.1 Control Register Lock}

Under normal operation, writes to the RPnR and [pin name]R registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK Configuration bit (CFGCON<13>). Setting the IOLOCK bit prevents writes to the control registers and clearing the IOLOCK bit allows writes.
To set or clear the IOLOCK bit, an unlock sequence must be executed. Refer to the Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

\subsection*{13.3.6.2 Configuration Bit Select Lock}

As an additional level of safety, the device can be configured to prevent more than one write session to the RPnR and [pin name]R registers. The IOL1WAY Configuration bit (DEVCFG3<29>) blocks the IOLOCK bit from being cleared after it has been set once. If the IOLOCK bit remains set, the register unlock procedure does not execute, and the PPS control registers cannot be written to. The only way to clear the bit and reenable peripheral remapping is to perform a device Reset.
In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session.

\section*{PIC32MK GP/MC Family}

TABLE 13-2: OUTPUT PIN SELECTION
\begin{tabular}{|c|c|c|c|}
\hline RPn Port Pin & RPnR SFR & RPnR bits & RPnR Value to Peripheral Selection \\
\hline RPA0 & RPA0R & RPA0R<4:0> & \multirow[t]{13}{*}{\[
\begin{aligned}
& \hline 00000=\text { Off } \\
& 00001=\text { U1TX } \\
& 00010=\text { U2RTS } \\
& 00011=\text { SDO1 } \\
& 00100=\text { SDO2 } \\
& 00101=\text { OCI } \\
& 00110=\text { OC7 } \\
& 00111=\text { C2OUT } \\
& 01000=\text { C4OUT } \\
& 01001=\text { OC13 } \\
& 01010=\text { Reserved } \\
& 01011=\underline{\text { U5RTS }} \\
& 01100=\text { C1TX } \\
& 01101=\text { Reserved } \\
& 01110=\text { SDO3 } \\
& 01111=\text { SCK } 4 \\
& 10000=\text { SDO5 } \\
& 10001=\text { SS6 } \\
& 10010=\text { REFCLKO4 } \\
& 10011=\text { Reserved } \\
& 10100=\text { QEICMP1 } \\
& 10101=\text { QEICMP5 } \\
& 10110=\text { Reserved } \\
& .
\end{aligned}
\]} \\
\hline RPB3 & RPB3R & RPB3R<4:0> & \\
\hline RPB4 & RPB4R & RPB4R<4:0> & \\
\hline RPB15 & RPB15R & RPB15R<4:0> & \\
\hline RPB7 & RPB7R & RPB7R<4:0> & \\
\hline RPC7 & RPC7R & RPC7R<4:0> & \\
\hline RPC0 & RPCOR & RPCOR<4:0> & \\
\hline RPA11 & RPA11R & RPA11R<4:0> & \\
\hline RPD5 & RPD5R & RPD5R<4:0> & \\
\hline RPG6 & RPG6R & RPG6R<4:0> & \\
\hline RPF1 & RPF1R & RPF1R<4:0> & \\
\hline RPE0 \({ }^{(1)}\) & RPE0R \({ }^{(1)}\) & RPE0R<4:0> \({ }^{(1)}\) & \\
\hline RPA15 \({ }^{(1)}\) & RPA15R \({ }^{(1)}\) & RPA15R<4:0> \({ }^{(1)}\) & \\
\hline
\end{tabular}

Note 1: This selection is not available on 64-pin devices.

\section*{PIC32MK GP/MC Family}

TABLE 13-2: OUTPUT PIN SELECTION (CONTINUED)
\begin{tabular}{|c|c|c|c|}
\hline RPn Port Pin & RPnR SFR & RPnR bits & RPnR Value to Peripheral Selection \\
\hline RPA1 & RPA1R & RPA1R<4:0> & \[
\begin{aligned}
& 00000=\text { Off } \\
& 00001=\text { U3RTS }
\end{aligned}
\] \\
\hline RPB5 & RPB5R & RPB5R<4:0> & \[
\begin{aligned}
& 00010=\text { U4TX } \\
& 00011=\text { SDO1 }
\end{aligned}
\] \\
\hline RPB1 & RPB1R & RPB1R<4:0> & \[
\begin{aligned}
& 00100=\text { SDO2 } \\
& 00101=O C 2
\end{aligned}
\] \\
\hline RPB11 & RPB11R & RPB11R<4:0> & \[
\begin{aligned}
& 00110=\text { OC8 } \\
& 00111=\text { C3OUT }
\end{aligned}
\] \\
\hline RPA8 & RPA8R & RPA8R<4:0> & \[
\begin{aligned}
& 01000=O C 9 \\
& 01001=O C 12
\end{aligned}
\] \\
\hline RPC8 & RPC8R & RPC8R<4:0> & \(01011=\) U6RTS \\
\hline RPB12 & RPB12R & RPB12R<4:0> & \begin{tabular}{l}
01101 = Reserved \\
\(01110=\) SDO3
\end{tabular} \\
\hline RPA12 & RPA12R & RPA12R<4:0> & \[
\begin{aligned}
& 01111=\text { SDO4 } \\
& 10000=\text { SDO5 }
\end{aligned}
\] \\
\hline RPD6 & RPD6R & RPD6R<4:0> & \[
\begin{aligned}
& 10001=\text { SCK } \\
& 10010=\text { REFCLKO3 }
\end{aligned}
\] \\
\hline RPG7 & RPG7R & RPG7R<4:0> & \begin{tabular}{l}
10011 = Reserved \\
10100 = QEICMP2
\end{tabular} \\
\hline RPG0 \({ }^{(1)}\) & RPGOR \({ }^{(1)}\) & RPG0R<4:0> \({ }^{(1)}\) & \begin{tabular}{l}
10101 = QEICMP6 \\
\(10110=\) Reserved
\end{tabular} \\
\hline RPE1 \({ }^{(1)}\) & RPE1R \({ }^{(1)}\) & RPE1R<4:0> \({ }^{(1)}\) & \(\cdot\) \\
\hline RPA14 \({ }^{(1)}\) & RPA14R \({ }^{(1)}\) & RPA14R<4:0> \({ }^{(1)}\) & \[
11111 \text { = Reserved }
\] \\
\hline
\end{tabular}

Note 1: This selection is not available on 64-pin devices.

\section*{PIC32MK GP/MC Family}

TABLE 13-2: OUTPUT PIN SELECTION (CONTINUED)
\begin{tabular}{|c|c|c|c|}
\hline RPn Port Pin & RPnR SFR & RPnR bits & RPnR Value to Peripheral Selection \\
\hline RPB6 & RPB6R & RPB6R<4:0> & \multirow[t]{12}{*}{\[
\begin{aligned}
& 000000=\text { Off } \\
& 00001=\text { U3TX } \\
& 00010=\text { U4RTS } \\
& 00011=\text { SS1 } \\
& 00100=\text { Reserved } \\
& 00101=\text { OC4 } \\
& 00110=\text { OC5 } \\
& 00111=\text { REFCLKO1 } \\
& 01000=\text { C5OUT } \\
& 01001=\text { OC10 } \\
& 01010=\text { OC14 } \\
& 01011=\text { U6TX } \\
& 01100=\text { C3TX } \\
& 01101=\text { Reserved } \\
& 01110=\text { SS3 } \\
& 01111=\text { SS4 } \\
& 10000=\text { SS5 } \\
& 10001=\text { SDO6 } \\
& 10010=\text { REFCLKO2 } \\
& 10011=\text { Reserved } \\
& 10100=\text { QEICMP3 } \\
& 10101=\text { Reserved } \\
& .
\end{aligned}
\]} \\
\hline RPC15 & RPC15R & RPC15R<4:0> & \\
\hline RPA4 & RPA4R & RPA4R<4:0> & \\
\hline RPB13 & RPB13R & RPB13R<4:0> & \\
\hline RPB2 & RPB2R & RPB2R<4:0> & \\
\hline RPC6 & RPC6R & RPC6R<4:0> & \\
\hline RPC1 & RPC1R & RPC1R<4:0> & \\
\hline RPA7 & RPA7R & RPA7R<4:0> & \\
\hline RPE14 & RPE14R & RPE14R<4:0> & \\
\hline RPG8 & RPG8R & RPG8R<4:0> & \\
\hline RPF0 & RPF0R & RPFOR<4:0> & \\
\hline RPD4 \({ }^{(1)}\) & RPD4R \({ }^{(1)}\) & RPD4R<4:0> \({ }^{(1)}\) & \\
\hline
\end{tabular}

Note 1: This selection is not available on 64-pin devices.

\section*{PIC32MK GP/MC Family}

TABLE 13-2: OUTPUT PIN SELECTION (CONTINUED)
\begin{tabular}{|c|c|c|c|}
\hline RPn Port Pin & RPnR SFR & RPnR bits & RPnR Value to Peripheral Selection \\
\hline RPB14 & RPB14R & RPB14R<4:0> & \multirow[t]{13}{*}{\[
\begin{aligned}
& 00000=\text { Off } \\
& 00001=\text { U1RTS } \\
& 00010=\text { U2TX } \\
& 00011=\text { Reserved } \\
& 00100=\text { SS2 } \\
& 00101=\text { OC3 } \\
& 00110=\text { OC6 } \\
& 00111=\text { C1OUT } \\
& 01000=\text { Reserved } \\
& 01001=\text { OC11 } \\
& 01010=\text { OC15 } \\
& 01011=\text { U5TX } \\
& 01100=\text { C2TX } \\
& 01101=\text { Reserved } \\
& 01110=\text { SCK3 } \\
& 01111=\text { SDO4 } \\
& 10000=\text { SCK5 } \\
& 10001=\text { SDO6 } \\
& 10010=\text { CTPLS } \\
& 10011=\text { Reserved } \\
& 10100=\text { QEICMP4 } \\
& 10101=\text { Reserved }
\end{aligned}
\]} \\
\hline RPC12 & RPC12R & RPC12R<4:0> & \\
\hline RPB0 & RPB0R & RPB0R<4:0> & \\
\hline RPB10 & RPB10R & RPB10R<4:0> & \\
\hline RPB9 & RPB9R & RPB9R<4:0> & \\
\hline RPC9 & RPC9R & RPC9R<4:0> & \\
\hline RPC2 & RPC2R & RPC2R<4:0> & \\
\hline RPE15 & RPE15R & RPE15R<4:0> & \\
\hline RPC10 & RPC10R & RPC10R<4:0> & \\
\hline RPG9 & RPG9R & RPG9R<4:0> & \\
\hline RPG12 \({ }^{(1)}\) & RPG12R \({ }^{(1)}\) & RPG12R<4:0> & \\
\hline RPG1 \({ }^{(1)}\) & RPG1R \({ }^{(1)}\) & RPG1R<4:0> \({ }^{(1)}\) & \\
\hline RPD3 \({ }^{(1)}\) & RPD3R \({ }^{(1)}\) & RPD3R<4:0> \({ }^{(1)}\) & \\
\hline
\end{tabular}

Note 1: This selection is not available on 64-pin devices.

\section*{PIC32MK GP／MC Family}
13.4 I／O Ports Control Registers
TABLE 13－3：PORTA REGISTER MAP FOR 100－PIN DEVICES ONLY
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{słəsəy IIV} &  &  & \[
\begin{array}{|l|l}
\hline \stackrel{\odot}{\otimes} \\
\stackrel{\rightharpoonup}{\bullet} & \times \\
\times
\end{array}
\] & \[
\begin{array}{|l|l|l|}
\hline \stackrel{\rightharpoonup}{\bullet} & \times \\
\stackrel{\ominus}{\odot} & \times \\
\times
\end{array}
\] &  &  &  & \[
\begin{array}{|c}
\hline \stackrel{8}{\odot} \\
\hline
\end{array}
\] & \[
\stackrel{\stackrel{\odot}{\odot}}{ }
\] & \[
\begin{array}{|c|c|}
\hline \odot \\
\odot \\
\odot \\
\odot \\
\odot
\end{array}
\] & \[
\begin{array}{|l|}
\hline \stackrel{\odot}{\odot} \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \stackrel{\circ}{\odot} \\
& \odot
\end{aligned}
\] &  & \[
\stackrel{\odot}{\odot}
\] & \[
\stackrel{\odot}{\odot}
\] & \[
\] & \[
\begin{array}{|l|}
\hline \stackrel{\odot}{\bullet} \\
\odot
\end{array}
\] & \[
\stackrel{\stackrel{\circ}{\circ}}{\circ}
\] & \(\stackrel{\odot}{\odot}\) \\
\hline \multirow{16}{*}{\[
0
\]} & 응 & \[
\begin{aligned}
& 9 \\
& \stackrel{9}{6} \\
& \underset{<}{2}
\end{aligned}
\] &  & \[
1 \frac{\stackrel{\rightharpoonup}{4}}{1}
\] & \[
1 \left\lvert\, \begin{aligned}
& \frac{9}{4} \\
& \frac{1}{S}
\end{aligned}\right.
\] & \[
1 \left\lvert\,\right.
\] &  & \[
\begin{array}{|l|l}
\hline & 0 \\
\hline
\end{array}
\] & 1 & ｜ & \[
1 \left\lvert\, \begin{array}{l|l}
\stackrel{Q}{\underset{U}{\underset{U}{U}}} \\
\underset{\sim}{乙}
\end{array}\right.
\] & 1 & ¿ &  & 1 &  & 1 & ｜ & I & 1 \\
\hline & \(\underset{\sim}{\text { N}}\) & \[
\begin{aligned}
& \dot{\mathbf{c}} \\
& \mathbf{s} \\
& \underset{<}{2}
\end{aligned}
\] &  & \[
1 \mid \underset{\nwarrow}{\nwarrow}
\] & \[
1 \left\lvert\, \frac{\bar{⿺}}{\mathbb{L}}\right.
\] & \[
\left|\left|\begin{array}{l}
\overline{\grave{c}} \\
\underset{O}{0}
\end{array}\right|\right.
\] &  &  & 1 & 1 &  & 1 &  &  & I &  & 1 & ｜ & 1 & 1 \\
\hline & \[
\stackrel{N}{\infty}
\] & 1 & 1 & 1 I & 1 I & 1 I & 1 I & 1 ｜ & I & I & 1 I & 1 & 1 & 1 & I & 1 & I & ｜ & ｜ & 1 \\
\hline & ¢ & 1 & 1 & 1 I & 1 I & 1 & 1 I & 1 I & 1 & 1 & 1 ｜ & 1 & 1 & I & ｜ & 1 & 1 & ｜ & ｜ & 1 \\
\hline & N &  &  & \[
1 \mid \underset{\substack{t}}{\underset{\sim}{2}}
\] & \[
1 \left\lvert\, \frac{\mathbb{Z}}{\mathbb{L}}\right.
\] & \[
1 \left\lvert\,\right.
\] &  & \[
\begin{array}{l|l}
\hline & \\
\hline
\end{array}
\] & 1 & 1 &  & 1 &  & \[
1 \left\lvert\, \begin{array}{l|l}
\stackrel{y}{\mid c} \\
\underset{U}{\underset{U}{U}} \\
\hline
\end{array}\right.
\] & 1 &  & 1 & 1 & I & ｜ \\
\hline & \[
\frac{n}{N}
\] & 1 & 1 & 1 & 1 I & 1 & 1 & 1 ｜ & 1 & 1 & 1 ｜ & I & 1 & 1 & I & I & I & ｜ & ｜ & 1 \\
\hline & \[
\stackrel{0}{\text { N }}
\] & 1 & 1 & 1 I & 1 & 1 & 1 & 1 I & I & 1 & 1 ｜ & 1 & 1 & I & I & 1 & 1 & ｜ & ｜ & 1 \\
\hline & \[
\stackrel{\wedge}{N}
\] & I &  & \[
1 \stackrel{\stackrel{\rightharpoonup}{\unlhd}}{\overleftrightarrow{\imath}}
\] &  & \[
1 \left\lvert\, \begin{aligned}
& \mathrm{J} \\
& \mathrm{O} \\
& \mathrm{O}
\end{aligned}\right.
\] &  &  & 1 & I &  & 1 & \[
\underset{0}{2}
\] & \[
1 \left\lvert\, \begin{aligned}
& \stackrel{N}{\underset{U}{u}} \\
& \sum_{\mathrm{U}}^{\prime}
\end{aligned}\right.
\] & 1 & \[
\stackrel{\substack{\mathbb{4}}}{\stackrel{\rightharpoonup}{乙}}
\] & 1 & \[
\begin{aligned}
& \underset{y}{c} \\
& \underset{\sim}{c} \\
& \underset{\sim}{\alpha}
\end{aligned}
\] & 1 & N
\(\substack{\alpha \\ \sim \\ \omega}\) \\
\hline & \[
\stackrel{\infty}{\underset{\sim}{\sim}}
\] & \[
1 \left\lvert\, \begin{aligned}
& \infty \\
& \stackrel{\infty}{\infty} \\
& \underset{\alpha}{\alpha}
\end{aligned}\right.
\] &  & \[
\left|\left\lvert\, \begin{array}{l}
\underset{\Upsilon}{\infty} \\
\end{array}\right.\right.
\] & \[
1 \left\lvert\, \begin{aligned}
& \infty \\
& \stackrel{\infty}{\mathbb{S}}
\end{aligned}\right.
\] & \[
1 \left\lvert\,\right.
\] &  & \[
\begin{array}{l|l}
\hline & \\
\hline
\end{array}
\] & 1 & I &  & 1 & z &  & 1 & \[
\underset{\mathrm{U}}{\stackrel{\infty}{\stackrel{1}{4}}}
\] & ｜ &  & 1 & \(\cdots\) \\
\hline & \[
\stackrel{9}{\stackrel{N}{N}}
\] & 1 & 1 I & 1 I & 1 I & 1 & 1 I & 1 ｜ & I & I & 1 ｜ & 1 & 1 & 1 & 1 & 1 & 1 & ｜ & I & 1 \\
\hline & \[
\stackrel{\circ}{\circ}
\] & 1 &  & \(1 \frac{0}{\frac{1}{4}}\) &  &  &  &  & I & 1 & \[
1 \left\lvert\, \frac{\stackrel{0}{\mathbf{~}}}{\underset{\mathrm{U}}{\mathrm{U}}}\right.
\] & \multicolumn{2}{|l|}{} &  & \multicolumn{2}{|l|}{|} &  &  &  &  \\
\hline & \[
\underset{\underset{N}{\mathrm{~N}}}{ }
\] &  &  &  &  &  &  &  &  &  &  & \multicolumn{2}{|l|}{} &  & \multicolumn{3}{|l|}{\[
\begin{array}{|l|l|l|}
\hline & \begin{array}{l}
\underset{\sim}{\underset{~}{\sim}} \\
\underset{U}{U} \\
\hline
\end{array} & 1 \\
\hline
\end{array}
\]} & 11 & ｜ & 1 \\
\hline & \[
\underset{\sim N}{\underset{\sim}{\sim}}
\] & \[
\begin{aligned}
& \underset{N}{\mathbb{N}} \\
& \underset{\mathbb{N}}{2} \\
& \underset{\sim}{2}
\end{aligned}
\] &  &  & \[
1
\] &  &  &  & \[
1
\] & 1 &  & ｜ & \[
\underset{\sim}{\sim}
\] &  & \multicolumn{3}{|l|}{} & 1 & 1 & 1 \\
\hline & \[
\stackrel{M}{\underset{\sim}{N}}
\] & 1 & ｜ & ｜I & 1 I & ｜ & ｜I & 1 ｜ & 1 & \[
\stackrel{\rightharpoonup}{\mathrm{O}}
\] & 1 ｜ & 1 & 1 & ｜ & I & 1 & I & ｜ & ｜ & 1 \\
\hline & \[
\stackrel{\underset{\sim}{I}}{ \pm}
\] &  &  & \[
1 \left\lvert\, \frac{\underset{\pi}{\nwarrow}}{\overleftrightarrow{\nwarrow}}\right.
\] &  &  & \[
\begin{array}{l|l}
\hline & \frac{\partial}{y} \\
\hline
\end{array}
\] &  & 1 & 1 & \[
\begin{array}{|l|l|}
\hline & \stackrel{\rightharpoonup}{\underset{~}{\underset{U}{\underset{U}{U}}}} \\
\hline
\end{array}
\] & 1 &  & \[
1 \begin{array}{l|l}
\stackrel{\rightharpoonup}{\underset{\sim}{u}} \\
\underset{\sim}{\underset{U}{u}} \\
\hline
\end{array}
\] & 1 &  & 1 & 1 & ｜ & 1 \\
\hline & \[
\stackrel{n}{5}
\] & \[
1 \begin{aligned}
& \frac{10}{4} \\
& \frac{10}{6} \\
& \frac{2}{4}
\end{aligned}
\] &  & \[
1 \left\lvert\, \frac{n}{\S}\right.
\] &  &  &  &  & 1 & z & \[
\begin{array}{|l|l|l|}
\hline & \begin{array}{l}
\frac{n}{\widetilde{u}} \\
\underset{\sim}{\widetilde{u}} \\
\hline
\end{array} \\
\hline
\end{array}
\] & 1 & < & \[
\left.1\right|_{\underset{U}{2}} ^{\stackrel{\infty}{\underset{~}{4}}}
\] & 1 & \[
\begin{aligned}
& \frac{n}{4} \\
& \frac{1}{4} \\
& \frac{u}{2}
\end{aligned}
\] & 1 & 1 & ｜ & 1 \\
\hline \multicolumn{2}{|r|}{әбuey ！¢} & & \(\stackrel{\circ}{\stackrel{\circ}{m}} \stackrel{0}{\stackrel{i}{c}}\) &  &  & \(\stackrel{\circ}{\stackrel{\circ}{m}} \stackrel{\circ}{\stackrel{\rightharpoonup}{\circ}}\) & \[
\begin{array}{c|c}
\stackrel{c}{\dot{m}} & \stackrel{\circ}{i} \\
\stackrel{\rho}{m}
\end{array}
\] & \[
\] & \[
\underset{\sim}{\stackrel{0}{\dot{m}}}
\] & بْ & \[
\begin{array}{l|l}
\stackrel{\circ}{\dot{\Gamma}} & \stackrel{\rho}{\dot{\rho}} \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \stackrel{0}{\Gamma} \\
& \stackrel{\rightharpoonup}{m}
\end{aligned}
\] & \[
\stackrel{\circ}{\stackrel{\rho}{\mathrm{\rho}}}
\] & \[
\begin{array}{l|l}
\hline \stackrel{\varphi}{\dot{m}} & \stackrel{0}{i} \\
\stackrel{\rho}{2}
\end{array}
\] & \[
\begin{array}{|l}
\hline \stackrel{0}{\cdot} \\
\stackrel{\rightharpoonup}{m}
\end{array}
\] & \[
\stackrel{\circ}{\mathrm{i}}
\] & \[
\begin{aligned}
& \stackrel{e}{\square} \\
& \stackrel{\rightharpoonup}{m}
\end{aligned}
\] & － & \(\stackrel{\bigcirc}{\stackrel{-}{m}}\) & － \\
\hline & uen &  &  & \[
\begin{aligned}
& \mathbb{k} \\
& \stackrel{y}{0} \\
& 0
\end{aligned}
\] & \[
\underset{4}{\mathbb{4}}
\] & \[
\begin{aligned}
& \text { オ্} \\
& \text { O }
\end{aligned}
\] & \[
\begin{aligned}
& \text { S } \\
& \sum_{0}^{2}
\end{aligned}
\] & \[
\begin{aligned}
& \text { 【 } \\
& 0 \\
& \sum_{0}
\end{aligned}
\] & & 1
0
0
0 & \[
\sum_{\underset{U}{K}}^{\substack{4}}
\] & &  &  & & \[
\underset{U}{4}
\] &  & & &  \\
\hline & \begin{tabular}{l}
8コg） \\
ןenł！\(\Lambda\)
\end{tabular} & O & \[
\frac{8}{8}
\] & 잉 & প্ত্ & 앙 & 응 & \[
8
\] & & 仓응 & \% & & \[
8
\] & \[
\frac{8}{8}
\] & & \[
8
\] & \[
8
\] & & & 8 \\
\hline
\end{tabular}

\footnotetext{
Note 1：All registers in this table have corresponding CLR，SET，and INV registers at its virtual address，plus an offset of \(0 \times 4,0 \times 8\) ，and \(0 \times C\) ，respectively．See 13．2＂CLR，SET，and INV Registers＂for more
}

PIC32MK GP/MC Family
PORTA REGISTER MAP FOR 64-PIN DEVICES ONLY
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0000} & \multirow[t]{2}{*}{ANSELA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & ANSA12 & ANSA11 & - & - & ANSA8 & - & - & - & ANSA4 & - & - & ANSA1 & ANSAO & 0623 \\
\hline \multirow[t]{2}{*}{0010} & \multirow[t]{2}{*}{TRISA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & TRISA12 & TRISA11 & TRISA10 & - & TRISA8 & TRISA7 & - & - & TRISA4 & - & - & TRISA1 & TRISAO & 06FF \\
\hline \multirow[t]{2}{*}{0020} & \multirow[t]{2}{*}{PORTA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & RA12 & RA11 & RA10 & - & RA8 & RA7 & - & - & RA4 & - & - & RA1 & RA0 & xxxx \\
\hline \multirow[t]{2}{*}{0030} & \multirow[t]{2}{*}{LATA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & LATA12 & LATA11 & LATA10 & - & LATA8 & LATA7 & - & - & LATA4 & - & - & LATA1 & LATAO & xxxx \\
\hline \multirow[t]{2}{*}{0040} & \multirow[t]{2}{*}{ODCA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & ODCA12 & ODCA11 & ODCA10 & - & ODCA8 & ODCA7 & - & - & ODCA4 & - & - & ODCA1 & ODCAO & 0000 \\
\hline \multirow[t]{2}{*}{0050} & \multirow[t]{2}{*}{CNPUA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & CNPUA12 & CNPUA11 & CNPUA10 & - & CNPUA8 & CNPUA7 & - & - & CNPUA4 & - & - & CNPUA1 & CNPUAO & 0000 \\
\hline \multirow[t]{2}{*}{0060} & \multirow[t]{2}{*}{CNPDA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & CNPDA12 & CNPDA11 & CNPDA10 & - & CNPDA8 & CNPDA7 & - & - & CNPDA4 & - & - & CNPDA1 & CNPDAO & 0000 \\
\hline \multirow[t]{2}{*}{0070} & \multirow[t]{2}{*}{CNCONA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & \[
\begin{array}{|c|}
\hline \text { EDGE } \\
\text { DETECT }
\end{array}
\] & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0080} & \multirow[t]{2}{*}{CNENA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & CNIEA12 & CNIEA11 & CNIEA10 & - & CNIEA8 & CNIEA7 & - & - & CNIEA4 & - & - & CNIEA1 & CNIEAO & 0000 \\
\hline \multirow[t]{2}{*}{0090} & \multirow[t]{2}{*}{CNSTATA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & \[
\begin{array}{|c|}
\hline \text { CN } \\
\text { STATA12 } \\
\hline
\end{array}
\] & \[
\begin{array}{c|}
\hline \text { CN } \\
\text { STATA11 }
\end{array}
\] & \[
\begin{array}{c|}
\hline \text { CN } \\
\text { STATA10 }
\end{array}
\] & - & \[
\begin{gathered}
\text { CN } \\
\text { STATA8 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATA7 }
\end{gathered}
\] & - & - & \[
\begin{gathered}
\text { CN } \\
\text { STATA4 }
\end{gathered}
\] & - & - & \[
\begin{gathered}
\text { CN } \\
\text { STATA1 }
\end{gathered}
\] & \[
\underset{\text { CN }}{\text { CTATAO }}
\] & 0000 \\
\hline \multirow[t]{2}{*}{00AO} & \multirow[t]{2}{*}{CNNEA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & CNNEA12 & CNNEA11 & CNNEA10 & - & CNNEA8 & CNNEA7 & - & - & CNNEA4 & - & - & CNNEA1 & CNNEAO & 0000 \\
\hline \multirow[t]{2}{*}{00B0} & \multirow[t]{2}{*}{CNFA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & CNFA12 & CNFA11 & CNFA10 & - & CNFA8 & CNFA7 & - & - & CNFA4 & - & - & CNFA1 & CNFAO & 0000 \\
\hline \multirow[t]{2}{*}{00CO} & \multirow[t]{2}{*}{SRCONOA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & SROA10 & - & SR0A8 & SR0A7 & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{00D0} & \multirow[t]{2}{*}{SRCON1A} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & SR1A10 & - & SR1A8 & SR1A7 & - & - & - & - & - & - & - & 0000 \\
\hline \multicolumn{2}{|l|}{\begin{tabular}{ll} 
Legend: & \(\mathrm{x}=\) \\
Note & 1: \\
& All \\
inf
\end{tabular}} & \multicolumn{18}{|l|}{\begin{tabular}{l}
= Unknown value on Reset; - = Unimplemented, read as ' 0 '; Reset values are shown in hexadecimal. \\
All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV Registers" for more nformation.
\end{tabular}} \\
\hline
\end{tabular}
\(\frac{9}{0}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0000} & \multirow[t]{2}{*}{ANSELA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & ANSA12 & ANSA11 & - & - & ANSA8 & - & - & - & ANSA4 & - & - & ANSA1 & ANSAO & 0623 \\
\hline \multirow[t]{2}{*}{0010} & \multirow[t]{2}{*}{TRISA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & TRISA12 & TRISA11 & TRISA10 & - & TRISA8 & TRISA7 & - & - & TRISA4 & - & - & TRISA1 & TRISAO & 06FF \\
\hline \multirow[t]{2}{*}{0020} & \multirow[t]{2}{*}{PORTA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & RA12 & RA11 & RA10 & - & RA8 & RA7 & - & - & RA4 & - & - & RA1 & RA0 & xxxx \\
\hline \multirow[t]{2}{*}{0030} & \multirow[t]{2}{*}{LATA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & LATA12 & LATA11 & LATA10 & - & LATA8 & LATA7 & - & - & LATA4 & - & - & LATA1 & LATAO & xxxx \\
\hline \multirow[t]{2}{*}{0040} & \multirow[t]{2}{*}{ODCA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & ODCA12 & ODCA11 & ODCA10 & - & ODCA8 & ODCA7 & - & - & ODCA4 & - & - & ODCA1 & ODCAO & 0000 \\
\hline \multirow[t]{2}{*}{0050} & \multirow[t]{2}{*}{CNPUA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & CNPUA12 & CNPUA11 & CNPUA10 & - & CNPUA8 & CNPUA7 & - & - & CNPUA4 & - & - & CNPUA1 & CNPUAO & 0000 \\
\hline \multirow[t]{2}{*}{0060} & \multirow[t]{2}{*}{CNPDA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & CNPDA12 & CNPDA11 & CNPDA10 & - & CNPDA8 & CNPDA7 & - & - & CNPDA4 & - & - & CNPDA1 & CNPDAO & 0000 \\
\hline \multirow[t]{2}{*}{0070} & \multirow[t]{2}{*}{CNCONA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & \[
\begin{array}{|c|}
\hline \text { EDGE } \\
\text { DETECT }
\end{array}
\] & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0080} & \multirow[t]{2}{*}{CNENA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & CNIEA12 & CNIEA11 & CNIEA10 & - & CNIEA8 & CNIEA7 & - & - & CNIEA4 & - & - & CNIEA1 & CNIEAO & 0000 \\
\hline \multirow[t]{2}{*}{0090} & \multirow[t]{2}{*}{CNSTATA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & \[
\begin{array}{|c|}
\hline \text { CN } \\
\text { STATA12 } \\
\hline
\end{array}
\] & \[
\begin{array}{c|}
\hline \text { CN } \\
\text { STATA11 }
\end{array}
\] & \[
\begin{array}{c|}
\hline \text { CN } \\
\text { STATA10 }
\end{array}
\] & - & \[
\begin{gathered}
\text { CN } \\
\text { STATA8 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATA7 }
\end{gathered}
\] & - & - & \[
\begin{gathered}
\text { CN } \\
\text { STATA4 }
\end{gathered}
\] & - & - & \[
\begin{gathered}
\text { CN } \\
\text { STATA1 }
\end{gathered}
\] & \[
\underset{\text { CN }}{\text { CTATAO }}
\] & 0000 \\
\hline \multirow[t]{2}{*}{00AO} & \multirow[t]{2}{*}{CNNEA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & CNNEA12 & CNNEA11 & CNNEA10 & - & CNNEA8 & CNNEA7 & - & - & CNNEA4 & - & - & CNNEA1 & CNNEAO & 0000 \\
\hline \multirow[t]{2}{*}{00B0} & \multirow[t]{2}{*}{CNFA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & CNFA12 & CNFA11 & CNFA10 & - & CNFA8 & CNFA7 & - & - & CNFA4 & - & - & CNFA1 & CNFAO & 0000 \\
\hline \multirow[t]{2}{*}{00CO} & \multirow[t]{2}{*}{SRCONOA} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & SROA10 & - & SR0A8 & SR0A7 & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{00D0} & \multirow[t]{2}{*}{SRCON1A} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & SR1A10 & - & SR1A8 & SR1A7 & - & - & - & - & - & - & - & 0000 \\
\hline \multicolumn{2}{|l|}{\begin{tabular}{ll} 
Legend: & \(\mathrm{x}=\) \\
Note & 1: \\
& All \\
inf
\end{tabular}} & \multicolumn{18}{|l|}{\begin{tabular}{l}
= Unknown value on Reset; - = Unimplemented, read as ' 0 '; Reset values are shown in hexadecimal. \\
All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV Registers" for more nformation.
\end{tabular}} \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
TABLE 13-5: PORTB REGISTER MAP FOR 64-PIN AND 100-PIN DEVICES
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0100} & \multirow[t]{2}{*}{ANSELB} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & & & & & ANSB9 & - & ANSB7 & - & & & ANSB3 & ANSB2 & ANSB1 & ANSB0 & 008F \\
\hline \multirow[t]{2}{*}{0110} & \multirow[t]{2}{*}{TRISB} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & TRISB15 & TRISB14 & TRISB13 & TRISB12 & TRISB11 & TRISB10 & TRISB9 & TRISB8 & TRISB7 & TRISB6 & TRISB5 & TRISB4 & TRISB3 & TRISB2 & TRISB1 & TRISB0 & FFFF \\
\hline \multirow[t]{2}{*}{0120} & \multirow[t]{2}{*}{PORTB} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & RB15 & RB14 & RB13 & RB12 & RB11 & RB10 & RB9 & RB8 & RB7 & RB6 & RB5 & RB4 & RB3 & RB2 & RB1 & RB0 & xxxx \\
\hline \multirow[t]{2}{*}{0130} & \multirow[t]{2}{*}{LATB} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & LATB15 & LATB14 & LATB13 & LATB12 & LATB11 & LATB10 & LATB9 & LATB8 & LATB7 & LATB6 & LATB5 & LATB4 & LATB3 & LATB2 & LATB1 & LATB0 & xxxx \\
\hline \multirow[t]{2}{*}{0140} & \multirow[t]{2}{*}{ODCB} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ODCB15 & ODCB14 & ODCB13 & ODCB12 & ODCB11 & ODCB10 & ODCB9 & ODCB8 & ODCB7 & ODCB6 & ODCB5 & ODCB4 & ODCB3 & ODCB2 & ODCB1 & ODCB0 & 0000 \\
\hline \multirow[t]{2}{*}{0150} & \multirow[t]{2}{*}{CNPUB} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNPUB15 & CNPUB14 & CNPUB13 & CNPUB12 & CNPUB11 & CNPUB10 & CNPUB9 & CNPUB8 & CNPUB7 & CNPUB6 & CNPUB5 & CNPUB4 & CNPUB3 & CNPUB2 & CNPUB1 & CNPUB0 & 0000 \\
\hline \multirow[t]{2}{*}{0160} & \multirow[t]{2}{*}{CNPDB} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNPDB15 & CNPDB14 & CNPDB13 & CNPDB12 & CNPDB11 & CNPDB10 & CNPDB9 & CNPDB8 & CNPDB7 & CNPDB6 & CNPDB5 & CNPDB4 & CNPDB3 & CNPDB2 & CNPDB1 & CNPDB0 & 0000 \\
\hline \multirow[t]{2}{*}{0170} & \multirow[t]{2}{*}{CNCONB} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & EDGE
DETECT & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0180} & \multirow[t]{2}{*}{CNENB} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNIEB15 & CNIEB14 & CNIEB13 & CNIEB12 & CNIEB11 & CNIEB10 & CNIEB9 & CNIEB8 & CNIEB7 & CNIEB6 & CNIEB5 & CNIEB4 & CNIEB3 & CNIEB2 & CNIEB1 & CNIEB0 & 0000 \\
\hline \multirow[t]{2}{*}{0190} & \multirow[t]{2}{*}{CNSTATB} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CN STATB15 & \[
\begin{gathered}
\text { CN } \\
\text { STATB14 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATB13 }
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{CN} \\
\text { STATB12 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATB11 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATB10 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATB9 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATB8 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATB7 }
\end{gathered}
\] & CN STATB6 & \[
\begin{gathered}
\text { CN } \\
\text { STATB5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATB4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATB3 }
\end{gathered}
\] & CN STATB2 & \[
\begin{gathered}
\text { CN } \\
\text { STATB1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATBO }
\end{gathered}
\] & 0000 \\
\hline \multirow[t]{2}{*}{01A0} & \multirow[t]{2}{*}{CNNEB} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNNEB15 & CNNEB14 & CNNEB13 & CNNEB12 & CNNEB11 & CNNEB10 & CNNEB9 & CNNEB8 & CNNEB7 & CNNEB6 & CNNEB5 & CNNEB4 & CNNEB3 & CNNEB2 & CNNEB1 & CNNEB0 & 0000 \\
\hline \multirow[t]{2}{*}{01B0} & \multirow[t]{2}{*}{CNFB} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNFB15 & CNFB14 & CNFB13 & CNFB12 & CNFB11 & CNFB10 & CNFB9 & CNFB8 & CNFB7 & CNFB6 & CNFB5 & CNFB4 & CNFB3 & CNFB2 & CNFB1 & CNFB0 & 0000 \\
\hline \multirow[t]{2}{*}{01C0} & \multirow[t]{2}{*}{SRCONOB} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & SR0B15 & SR0B14 & SR0B13 & SR0B12 & SR0B11 & SR0B10 & - & - & SR0B7 & SROB6 & - & SR0B4 & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{01D0} & \multirow[t]{2}{*}{SRCON1B} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & SR1B15 & SR1B14 & SR1B13 & SR1B12 & SR1B11 & SR1B10 & - & - & SR1B7 & SR1B6 & - & SR1B4 & - & - & - & - & 0000 \\
\hline \multicolumn{2}{|l|}{\begin{tabular}{ll} 
Legend: & \(x\) \\
Note 1: All \\
& \\
& inf
\end{tabular}} & Unkno register ormation. & wn value on s in this tab . & Reset; - = e have corr & Unimpleme esponding C & nted, read LR, SET, an & s '0'; Reset d INV regist & values are sh ats at its virtua & hown in he ual address & xadecimal , plus an & ffset of \(0 \times 4\) & \(0 \times 8\), and & 0xC, respe & ctively. See & 13.2 "CLR & , SET, and & INV Regis & sters" for m & more \\
\hline
\end{tabular}

PIC32MK GP/MC Family
TABLE 13-6: PORTC REGISTER MAP FOR 64-PIN AND 100-PIN DEVICES
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & \(24 / 8\) & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & \(18 / 2\) & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0200} & \multirow[t]{2}{*}{ANSELC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & ANSC12 & ANSC11 & ANSC10 & - & - & - & - & - & - & - & ANSC2 & ANSC1 & ANSC0 & 1007 \\
\hline \multirow[t]{2}{*}{0210} & \multirow[t]{2}{*}{TRISC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & TRISC15 & TRISC14 & TRISC13 & TRISC12 & TRISC11 & TRISC10 & TRIS92 & TRISC8 & TRISC7 & TRISC6 & - & - & - & TRISC2 & TRISC1 & TRISC0 & FFC7 \\
\hline \multirow[t]{2}{*}{0220} & \multirow[t]{2}{*}{PORTC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & RC15 & RC14 & RC13 & RC12 & RC11 & RC10 & RC9 & RC8 & RC7 & RC6 & - & - & - & RC2 & RC1 & RC0 & xxxx \\
\hline \multirow[t]{2}{*}{0230} & \multirow[t]{2}{*}{LATC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & LATC15 & LATC14 & LATC13 & LATC12 & LATC11 & LATC10 & LATC9 & LATC8 & LATC7 & LATC6 & - & - & - & LATC2 & LATC1 & LATC0 & xxxx \\
\hline \multirow[t]{2}{*}{0240} & \multirow[t]{2}{*}{ODCC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ODCC15 & ODCC14 & ODCC13 & ODCC12 & ODCC11 & ODCC10 & ODCC9 & ODCC8 & ODCC7 & ODCC6 & - & - & - & ODCC2 & ODCC1 & ODCC0 & 0000 \\
\hline \multirow[t]{2}{*}{0250} & \multirow[t]{2}{*}{CNPUC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNPUC15 & CNPUC14 & CNPUC13 & CNPUC12 & CNPUC11 & CNPUC10 & CNPUC9 & CNPUC8 & CNPUC7 & CNPUC6 & - & - & - & CNPUC2 & CNPUC1 & CNPUC0 & 0000 \\
\hline \multirow[t]{2}{*}{0260} & \multirow[t]{2}{*}{CNPDC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNPDC15 & CNPDC14 & CNPDC13 & CNPDC12 & CNPDC11 & CNPDC10 & CNPDC9 & CNPDC8 & CNPDC7 & CNPDC6 & - & - & - & CNPDC2 & CNPDC1 & CNPDC0 & 0000 \\
\hline \multirow[t]{2}{*}{0270} & \multirow[t]{2}{*}{CNCONC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & \[
\begin{gathered}
\hline \text { EDGE } \\
\text { DETECT } \\
\hline
\end{gathered}
\] & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0280} & \multirow[t]{2}{*}{CNENC} & 31:16 & - & - & & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNIEC15 & CNIEC14 & CNIEC13 & CNIEC12 & CNIEC11 & CNIEC10 & CNIEC9 & CNIEC8 & CNIEC7 & CNIEC7 & - & - & - & CNIEC2 & CNIEC1 & CNIEC0 & 0000 \\
\hline \multirow[t]{2}{*}{0290} & \multirow[t]{2}{*}{CNSTATC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CN
STATC15 & CN
STATC14 & CN
STATC13 & CN STATC12 & CN STATC11 & CN
STATC10 & \[
\begin{gathered}
\text { CN } \\
\text { STATC9 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATC8 }
\end{gathered}
\] & CN STATC7 & \[
\begin{gathered}
\text { CN } \\
\text { STATC6 }
\end{gathered}
\] & - & - & - & \[
\begin{gathered}
\text { CN } \\
\text { STATC2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATC1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATCO }
\end{gathered}
\] & 0000 \\
\hline \multirow[t]{2}{*}{02A0} & \multirow[t]{2}{*}{CNNEC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNNEC15 & CNNEC14 & CNNEC13 & CNNEC12 & CNNEC11 & CNNEC10 & CNNEC9 & CNNEC8 & CNNEC7 & CNNEC6 & - & - & - & CNNEC2 & CNNEC1 & CNNEC0 & 0000 \\
\hline \multirow[t]{2}{*}{02B0} & \multirow[t]{2}{*}{CNFC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNFC15 & CNFC14 & CNFC13 & CNFC12 & CNFC11 & CNFC10 & CNFC9 & CNFC8 & CNFC7 & CNFC6 & - & - & - & CNFC2 & CNFC1 & CNFC0 & 0000 \\
\hline \multirow[t]{2}{*}{02C0} & \multirow[t]{2}{*}{SRCONOC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & SR0C15 & - & - & - & SR0C11 & - & SR0C9 & SR0C8 & SR0C7 & SR0C6 & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{02D0} & \multirow[t]{2}{*}{SRCON1C} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & SR1C15 & - & - & - & SR1C11 & - & SR1C9 & SR1C8 & SR1C7 & SR1C6 & - & - & - & - & - & - & 0000 \\
\hline
\end{tabular} \(\begin{array}{lll}\text { Legend: } & x=\text { Unknown value on Reset; }-=\text { Unimplemented, read as ' } 0 \text { '; Reset values are shown in hexadecimal. } \\ \text { Note 1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of } 0 \times 4,0 \times 8 \text {, and } 0 \times C \text {, respectively. See } 13.2 \text { "CLR, SET, and INV Registers" for more infor- }\end{array}\)

\section*{PIC32MK GP/MC Family}
TABLE 13-7: PORTD REGISTER MAP FOR 100-PIN DEVICES ONLY
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0300} & \multirow[t]{2}{*}{ANSELD} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ANSD15 & ANSD14 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & C000 \\
\hline \multirow[t]{2}{*}{0310} & \multirow[t]{2}{*}{TRISD} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & TRISD15 & TRISD14 & TRISD13 & TRISD12 & - & - & - & TRISD8 \({ }^{(2)}\) & - & TRISD6 & TRISD5 & TRISD4 & TRISD3 & TRISD2 & TRISD1 & - & F1FE \\
\hline \multirow[t]{2}{*}{0320} & \multirow[t]{2}{*}{PORTD} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & RD15 & RD14 & RD13 & RD12 & - & - & - & RD8 \({ }^{(2)}\) & - & RD6 & RD5 & RD4 & RD3 & RD2 & RD1 & - & xxxx \\
\hline \multirow[t]{2}{*}{0330} & \multirow[t]{2}{*}{LATD} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & LATD15 & LATD14 & LATD13 & LATD12 & - & - & - & LATD8 \({ }^{(2)}\) & - & LATD6 & LATD5 & LATD4 & LATD3 & LATD2 & LATD1 & - & xxxx \\
\hline \multirow[t]{2}{*}{0340} & \multirow[t]{2}{*}{ODCD} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ODCD15 & ODCD14 & ODCD13 & ODCD12 & - & - & - & ODCD8 \({ }^{(2)}\) & - & ODCD6 & ODCD5 & ODCD4 & ODCD3 & ODCD2 & ODCD1 & - & 0000 \\
\hline \multirow[t]{2}{*}{0350} & \multirow[t]{2}{*}{CNPUD} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNPUD15 & CNPUD14 & CNPUD13 & CNPUD12 & - & - & - & CNPUD8 \({ }^{(2)}\) & - & CNPUD6 & CNPUD5 & CNPUD4 & CNPUD3 & CNPUD2 & CNPUD1 & - & 0000 \\
\hline \multirow[t]{2}{*}{0360} & \multirow[t]{2}{*}{CNPDD} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNPDD15 & CNPDD14 & CNPDD13 & CNPDD12 & - & - & - & CNPDD8 \({ }^{(2)}\) & - & CNPDD6 & CNPDD5 & CNPDD4 & CNPDD3 & CNPDD2 & CNPDD1 & - & 0000 \\
\hline \multirow[t]{2}{*}{0370} & \multirow[t]{2}{*}{CNCOND} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & \[
\begin{gathered}
\text { EDGE } \\
\text { DETECT }
\end{gathered}
\] & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0380} & \multirow[t]{2}{*}{CNEND} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNIED15 & CNIED14 & CNIED13 & CNIED12 & - & - & - & CNIED8 \({ }^{(2)}\) & - & CNIED6 & CNIED5 & CNIED4 & CNIED3 & CNIED2 & CNIED1 & - & 0000 \\
\hline \multirow[t]{2}{*}{0390} & \multirow[t]{2}{*}{CNSTATD} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \[
\begin{gathered}
\text { CNS } \\
\text { TATD15 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { CN } \\
\text { STATD14 }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { CN } \\
\text { STATD13 } \\
\hline
\end{array}
\] & \[
\begin{gathered}
\mathrm{CN} \\
\text { STATD12 }
\end{gathered}
\] & - & - & - & \[
\begin{gathered}
\mathrm{CN} \\
\text { STATD8 }^{(2)} \\
\hline
\end{gathered}
\] & - & \[
\begin{gathered}
\hline \text { CN } \\
\text { STATD6 }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { CN } \\
\text { STATD5 }
\end{array}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATD4 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { CN } \\
\text { STATD3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATD2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATD1 }
\end{gathered}
\] & - & 0000 \\
\hline \multirow[t]{2}{*}{03A0} & \multirow[t]{2}{*}{CNNED} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNNED15 & CNNED14 & CNNED13 & CNNED12 & - & - & - & CNNED8 \({ }^{(2)}\) & - & CNNED6 & CNNED5 & CNNED4 & CNNED3 & CNNED2 & CNNED1 & - & 0000 \\
\hline \multirow[t]{2}{*}{03B0} & \multirow[t]{2}{*}{CNFD} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNFD15 & CNFD14 & CNFD13 & CNFD12 & - & - & - & CNFD8 \({ }^{(2)}\) & - & CNFD6 & CNFD5 & CNFD4 & CNFD3 & CNFD2 & CNFD1 & - & 0000 \\
\hline \multirow[t]{2}{*}{03C0} & \multirow[t]{2}{*}{SRCONOD} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & SROD8 \({ }^{(2)}\) & - & SR0D6 & SR0D5 & SR0D4 & SR0D3 & SR0D2 & SR0D1 & - & 0000 \\
\hline \multirow[t]{2}{*}{03D0} & \multirow[t]{2}{*}{SRCON1D} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & SR1D8 \({ }^{(2)}\) & - & SR1D6 & SR1D5 & SR1D4 & SR1D3 & SR1D2 & SR1D1 & - & 0000 \\
\hline
\end{tabular}
Legend: \(\quad x=\) Unknown value on Reset; - = Unimplemented, read as ' 0 '; Reset values are shown in hexadecimal. \(\quad\). this bit is not available on general purpose devices.

PIC32MK GP/MC Family
TABLE 13-8: PORTD REGISTER MAP FOR 64-PIN DEVICES ONLY

\(\begin{array}{ll}\text { Legend: } & x=\text { Unknown value on Reset; }-=\text { Unimplemented, read as ' } 0 \text { '; Reset values are shown in hexadecimal. } \\ \text { Note 1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of } 0 \times 4,0 \times 8 \text {, and } 0 \times C \text {, respectively. See } 13.2 \text { "CLR, SET, and INV Registers" for more }\end{array}\)

\footnotetext{
2: This bit is not available on general purpose devices.
}

\section*{PIC32MK GP/MC Family}
TABLE 13-9: PORTE REGISTER MAP FOR 100-PIN DEVICES ONLY
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0400} & \multirow[t]{2}{*}{ANSELE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ANSE15 & ANSE14 & ANSE13 & ANSE12 & - & - & ANSE9 & ANSE8 & - & - & - & - & - & - & ANSE1 & ANSE0 & F303 \\
\hline \multirow[t]{2}{*}{0410} & \multirow[t]{2}{*}{TRISE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & TRISE15 & TRISE14 & TRISE13 & TRISE12 & - & - & TRISE9 & TRISE8 & - & - & - & - & - & - & TRISE1 & TRISE0 & F303 \\
\hline \multirow[t]{2}{*}{0420} & \multirow[t]{2}{*}{PORTE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & RE15 & RE14 & RE13 & RE12 & - & - & RE9 & RE8 & - & - & - & - & - & - & RE1 & RE0 & xxxx \\
\hline \multirow[t]{2}{*}{0440} & \multirow[t]{2}{*}{LATE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & LATE15 & LATE14 & LATE13 & LATE12 & - & - & LATE9 & LATE8 & - & - & - & - & - & - & LATE1 & LATE0 & xxxx \\
\hline \multirow[t]{2}{*}{0440} & \multirow[t]{2}{*}{ODCE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ODCE15 & ODCE14 & ODCE13 & ODCE12 & - & - & ODCE9 & ODCE8 & - & - & - & - & - & - & ODCE1 & ODCE0 & 0000 \\
\hline \multirow[t]{2}{*}{0450} & \multirow[t]{2}{*}{CNPUE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNPUE15 & CNPUE14 & CNPUE13 & CNPUE12 & - & - & CNPUE9 & CNPUE8 & - & - & - & - & - & - & CNPUE1 & CNPUE0 & 0000 \\
\hline \multirow[t]{2}{*}{0460} & \multirow[t]{2}{*}{CNPDE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNPDE15 & CNPDE14 & CNPDE13 & CNPDE12 & - & - & CNPDE9 & CNPDE8 & - & - & - & - & - & - & CNPDE1 & CNPDE0 & 0000 \\
\hline \multirow[t]{2}{*}{0470} & \multirow[t]{2}{*}{CNCONE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & \[
\begin{gathered}
\hline \text { EDGE } \\
\text { DETECT }
\end{gathered}
\] & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0480} & \multirow[t]{2}{*}{CNENE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & CNIEE9 & CNIEE8 & - & - & - & - & - & - & CNIEE1 & CNIEE0 & 0000 \\
\hline \multirow[t]{2}{*}{0490} & \multirow[t]{2}{*}{CNSTATE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CN
STATE15 & CN
STATE14 & CN
STATE13 & \[
\begin{array}{|c|}
\hline \text { CN } \\
\text { STATE12 }
\end{array}
\] & - & - & \[
\begin{array}{c|}
\hline \text { CN } \\
\text { STATE9 }
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { CN } \\
\text { STATE8 }
\end{array}
\] & - & - & - & - & - & - & \[
\begin{gathered}
\text { CN } \\
\text { STATE1 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { CN } \\
& \text { STATE0 }
\end{aligned}
\] & 0000 \\
\hline \multirow[t]{2}{*}{04A0} & \multirow[t]{2}{*}{CNNEE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNNEE15 & CNNEE14 & CNNEE13 & CNNEE12 & - & - & CNNEE9 & CNNEE8 & - & - & - & - & - & - & CNNEE1 & CNNEE0 & 0000 \\
\hline \multirow[t]{2}{*}{04B0} & \multirow[t]{2}{*}{CNFE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNFE15 & CNFE14 & CNFE13 & CNFE12 & - & - & CNFE9 & CNFE8 & - & - & - & - & - & - & CNFE1 & CNFE0 & 0000 \\
\hline \multirow[t]{2}{*}{04C0} & \multirow[t]{2}{*}{SRCONOE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & SR0E15 & SR0E14 & SR0E13 & SR0E12 & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{04D0} & \multirow[t]{2}{*}{SRCON1E} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & SR1E15 & SR1E14 & SR1E13 & SR1E12 & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline
\end{tabular}

\footnotetext{
Note 1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more
}

PIC32MK GP/MC Family
TABLE 13-10: PORTE REGISTER MAP FOR 64-PIN DEVICES ONLY
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0400} & \multirow[t]{2}{*}{ANSELE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ANSE15 & ANSE14 & ANSE13 & ANSE12 & - & - & - & - & - & - & - & - & - & - & - & - & F000 \\
\hline \multirow[t]{2}{*}{0410} & \multirow[t]{2}{*}{TRISE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & TRISE15 & TRISE14 & TRISE13 & TRISE12 & - & - & - & - & - & - & - & - & - & - & - & - & F000 \\
\hline \multirow[t]{2}{*}{0420} & \multirow[t]{2}{*}{PORTE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & RE15 & RE14 & RE13 & RE12 & - & - & - & - & - & - & - & - & - & - & - & - & xxxx \\
\hline \multirow[t]{2}{*}{0440} & \multirow[t]{2}{*}{LATE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & LATE15 & LATE14 & LATE13 & LATE12 & - & - & - & - & - & - & - & - & - & - & - & - & xxxx \\
\hline \multirow[t]{2}{*}{0440} & \multirow[t]{2}{*}{ODCE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ODCE15 & ODCE14 & ODCE13 & ODCE12 & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0450} & \multirow[t]{2}{*}{CNPUE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNPUE15 & CNPUE14 & CNPUE13 & CNPUE12 & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0460} & \multirow[t]{2}{*}{CNPDE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNPDE15 & CNPDE14 & CNPDE13 & CNPDE12 & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0470} & \multirow[t]{2}{*}{CNCONE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & \[
\begin{aligned}
& \hline \text { EDGE } \\
& \text { DETECT }
\end{aligned}
\] & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0480} & \multirow[t]{2}{*}{CNENE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0490} & \multirow[t]{2}{*}{CNSTATE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \[
\begin{array}{c|}
\hline \text { CN } \\
\text { STATE15 }
\end{array}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATE14 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATE13 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATE12 }
\end{gathered}
\] & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{04A0} & \multirow[t]{2}{*}{CNNEE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNNEE15 & CNNEE14 & CNNEE13 & CNNEE12 & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{04B0} & \multirow[t]{2}{*}{CNFE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNFE15 & CNFE14 & CNFE13 & CNFE12 & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{04C0} & \multirow[t]{2}{*}{SRCONOE} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & SR0E15 & SR0E14 & SR0E13 & SR0E12 & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{04D0} & \multirow[t]{2}{*}{SRCON1E} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & SR1E15 & SR1E14 & SR1E13 & SR1E12 & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline
\end{tabular}
\(\begin{array}{ll}\text { Legend: } \\ \text { Note } & \text { 1: } \quad \text { All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of } 0 \times 4,0 \times 8 \text {, and } 0 \times C \text {, respectively. See } 13.2 \text { "CLR, SET, and INV Registers" for more }\end{array}\)

\section*{PIC32MK GP/MC Family}
TABLE 13-11: PORTF REGISTER MAP FOR 100-PIN DEVICES ONLY
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0500} & \multirow[t]{2}{*}{ANSELF} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & ANSF13 & ANSF12 & - & ANSF10 & ANSF9 & - & - & - & ANSF5 & - & - & - & - & - & 3620 \\
\hline \multirow[t]{2}{*}{0510} & \multirow[t]{2}{*}{TRISF} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & TRISF13 & TRISF12 & - & TRISF10 & TRISF9 & - & TRISF7 & TRISF6 & TRISF5 & - & - & - & TRISF1 & TRISF0 & 36E3 \\
\hline \multirow[t]{2}{*}{0520} & \multirow[t]{2}{*}{PORTF} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & RF13 & RF12 & - & RF10 & RF9 & - & RF7 & RF6 & RF5 & - & - & - & RF1 & RF0 & xxxx \\
\hline \multirow[t]{2}{*}{0530} & \multirow[t]{2}{*}{LATF} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & LATF13 & LATF12 & - & LATF10 & LATF9 & - & LATF7 & LATF6 & LATF5 & - & - & - & LATF1 & LATF0 & xxxx \\
\hline \multirow[t]{2}{*}{0540} & \multirow[t]{2}{*}{ODCF} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & ODCF13 & ODCF12 & - & ODCF10 & ODCF9 & - & ODCF7 & ODCF6 & ODCF5 & - & - & - & ODCF1 & ODCFO & 0000 \\
\hline \multirow[t]{2}{*}{0550} & \multirow[t]{2}{*}{CNPUF} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & CNPUF13 & CNPUF12 & - & CNPUF10 & CNPUF9 & - & CNPUF7 & CNPUF6 & CNPUF5 & - & - & - & CNPUF1 & CNPUF0 & 0000 \\
\hline \multirow[t]{2}{*}{0560} & \multirow[t]{2}{*}{CNPDF} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & CNPDF13 & CNPDF12 & - & CNPDF10 & CNPDF9 & - & CNPDF7 & CNPDF6 & CNPDF5 & - & - & - & CNPDF1 & CNPDF0 & 0000 \\
\hline \multirow[t]{2}{*}{0570} & \multirow[t]{2}{*}{CNCONF} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & \[
\begin{gathered}
\hline \text { EDGE } \\
\text { DETECT }
\end{gathered}
\] & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0580} & \multirow[t]{2}{*}{CNENF} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & CNIEF13 & CNIEF12 & - & CNIEF10 & CNIEF9 & - & CNIEF7 & CNIEF6 & CNIEF5 & - & - & - & CNIEF1 & CNIEF0 & 0000 \\
\hline \multirow[t]{2}{*}{0590} & \multirow[t]{2}{*}{CNSTATF} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & CN
STATF13 & \[
\begin{gathered}
\hline \text { CN } \\
\text { STATF12 }
\end{gathered}
\] & - & \[
\begin{array}{|c|}
\hline \text { CN } \\
\text { STATF10 }
\end{array}
\] & \[
\begin{gathered}
\hline \text { CN } \\
\text { STATF9 }
\end{gathered}
\] & - & \[
\begin{gathered}
\text { CN } \\
\text { STATF7 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATF6 } \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATF5 }
\end{gathered}
\] & - & - & - & \[
\begin{gathered}
\text { CN } \\
\text { STATF1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATF0 }
\end{gathered}
\] & 0000 \\
\hline \multirow[t]{2}{*}{05A0} & \multirow[t]{2}{*}{CNNEF} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & CNNEF13 & CNNEF12 & - & CNNEF10 & CNNEF9 & - & CNNEE7 & CNNEF6 & CNNEF5 & - & - & - & CNNEF1 & CNNEF0 & 0000 \\
\hline \multirow[t]{2}{*}{05B0} & \multirow[t]{2}{*}{CNFF} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & CNFF13 & CNFF12 & - & CNFF10 & CNFF9 & - & CNFE7 & CNFF6 & CNFF5 & - & - & - & CNFF1 & CNFF0 & 0000 \\
\hline \multirow[t]{2}{*}{05C0} & \multirow[t]{2}{*}{SRCONOF} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & SR0F1 & SROFO & 0000 \\
\hline \multirow[t]{2}{*}{05D0} & \multirow[t]{2}{*}{SRCON1F} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & SR1F1 & SR1F0 & 0000 \\
\hline
\end{tabular}
 information.

PIC32MK GP/MC Family
TABLE 13-12: PORTF REGISTER MAP FOR 64-PIN DEVICES ONLY

Legend:
Note 1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV Registers" for more

\section*{PIC32MK GP/MC Family}
TABLE 13-13: PORTG REGISTER MAP FOR 100-PIN DEVICES ONLY
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0600} & \multirow[t]{2}{*}{ANSELG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ANSG15 & - & - & - & ANSG11 & ANSG10 & ANSG9 & ANSG8 & ANSG7 & ANSG6 & - & - & - & - & - & - & 8FC0 \\
\hline \multirow[t]{2}{*}{0610} & \multirow[t]{2}{*}{TRISG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & TRISG15 & TRISG14 & TRISG13 & TRISG12 & TRISG11 & TRISG10 & TRISG9 & TRISG8 & TRISG7 & TRISG6 & - & - & - & - & TRISG1 & TRISG0 & FFC3 \\
\hline \multirow[t]{2}{*}{0620} & \multirow[t]{2}{*}{PORTG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & RG15 & RG14 & RG13 & RG12 & RG11 & RG10 & RG9 & RG8 & RG7 & RG6 & - & - & - & - & RG1 & RG0 & xxxx \\
\hline \multirow[t]{2}{*}{0630} & \multirow[t]{2}{*}{LATG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & LATG15 & LATG14 & LATG13 & LATG12 & LATG11 & LATG10 & LATG9 & LATG8 & LATG7 & LATG6 & - & - & - & - & LATG1 & LATG0 & xxxx \\
\hline \multirow[t]{2}{*}{0640} & \multirow[t]{2}{*}{ODCG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ODCG15 & ODCG14 & ODCG13 & ODCG12 & ODCG11 & ODCG10 & ODCG9 & ODCG8 & ODCG7 & ODCG6 & - & - & - & - & ODCG1 & ODCG0 & 0000 \\
\hline \multirow[t]{2}{*}{0650} & \multirow[t]{2}{*}{CNPUG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNPUG15 & CNPUG14 & CNPUG13 & CNPUG12 & CNPUG11 & CNPUG10 & CNPUG9 & CNPUG8 & CNPUG7 & CNPUG6 & - & - & - & - & CNPUG1 & CNPUG0 & 0000 \\
\hline \multirow[t]{2}{*}{0660} & \multirow[t]{2}{*}{CNPDG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNPDG15 & CNPDG14 & CNPDG13 & CNPDG12 & CNPDG11 & CNPDG10 & CNPDG9 & CNPDG8 & CNPDG7 & CNPDG6 & - & - & - & - & CNPDG1 & CNPDG0 & 0000 \\
\hline \multirow[t]{2}{*}{0670} & \multirow[t]{2}{*}{CNCONG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & \[
\begin{gathered}
\hline \text { EDGE } \\
\text { DETECT }
\end{gathered}
\] & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0680} & \multirow[t]{2}{*}{CNENG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNIEG15 & CNIEG14 & CNIEG13 & CNIEG12 & CNIEG11 & CNIEG10 & CNIEG9 & CNIEG8 & CNIEG7 & CNIEG6 & - & - & - & - & CNIEG1 & CNIEG0 & 0000 \\
\hline \multirow[t]{2}{*}{0690} & \multirow[t]{2}{*}{CNSTATG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \[
\begin{gathered}
\hline \text { CN } \\
\text { STATG15 }
\end{gathered}
\] & \[
\begin{array}{c|}
\hline \text { CN } \\
\text { STATG14 }
\end{array}
\] & \[
\begin{gathered}
\hline \text { CN } \\
\text { STATG13 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { CN } \\
\text { STATG12 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATG11 }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { CN } \\
\text { STATG10 } \\
\hline
\end{array}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATG9 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATG8 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATG7 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATG6 }
\end{gathered}
\] & - & - & - & - & \[
\begin{gathered}
\text { CN } \\
\text { STATG1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATG0 }
\end{gathered}
\] & 0000 \\
\hline \multirow[t]{2}{*}{06A0} & \multirow[t]{2}{*}{CNNEG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNNEG15 & CNNEG14 & CNNEG13 & CNNEG12 & CNNEG11 & CNNEG10 & CNNEG9 & CNNEG8 & CNNEG7 & CNNEG6 & - & - & - & - & CNNEG1 & CNNEG0 & 0000 \\
\hline \multirow[t]{2}{*}{06B0} & \multirow[t]{2}{*}{CNFG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CNFG15 & CNFG14 & CNFG13 & CNFG12 & CNFG11 & CNFG10 & CNFG9 & CNFG8 & CNFG7 & CNFG6 & - & - & - & - & CNFG1 & CNFG0 & 0000 \\
\hline \multicolumn{2}{|l|}{\[
\begin{array}{ll}
\text { Legend: } & x \\
\text { Note } 1: & \text { All } \\
\text { ma }
\end{array}
\]} & \multicolumn{18}{|l|}{\begin{tabular}{l}
= Unknown value on Reset; - = Unimplemented, read as ' 0 '; Reset values are shown in hexadecimal. \\
All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more mation.
\end{tabular}} \\
\hline
\end{tabular}

PIC32MK GP/MC Family
TABLE 13-14: PORTG REGISTER MAP FOR 64-PIN DEVICES ONLY
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{\[
\overline{\ll \stackrel{n}{む}}
\]} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0600} & \multirow[t]{2}{*}{ANSELG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & ANSG9 & ANSG8 & ANSG7 & ANSG6 & - & - & - & - & - & - & 03C0 \\
\hline \multirow[t]{2}{*}{0610} & \multirow[t]{2}{*}{TRISG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & TRISG9 & TRISG8 & TRISG7 & TRISG6 & - & - & - & - & - & - & 03C0 \\
\hline \multirow[t]{2}{*}{0620} & \multirow[t]{2}{*}{PORTG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & RG9 & RG8 & RG7 & RG6 & - & - & - & - & - & - & xxxx \\
\hline \multirow[t]{2}{*}{0630} & \multirow[t]{2}{*}{LATG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & LATG9 & LATG8 & LATG7 & LATG6 & - & - & - & - & - & - & xxxx \\
\hline \multirow[t]{2}{*}{0640} & \multirow[t]{2}{*}{ODCG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & ODCG9 & ODCG8 & ODCG7 & ODCG6 & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0650} & \multirow[t]{2}{*}{CNPUG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & CNPUG9 & CNPUG8 & CNPUG7 & CNPUG6 & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0660} & \multirow[t]{2}{*}{CNPDG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & CNPDG9 & CNPDG8 & CNPDG7 & CNPDG6 & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0670} & \multirow[t]{2}{*}{CNCONG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & \[
\begin{array}{|c|}
\hline \text { EDGE } \\
\text { DETECT } \\
\hline
\end{array}
\] & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0680} & \multirow[t]{2}{*}{CNENG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & CNIEG9 & CNIEG8 & CNIEG7 & CNIEG6 & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{0690} & \multirow[t]{2}{*}{CNSTATG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & \[
\begin{gathered}
\text { CN } \\
\text { STATG9 }
\end{gathered}
\] & CN
STATG8 & \[
\begin{gathered}
\text { CN } \\
\text { STATG7 }
\end{gathered}
\] & \[
\begin{gathered}
\text { CN } \\
\text { STATG6 }
\end{gathered}
\] & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{06A0} & \multirow[t]{2}{*}{CNNEG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & CNNEG9 & CNNEG8 & CNNEG7 & CNNEG6 & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{06B0} & \multirow[t]{2}{*}{CNFG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & CNFG9 & CNFG8 & CNFG7 & CNFG6 & - & - & - & - & - & - & 0000 \\
\hline \multicolumn{2}{|l|}{\begin{tabular}{ll} 
Legend: & \(x\) \\
Note 1: All \\
&
\end{tabular}} & \multicolumn{18}{|l|}{\begin{tabular}{l}
= Unknown value on Reset; — = Unimplemented, read as ' 0 '; Reset values are shown in hexadecimal. \\
All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more inf mation.
\end{tabular}} \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
TABLE 13-15: PERIPHERAL PIN SELECT INPUT REGISTER MAP

TABLE 13-15: PERIPHERAL PIN SELECT INPUT REGISTER MAP (CONTINUED)


\footnotetext{
Legend: \(\quad x=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal
}

\footnotetext{
This register is not available on 64 -pin devices.
}
This register is only available on PIC32MKXXX* \({ }^{\star} G P E^{\star} / M C F^{\star} X X X\) devices.
This register is only available on motor control variants.

\section*{PIC32MK GP/MC Family}
TABLE 13-15: PERIPHERAL PIN SELECT INPUT REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{1480} & \multirow[t]{2}{*}{U4CTSR} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{U4CTSR<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1484} & \multirow[t]{2}{*}{U5RXR} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{U5RXR<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1488} & \multirow[t]{2}{*}{U5CTSR} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{U5CTSR<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{148C} & \multirow[t]{2}{*}{U6RXR} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{U6RXR<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1490} & \multirow[t]{2}{*}{U6CTSR} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{U6CTSR<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1498} & \multirow[t]{2}{*}{SDI1R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{SDI1R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{149C} & \multirow[t]{2}{*}{SS1R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{SS1R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{14A4} & \multirow[t]{2}{*}{SDI2R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{SDI2R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{14A8} & \multirow[t]{2}{*}{SS2R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{SS2R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{14AC} & \multirow[t]{2}{*}{SCK3R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{SCK3R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{14B0} & \multirow[t]{2}{*}{SDI3R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{SDI3R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{14B4} & \multirow[t]{2}{*}{SS3R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{SS3R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{14B8} & \multirow[t]{2}{*}{SCK4R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{SCK4R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{14BC} & \multirow[t]{2}{*}{SDI4R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{SDI4R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{14C0} & \multirow[t]{2}{*}{SS4R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{SS4R<3:0>} & 0000 \\
\hline \multicolumn{2}{|l|}{Legend: \(x=\) un} & nown v & ue on R & t; & npleme & d, read & D'. Res & alues a & own in & adeci & & & & & & & & & \\
\hline Note & \begin{tabular}{ll} 
1: & This \\
2: & This \\
3: & This \\
4: & This
\end{tabular} & gister is gister is gister is gister is & ot avai ot avai nly ava nly ava & \begin{tabular}{l}
on 64 \\
on de e on P e on \(m\)
\end{tabular} & devices s witho MKXX control & CAN GPE*/ riants. & le.
*XXX & ces. & & & & & & & & & & & \\
\hline
\end{tabular}
TABLE 13-15: PERIPHERAL PIN SELECT INPUT REGISTER MAP (CONTINUED)


\footnotetext{
Legend: \(\quad x=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal
}
This register is not available on 64 -pin devices.
This register is not available is only available on PIC32MKXXX* \({ }^{*}\) GPE \(^{\star} / M^{2} F^{\star} X X X\) devices.
This register is only available on motor control variants.

\section*{PIC32MK GP/MC Family}
TABLE 13-15: PERIPHERAL PIN SELECT INPUT REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{1500} & \multirow[t]{2}{*}{IC12R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{IC12R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1504} & \multirow[t]{2}{*}{IC13R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{IC13R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1508} & \multirow[t]{2}{*}{IC14R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{IC14R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{150C} & \multirow[t]{2}{*}{IC15R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{IC15R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1510} & \multirow[t]{2}{*}{IC16R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{IC16R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1514} & \multirow[t]{2}{*}{SCK5R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{SCK5R<3:0>} & \\
\hline \multirow[t]{2}{*}{1518} & \multirow[t]{2}{*}{SDI5R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{SDI5R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{151C} & \multirow[t]{2}{*}{SS5R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{SS5R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1520} & \multirow[t]{2}{*}{SCK6R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{SCK6R<3:0>} & \\
\hline \multirow[t]{2}{*}{1524} & \multirow[t]{2}{*}{SDI6R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{SDI6R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1528} & \multirow[t]{2}{*}{SS6R} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{SS6R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{152C} & \multirow[t]{2}{*}{C3RXR \({ }^{(2)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{C3RXR<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1530} & \multirow[t]{2}{*}{C4RXR \({ }^{(2)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{C4RXR<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1534} & \multirow[t]{2}{*}{QEA3R \({ }^{(4)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{QEA3R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1538} & \multirow[t]{2}{*}{QEB3R \({ }^{(4)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{QEB3R<3:0>} & 0000 \\
\hline \multicolumn{2}{|l|}{Legend: \(x=\) un} & nown v & ue on R & t; \(-=\) & mpleme & d, read & 0'. Rese & alues ar & own in & adeci & & & & & & & & & \\
\hline Note & \begin{tabular}{ll} 
1: & This r \\
2: & This \(r\) \\
3: & This \(r\) \\
4: & This \(r\)
\end{tabular} & gister is gister is gister is gister is & \begin{tabular}{l}
ot availa \\
ot availa \\
nly avai \\
ly avai
\end{tabular} & \begin{tabular}{l}
on 64- \\
on dev \\
e on PI \\
e on m
\end{tabular} & \begin{tabular}{l}
devices \\
withou \\
\(2 M K X X X\) \\
control
\end{tabular} &  & le.
\[
=* X X X d
\] & ces. & & & & & & & & & & & \\
\hline
\end{tabular}

PIC32MK GP/MC Family
TABLE 13-15: PERIPHERAL PIN SELECT INPUT REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{153C} & \multirow[t]{2}{*}{INDX3R \({ }^{(4)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{INDX3R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1540} & \multirow[t]{2}{*}{HOME3R \({ }^{(4)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{HOME3R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1544} & \multirow[t]{2}{*}{QEA4R \({ }^{(4)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{QEA4R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1548} & \multirow[t]{2}{*}{QEB4R \({ }^{(4)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{QEB4R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{154C} & \multirow[t]{2}{*}{INDX4R \({ }^{(4)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{INDX4R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1550} & \multirow[t]{2}{*}{HOME4R \({ }^{(4)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{HOME4R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1554} & \multirow[t]{2}{*}{QEA5R \({ }^{(4)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{QEA5R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1558} & \multirow[t]{2}{*}{QEB5R \({ }^{(4)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{QEB5R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{155C} & \multirow[t]{2}{*}{INDX5R \({ }^{(4)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{INDX5R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1560} & \multirow[t]{2}{*}{HOME5R \({ }^{(4)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{HOME5R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1564} & \multirow[t]{2}{*}{QEA6R \({ }^{(4)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{QEA6R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1568} & \multirow[t]{2}{*}{QEB6R \({ }^{(4)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{QEB6R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{156C} & \multirow[t]{2}{*}{INDX6R \({ }^{(4)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{INDX6R<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1570} & \multirow[t]{2}{*}{HOME6R \({ }^{(4)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{HOME6R<3:0>} & 0000 \\
\hline
\end{tabular}

\footnotetext{
\(\begin{array}{ll}\text { Legend: } & x=\text { unknown value on Reset; }-=\text { unimplemented, read as ' } 0 \text { '. Reset values are shown in hexadecimal. } \\ \text { Note 1: } & \text { This register is not available on } 64 \text {-pin devices. }\end{array}\)
}
This register is not available on 64 -pin devices.
This register is not available on devices without
This register is only available on PIC32MKXXX* GGPE \(^{\star} / \mathrm{MCF}^{*} X X X\) devices.
his register is only available on motor control variants.

\section*{PIC32MK GP/MC Family}
TABLE 13-16: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP


\section*{PIC32MK GP/MC Family}
TABLE 13-16: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)


\section*{PIC32MK GP/MC Family}
TABLE 13-16: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)


\section*{PIC32MK GP/MC Family}

REGISTER 13-1: [pin name]R: PERIPHERAL PIN SELECT INPUT REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Bit \\
Range
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(23: 16\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(15: 8\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(7: 0\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{R} / \mathrm{W}-0\) & \(\mathrm{R} / \mathrm{W}-0\) & \(\mathrm{R} / \mathrm{W}-0\) & \(\mathrm{R} / \mathrm{W}-0\) \\
\cline { 2 - 9 } & \(-\quad-\quad\) pin name]R<3:0> & \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{|lll|}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-4 Unimplemented: Read as ' 0 '
bit 3-0 [pin name]R<3:0>: Peripheral Pin Select Input bits
Where [pin name] refers to the pins that are used to configure peripheral input mapping. See Table 13-1 for input pin selection values.

Note: \(\quad\) Register values can only be changed if the IOLOCK Configuration bit (CFGCON<13>) \(=0\).

REGISTER 13-2: RPnR: PERIPHERAL PIN SELECT OUTPUT REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 29/21/13/5 }}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{RPnR<4:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{|lll|}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-5 Unimplemented: Read as ' 0 '
bit 4-0 RPnR<4:0>: Peripheral Pin Select Output bits
See Table 13-2 for output pin selection values.
Note: \(\quad\) Register values can only be changed if the IOLOCK Configuration bit (CFGCON<13>) \(=0\).

\section*{PIC32MK GP/MC Family}

REGISTER 13-3: CNCONx: CHANGE NOTICE CONTROL FOR PORTx REGISTER (x = A - G)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Bit \\
Range
\end{tabular}} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(23: 16\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(15: 8\)} & \(\mathrm{R} / \mathrm{W}-0\) & \(\mathrm{U}-0\) & \(\mathrm{R} / \mathrm{W}-0\) & \(\mathrm{U}-0\) & R/W-0 & \(\mathrm{r}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & ON & - & SIDL & - & EDGEDETECT & - & - & - \\
\hline \multirow{2}{*}{\(7: 0\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) = Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown
bit 31-16 Unimplemented: Read as ' 0 '
bit 15 ON: Change Notice (CN) Control ON bit
\(1=C N\) is enabled
\(0=C N\) is disabled
bit 14 Unimplemented: Read as ' 0 '
bit 13 SIDL: Stop in Idle Control bit
1 = CPU Idle mode halts CN operation
\(0=\) CPU Idle mode does not affect CN operation
bit 12 Unimplemented: Read as ' 0 '
bit 11 EDGEDETECT: Edge Detection Type Control bit
1 = Detects any edge on the pin (CNx is used for the CN event)
\(0=\) Detects any edge on the pin (CNSTATx is used for the CN event)
bit 10 Reserved: Always write ' 0 '
bit 9-0 Unimplemented: Read as ' 0 '

\subsection*{14.0 TIMER1}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 14. "Timers" (DS60001105), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MK GP/MC devices feature one synchronous/ asynchronous 16 -bit timer that can operate as a free-running interval timer for various timing applications and counting external events. This timer can also be used with the low-power Secondary Oscillator (Sosc) for realtime clock applications.
The following modes are supported by Timer1:
- Synchronous Internal Timer
- Synchronous Internal Gated Timer
- Synchronous External Timer
- Asynchronous External Timer

\subsection*{14.1 Additional Supported Features}
- Selectable clock prescaler
- Timer operation during Sleep and Idle modes
- Fast bit manipulation using CLR, SET, and INV registers
- Asynchronous mode can be used with the Sosc to function as a real-time clock
- ADC event trigger

\subsection*{14.2 TImer1 Usage Model Guidelines}

\subsection*{14.2.1 EXTERNAL CLOCK MODE OPERATION}

When the Timer is operating with an external clock mode with the TCS bit ( \(\mathrm{TxCON}<1>\) ) = 1 , the mode bits of the TxCON register must be initialized using a separate Write operation from that used to enable the Timer. Specifically, the TCS, TSYNC, etc. bits must be written first, and then the ON bit ( \(\mathrm{TxCON}<15>\) ) must be set in a subsequent write.
Once the ON bit is set, any writes to the TxCON register may cause erroneous counter operation.
Note: The ON bit should be clear when updates are made to any other bits in the TxCON register.

\subsection*{14.2.2 ASYNCHRONOUS MODE OPERATION}

When writing the ON bit when the Timer is configured in Asynchronous mode or in an external clock mode with the prescaler enabled, the act of setting the ON bit does not take effect until two rising edges of the external clock input have occurred.

\subsection*{14.2.3 ASYNCHRONOUS MODE OPERATION WITH A PENDING TMRx REGISTER WRITE}

When the Timer is configured in Asynchronous mode and the Timer is attempting to write to the TMRx register while a previous write is awaiting synchronization, the value written to the timer can become corrupted.
To ensure that writes will not cause the TMRx value to become corrupted, the TWDIS bit (TxCON<12>), when set, will ignore a write to the TMRx register when a previous write to the TMRx register is awaiting synchronization into the Asynchronous Timer Clock domain.
The TWIP bit ( \(\mathrm{TxCON}<11>\) ) indicates when write synchronization is complete, and it is safe to write another value to the timer.

\subsection*{14.2.4 PRx REGISTER WRITES}

Writing to the PRx register while the Timer is active, may cause erratic operation.

\section*{PIC32MK GP/MC Family}

FIGURE 14-1: TIMER1 BLOCK DIAGRAM


Note 1: Timer1 ADC trigger and interrupt occurs on match plus 1 count; therefore, set the period to PR1 minus 1 to compensate, regardless of the prescaler.
\begin{tabular}{l} 
14.3 Timer1 Control Register \\
\hline
\end{tabular}

Note 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times \mathrm{C}\), respectively. See 13.2 "CLR, SET, and INV Registers" for more

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 14-1: T1CON: TYPE A TIMER CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{15:8} & R/W-0 & U-0 & R/W-0 & R/W-0 & R-0 & U-0 & R/W-0 & R/W-0 \\
\hline & ON & - & SIDL & TWDIS & TWIP & - & \multicolumn{2}{|c|}{TECS<1:0>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & U-0 & R/W-0 & R/W-0 & U-0 & R/W-0 & R/W-0 & U-0 \\
\hline & TGATE & - & \multicolumn{2}{|r|}{TCKPS<1:0>} & - & TSYNC & TCS & - \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \\
\(x=\) Bit is unknown
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15 ON: Timer On bit
1 = Timer is enabled
\(0=\) Timer is disabled
bit 14 Unimplemented: Read as ' 0 '
bit 13 SIDL: Stop in Idle Mode bit
1 = Discontinue operation when device enters Idle mode
0 = Continue operation even in Idle mode
bit 12 TWDIS: Asynchronous Timer Write Disable bit
1 = Writes to TMR1 are ignored until pending write operation completes
0 = Back-to-back writes are enabled (Legacy Asynchronous Timer functionality)
bit 11 TWIP: Asynchronous Timer Write in Progress bit
In Asynchronous Timer mode:
1 = Asynchronous write to TMR1 register in progress
\(0=\) Asynchronous write to TMR1 register complete
In Synchronous Timer mode:
This bit is read as ' 0 '.
bit 10 Unimplemented: Read as ' 0 '
bit 9-8 TECS<1:0>: Timer1 External Clock Selection bits
11 = Reserved
10 = External clock comes from the LPRC
01 = External clock comes from the T1CK pin
00 = External clock comes from the Sosc
bit 7 TGATE: Timer Gated Time Accumulation Enable bit
When TCS = 1:
This bit is ignored.
When TCS = 0:
1 = Gated time accumulation is enabled
\(0=\) Gated time accumulation is disabled
bit \(6 \quad\) Unimplemented: Read as ' 0 '
REGISTER 14-1: T1CON: TYPE A TIMER CONTROL REGISTER (CONTINUED)
bit 5-4 TCKPS<1:0>: Timer Input Clock Prescale Select bits
\(11=1: 256\) prescale value\(10=1: 64\) prescale value
\(01=1: 8\) prescale value
\(00=1: 1\) prescale value
bit 3 Unimplemented: Read as ' 0 '
bit 2 TSYNC: Timer External Clock Input Synchronization Selection bitWhen TCS = 1:
            1 = External clock input is synchronized
            \(0=\) External clock input is not synchronized
When TCS = 0 :This bit is ignored.
bit 1 TCS: Timer Clock Source Select bit
1 = External clock is defined by the TECS<1:0> bits
0 = Internal peripheral clock
bit 0 Unimplemented: Read as ' 0 ’

\section*{PIC32MK GP/MC Family}

\section*{NOTES:}

\section*{PIC32MK GP/MC Family}

\subsection*{15.0 TIMER2 THROUGH TIMER9}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 14. "Timers" (DS60001105), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PIC32MK GP/MC family of devices features eight native synchronous/asynchronous 16/32-bit timers (default 16-bit mode) that can operate as freerunning interval timers for various timing applications and counting external events.

\subsection*{15.1 Features}

The following are key features of the timers:
- External 16-bit/32-bit Counter Input mode
- Asynchronous external clock with/without selectable prescaler
- Synchronous internal clock with/without selectable prescaler
- External gate control (External pulse width measurement)
- Automatic timer synchronization control
- Operation in Idle mode
- Interrupt on a period register match or falling edge of external gate signal
- Time base for Input Capture and/or Output Compare modules

FIGURE 15-1: TIMER2 THROUGH TIMER9 BLOCK DIAGRAM (16/32-BIT)


\section*{PIC32MK GP/MC Family}
15.2 Timer2-Timer9 Control Registers
TABLE 15-1: TIMER2 THROUGH TIMER9 REGISTER MAP
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0200} & \multirow[t]{2}{*}{T2CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & \multicolumn{2}{|l|}{SYNC \({ }^{\text {a }}\) TGATE} & \multicolumn{3}{|l|}{TCKPS<2:0>} & T32 & - & TCS & - & 0000 \\
\hline \multirow[t]{2}{*}{0210} & \multirow[t]{2}{*}{TMR2} & 31:16 & \multicolumn{16}{|l|}{TMR2<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TMR2<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0220} & \multirow[t]{2}{*}{PR2} & 31:16 & \multicolumn{16}{|l|}{PR2<31:16>} & FFFF \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PR2<15:0>} & FFFF \\
\hline \multirow[t]{2}{*}{0400} & \multirow[t]{2}{*}{T3CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & \multicolumn{2}{|l|}{SYNC TGATE} & \multicolumn{3}{|l|}{TCKPS<2:0>} & T32 & - & TCS & - & 0000 \\
\hline \multirow[t]{2}{*}{0410} & \multirow[t]{2}{*}{TMR3} & 31:16 & \multicolumn{16}{|l|}{TMR3<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TMR3<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0420} & \multirow[t]{2}{*}{PR3} & 31:16 & \multicolumn{16}{|l|}{PR3<31:16>} & FFFF \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PR3<15:0>} & FFFF \\
\hline \multirow[t]{2}{*}{0600} & \multirow[t]{2}{*}{T4CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & SYNC & TGATE & \multicolumn{3}{|l|}{TCKPS<2:0>} & T32 & - & TCS & - & 0000 \\
\hline \multirow[t]{2}{*}{0610} & \multirow[t]{2}{*}{TMR4} & 31:16 & \multicolumn{16}{|l|}{TMR4<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TMR4<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0620} & \multirow[t]{2}{*}{PR4} & 31:16 & \multicolumn{16}{|l|}{PR4<31:16>} & FFFF \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PR4<15:0>} & FFFF \\
\hline \multirow[t]{2}{*}{0800} & \multirow[t]{2}{*}{T5CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & SYNC & TGATE & \multicolumn{3}{|l|}{TCKPS<2:0>} & T32 & - & TCS & - & 0000 \\
\hline \multirow[t]{2}{*}{0810} & \multirow[t]{2}{*}{TMR5} & 31:16 & \multicolumn{16}{|l|}{TMR5<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TMR5<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0820} & \multirow[t]{2}{*}{PR5} & 31:16 & \multicolumn{16}{|l|}{PR5<31:16>} & FFFF \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PR5<15:0>} & FFFF \\
\hline \multirow[t]{2}{*}{OAOO} & \multirow[t]{2}{*}{T6CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & SYNC & TGATE & \multicolumn{3}{|l|}{TCKPS<2:0>} & T32 & - & TCS & - & 0000 \\
\hline \multirow[t]{2}{*}{OA10} & \multirow[t]{2}{*}{TMR6} & 31:16 & \multicolumn{16}{|l|}{TMR6<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TMR6<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{OA20} & \multirow[t]{2}{*}{PR6} & 31:16 & \multicolumn{16}{|l|}{PR6<31:16>} & FFFF \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PR6<15:0>} & FFFF \\
\hline \multirow[t]{2}{*}{OC00} & \multirow[t]{2}{*}{T7CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & SYNC & TGATE & \multicolumn{3}{|l|}{TCKPS<2:0>} & T32 & - & TCS & - & 0000 \\
\hline
\end{tabular}
Note 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV Registers" for more
TABLE 15-1: TIMER2 THROUGH TIMER9 REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0C10} & \multirow[t]{2}{*}{TMR7} & 31:16 & \multicolumn{16}{|l|}{TMR7<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TMR7<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{OC20} & \multirow[t]{2}{*}{PR7} & 31:16 & \multicolumn{16}{|l|}{PR7<31:16>} & FFFF \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PR7<15:0>} & FFFF \\
\hline \multirow[t]{2}{*}{0E00} & \multirow[t]{2}{*}{T8CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & SYNC & TGATE & \multicolumn{3}{|l|}{TCKPS<2:0>} & T32 & - & TCS & - & 0000 \\
\hline \multirow[t]{2}{*}{0E10} & \multirow[t]{2}{*}{TMR8} & 31:16 & \multicolumn{16}{|l|}{TMR8<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TMR8<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0E20} & \multirow[t]{2}{*}{PR8} & 31:16 & \multicolumn{16}{|l|}{PR8<31:16>} & FFFF \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PR8<15:0>} & FFFF \\
\hline \multirow[t]{2}{*}{1000} & \multirow[t]{2}{*}{T9CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & SYNC & TGATE & & CKPS<2 & & T32 & - & TCS & - & 0000 \\
\hline \multirow[t]{2}{*}{1010} & \multirow[t]{2}{*}{TMR9} & 31:16 & \multicolumn{16}{|l|}{TMR9<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TMR9<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1020} & \multirow[t]{2}{*}{PR9} & 31:16 & \multicolumn{16}{|l|}{PR9<31:16>} & FFFF \\
\hline & & 15:0 & & & & & & & & PR9 & 5:0> & & & & & & & & FFFF \\
\hline \multicolumn{20}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
Legend: \(\quad \mathrm{x}=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. \\
Note 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times \mathrm{C}\), respectively. See 13.2 "CLR, SET, and INV information.
\end{tabular}}} \\
\hline & & & & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

REGISTER 15-1: TxCON: TYPE B TIMER CONTROL REGISTER (' \(x\) ' = 2-9)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
29 / 21 / 13 / 5
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
27 / 19 / 11 / 3
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 \\
\hline & ON & - & SIDL & - & - & - & - & SYNC \\
\hline \multirow[t]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & R/W-0 & U-0 \\
\hline & TGATE & & \multicolumn{2}{|l|}{TCKPS<2:0>} & T32 & - & TCS & - \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15 ON: Timer On bit
\(1=\) Module is enabled
\(0=\) Module is disabled
bit 14 Unimplemented: Read as ' 0 '
bit 13 SIDL: Stop in Idle Mode bit
1 = Discontinue operation when device enters Idle mode
\(0=\) Continue operation even in Idle mode
bit 12-9 Unimplemented: Read as ' 0 '
bit 8 SYNC: TMRx Synchronized Timer Start/Stop Enable bit
1 = TMRx synchronized timer start/stop is enabled
\(0=\) TMRx synchronized timer start/stop is disabled
Note: Setting this bit chains all timers whose corresponding SYNC bit is also set such that when the TON bit of all corresponding timers is set, the timers are enabled simultaneously. If any timers in the group are disabled, they are all disabled simultaneously.
bit 7 TGATE: Timer Gated Time Accumulation Enable bit
When TCS = 1:
This bit is ignored and is read as ' 0 '.
When TCS = 0:
1 = Gated time accumulation is enabled
\(0=\) Gated time accumulation is disabled
bit 6-4 TCKPS<2:0>: Timer Input Clock Prescale Select bits
\(111=1: 256\) prescale value
\(110=1: 64\) prescale value
\(101=1: 32\) prescale value
\(100=1: 16\) prescale value
\(011=1: 8\) prescale value
\(010=1: 4\) prescale value
\(001=1: 2\) prescale value
\(000=1: 1\) prescale value
bit \(3 \quad\) T32: 32-Bit Timer Mode Select bit
1 = 32-bit Timer mode
\(0=16\)-bit Timer mode
bit 2 Unimplemented: Read as ' 0 '
bit 1 TCS: Timer Clock Source Select bit
1 = External clock from TxCK pin
0 = Internal peripheral clock
bit \(0 \quad\) Unimplemented: Read as ' 0 '

\subsection*{16.0 DEADMAN TIMER (DMT)}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog, Deadman, and Power-up Timers" (DS60001114), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The primary function of the Deadman Timer (DMT) is to reset the processor in the event of a software malfunction. The DMT is a free-running instruction fetch timer, which is clocked whenever an instruction fetch occurs until a count match occurs. Instructions are not fetched when the processor is in Sleep mode.
The DMT consists of a 32-bit counter with a time-out count match value as specified by the DMTCNT<3:0> bits in the DEVCFG1 Configuration register.
A Deadman Timer is typically used in mission critical and safety critical applications, where any single failure of the software functionality and sequencing must be detected.
Figure 16-1 shows a block diagram of the Deadman Timer module.

FIGURE 16-1: DEADMAN TIMER BLOCK DIAGRAM


\section*{PIC32MK GP/MC Family}
16.1 Deadman Timer Control Registers


\section*{PIC32MK GP/MC Family}

REGISTER 16-1: DMTCON: DEADMAN TIMER CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & \(\mathrm{U}-0\) & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & ON(1) & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31-16 Unimplemented: Read as '0'
bit 15 ON: Deadman Timer Module Enable bit \({ }^{(1)}\)
1 = Deadman Timer module is enabled
\(0=\) Deadman Timer module is disabled
bit 13-0 Unimplemented: Read as '0'

Note 1: This bit only has control when the FDMTEN bit (DEVCFG1<3>) \(=0\).

REGISTER 16-2: DMTPRECLR: DEADMAN TIMER PRECLEAR REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{STEP1<7:0>} \\
\hline \multirow[t]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & W = Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-8 STEP1<7:0>: Preclear Enable bits
01000000 = Enables the Deadman Timer Preclear (Step 1)
All other write patterns = Set BAD1 flag.
These bits are cleared when a DMT reset event occurs. STEP1<7:0> is also cleared if the STEP2<7:0> bits are loaded with the correct value in the correct sequence.
bit 7-0 Unimplemented: Read as ' 0 '

\section*{PIC32MK GP/MC Family}

REGISTER 16-3: DMTCLR: DEADMAN TIMER CLEAR REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[t]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{STEP2<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll|}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{ll} 
bit 31-8 & Unimplemented: Read as ' 0 ' \\
bit \(7-0\) & STEP2<7:0>: Clear Timer bits \\
\(00001000=\) & Clears STEP1<7:0>, STEP2<7:0> and the Deadman Timer if, and only if, preceded by \\
& correct loading of STEP1<7:0> bits in the correct sequence. The write to these bits may \\
\(\quad\) be verified by reading DMTCNT and observing the counter being reset.
\end{tabular} occurs.

REGISTER 16-4: DMTSTAT: DEADMAN TIMER STATUS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & Bit
31/23/15/7 & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{array}{|c}
\hline \text { Bit } \\
24 / 16 / 8 / 0
\end{array}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & R-0, HC & R-0, HC & R-0, HC & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R-0 \\
\hline & BAD1 & BAD2 & DMTEVENT & & & & & WINOPN \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(H C=\) Hardware Cleared & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(\quad\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-8 Unimplemented: Read as ' 0 '
bit 7 BAD1: Bad STEP1<7:0> Value Detect bit
\(1=\) Incorrect STEP1<7:0> value or out of sequence write to step2<7:0> was detected \(0=\) Incorrect STEP1<7:0> value was not detected
bit 6 BAD2: Bad STEP2<7:0> Value Detect bit
1 = Incorrect STEP2<7:0> value was detected
\(0=\) Incorrect STEP2<7:0> value was not detected
bit 5 DMTEVENT: Deadman Timer Event bit
1 = Deadman timer event was detected (counter expired or bad STEP1<7:0> or STEP2<7:0> value was entered prior to counter increment)
0 = Deadman timer even was not detected
Note: This bit is cleared only on a Reset.
bit 4-1 Unimplemented: Read as ' 0 '
bit \(0 \quad\) WINOPN: Deadman Timer Clear Window bit
1 = Deadman timer clear window is open
\(0=\) Deadman timer clear window is not open

\section*{PIC32MK GP/MC Family}

REGISTER 16-5: DMTCNT: DEADMAN TIMER COUNT REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{COUNTER<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{COUNTER<23:16>} \\
\hline \multirow[t]{2}{*}{15:8} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{COUNTER<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{COUNTER<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{llll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=B i t\) is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-8
COUNTER<31:0>: Read current contents of DMT counter

REGISTER 16-6: DMTPSCNT: POST STATUS CONFIGURE DMT COUNT STATUS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{PSCNT<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{PSCNT<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{PSCNT<15:8>} \\
\hline \multirow[t]{2}{*}{7:0} & R-0 & R-0 & R-0 & R-y & R-y & R-y & R-y & R-y \\
\hline & \multicolumn{8}{|c|}{PSCNT<7:0>} \\
\hline
\end{tabular}
\begin{tabular}{|lll}
\hline Legend: & & \(y=\) Value set from Configuration bits on POR \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-8 PSCNT<31:0>: DMT Instruction Count Value Configuration Status bits
This is always the value of the DMTCNT<4:0> bits in the DEVCFG1 Configuration register.

\section*{PIC32MK GP/MC Family}

REGISTER 16-7: DMTPSINTV: POST STATUS CONFIGURE DMT INTERVAL STATUS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
29 / 21 / 13 / 5
\end{array}
\] & \[
\begin{array}{|c}
\text { Bit } \\
28 / 20 / 12 / 4
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{PSINTV<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{PSINTV<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{PSINTV<15:8>} \\
\hline \multirow[t]{2}{*}{7:0} & R-0 & R-0 & R-0 & R-0 & R-0 & R-y & R-y & R-y \\
\hline & \multicolumn{8}{|c|}{PSINTV<7:0>} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \(y=\) Value set from Configuration bits on POR \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-8 PSINTV<31:0>: DMT Window Interval Configuration Status bits
This is always the value of the DMTINTV<2:0> bits in the DEVCFG1 Configuration register.

\section*{PIC32MK GP/MC Family}

\section*{NOTES:}

\subsection*{17.0 WATCHDOG TIMER (WDT)}

Note: This data sheet summarizes the features of the PIC32MK GP/MC Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog, Deadman, and Power-up Timers" (DS60001114), which is available from the Documentation \(>\) Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

When enabled, the Watchdog Timer (WDT) operates from the internal Low-Power Oscillator (LPRC) clock source and can be used to detect system software malfunctions by resetting the device if the WDT is not cleared periodically in software. Various WDT time-out periods can be selected using the WDT postscaler. The WDT can also be used to wake the device from Sleep or Idle mode.
Some of the key features of the WDT module are as follows:
- Configuration or software controlled
- User-configurable time-out period
- Can wake the device from Sleep mode or Idle mode

FIGURE 17-1: WATCHDOG TIMER BLOCK DIAGRAM


Note 1: Refer to 7.0 "Resets" for more information.

\section*{PIC32MK GP/MC Family}
17.1 Watchdog Timer Control Registers
TABLE 17-1: WATCHDOG TIMER REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{\begin{tabular}{l}
\(\stackrel{n}{0}\) \\
\(\stackrel{0}{0}\) \\
w \\
\hline ¢
\end{tabular}} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & \(21 / 5\) & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{OC00} & \multirow[t]{2}{*}{WDTCON \({ }^{(1)}\)} & 31:16 & \multicolumn{16}{|l|}{WDTCLRKEY<15:0>} & 0000 \\
\hline & & 15:0 & ON & - & - & & & NDIV<4 & & & - & - & & & PIV<4 & & & WDTWINEN & 0000 \\
\hline
\end{tabular}
Note 1: This register has corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See 13.2 "CLR, SET, and INV Registers" for more information

\section*{REGISTER 17-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c|}
\text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 \\
\hline & \multicolumn{8}{|c|}{WDTCLRKEY<15:8>} \\
\hline \multirow[b]{2}{*}{23:16} & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 \\
\hline & \multicolumn{8}{|c|}{WDTCLRKEY<7:0>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & U-0 & R-y & R-y & R-y & R-y & R-y \\
\hline & ON \({ }^{(1)}\) & - & - & \multicolumn{5}{|c|}{RUNDIV<4:0>} \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & R-y & R-y & R-y & \(\mathrm{R}-\mathrm{y}\) & R-y & RW-0 \\
\hline & - & - & \multicolumn{5}{|c|}{SLPDIV<4:0>} & WDTWINEN \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(y=\) Values set from Configuration bits on POR \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-16 WDTCLRKEY<15:0>: Watchdog Timer Clear Key bits
To clear the Watchdog Timer to prevent a time-out, software must write the value \(0 \times 5743\) to these bits using a single 16-bit write.
bit 15 ON: Watchdog Timer Enable bit \({ }^{(1)}\)
\(1=\) The Watchdog Timer module is enabled
\(0=\) The Watchdog Timer module is disabled
bit 14-13 Unimplemented: Read as ' 0 '
bit 12-8 RUNDIV<4:0>: Watchdog Timer Postscaler Value in Run Mode bits
In Run mode, these bits are set to the values of the WDTPS<4:0> Configuration bits in the DEVCFG1 register.
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-1 SLPDIV<4:0>: Watchdog Timer Postscaler Value in Sleep Mode bits
In Sleep mode, these bits are set to the values of the WDTPS <4:0> Configuration bits in the DEVCFG1 register.
bit \(0 \quad\) WDTWINEN: Watchdog Timer Window Enable bit
1 = Enable windowed Watchdog Timer
0 = Disable windowed Watchdog Timer
Note 1: This bit only has control when FWDTEN \((\) DEVCFG1<23>) \(=0\).

\section*{PIC32MK GP/MC Family}

\section*{NOTES:}

\subsection*{18.0 INPUT CAPTURE}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Input Capture" (DS60001122), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Input Capture module is useful in applications requiring frequency (period) and pulse measurement.
The Input Capture module captures the 16 -bit or 32 -bit value of the selected Time Base registers when an event occurs at the ICx pin.
Capture events are caused by the following factors:
- Capture timer value on every edge (rising and falling), specified edge first
- Prescaler capture event modes:
- Capture timer value on every 4th rising edge of input at ICx pin
- Capture timer value on every 16 th rising edge of input at ICx pin
- Capture every falling edge of input at ICx pin
- Capture every rising edge of input at ICx pin
- Capture every 4th rising edge of input at ICx pin
- Capture every 16 th rising edge of input at ICx pin
- Capture every rising and falling edge of input at ICx pin
- Capture timer values based on internal or external clocks
Each input capture channel can select between either eight 16 -bit time bases or four 32 -bit time base. The selected timer can use either an internal or external clock.
Other operational features include:
- Device wake-up from capture pin during Sleep and Idle modes
- Interrupt on input capture event
- 4-word FIFO buffer for capture values; Interrupt optionally generated after \(1,2,3\), or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts

\section*{PIC32MK GP/MC Family}

FIGURE 18-1: INPUT CAPTURE BLOCK DIAGRAM

The timer source for each Input Capture module depends on the setting of the ICACLK bit in the CFGCON register and the C32 bit in the ICxCON register. The available configurations are shown in Table 18-1.
TABLE 18-1: TIMER SOURCE CONFIGURATIONS
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline ICAPX & CFGCON<ICACLK> & ICxCON<IC32> & ICxCON<ICTMR> & TIMER_X & TIMER_y & ICxBUF CONTENT \\
\hline & 0 & 0 & 1 & - - & 0x0000_TMR3 [15:0] & 0x0000 TMR3 [15:0] \\
\hline & 0 & 0 & 1 & 0x0000 TMR2 [15:0] & - & 0x0000 TMR2 [15:0] \\
\hline & & & 0 & - & TMR2 [31:0] & TMR2 [31:0] \\
\hline ICAP[3-1] & 0 & 1 & 1 & TMR2 [31:0] & --- & TMR2 [31:0] \\
\hline ICAP[3-1] & 1 & 0 & 0 & - & 0x0000_TMR5 [15:0] & 0x0000_TMR5 [15:0] \\
\hline & 1 & 0 & 1 & 0x0000_TMR4 [15:0] & & \(0 \times 0000\) TMR4 [15:0] \\
\hline & 1 & 1 & 0 & & TMR4 [31:0] & TMR4 [31:0] \\
\hline & 1 & 1 & 1 & TMR4 [31:0] & & TMR4 [31:0] \\
\hline & 0 & 0 & 0 & - & 0x0000_TMR3 [15:0] & 0x0000_TMR3 [15:0] \\
\hline & 0 & 0 & 1 & 0x0000_TMR2 [15:0] & - & 0x0000 TMR2 [15:0] \\
\hline & 0 & 1 & 0 & & TMR2 [31:0] & TMR2 [31:0] \\
\hline ICAP[6-4] & & & 1 & TMR2 [31:0] & - & TMR2 [31:0] \\
\hline ICAP[16-13] & 1 & 0 & 0 & - & 0x0000_TMR3 [15:0] & 0x0000 TMR3 [15:0] \\
\hline & 1 & 0 & 1 & 0x0000_TMR2 [15:0] & & 0x0000 TMR2 [15:0] \\
\hline & 1 & 1 & 0 & TMR2 [31:0] & TMR2 [31:0] & TMR2 [31:0] \\
\hline & 1 & 1 & 1 & TMR2 [31:0] & - & TMR2 [31:0] \\
\hline & & & 0 & - & 0x0000_TMR3 [15:0] & 0x0000_TMR3 [15:0] \\
\hline & 0 & 0 & 1 & 0x0000_TMR2 [15:0] & & 0x0000_TMR2 [15:0] \\
\hline & 0 & 1 & 0 & - & TMR2 [31:0] & TMR2 [31:0] \\
\hline & 0 & 1 & 1 & TMR2 [31:0] & - & TMR2 [31:0] \\
\hline ICAP[9-7] & 1 & 0 & 0 & - & 0x0000_TMR7 [15:0] & 0x0000 TMR7 [15:0] \\
\hline & & & 1 & 0x0000_TMR6 [15:0] & & 0x0000_TMR6 [15:0] \\
\hline & 1 & 1 & 0 & & TMR6 [31:0] & TMR6 [31:0] \\
\hline & & & 1 & TMR6 [31:0] & - & TMR6 [31:0] \\
\hline & 0 & 0 & 0 & - - & 0x0000_TMR3 [15:0] & 0x0000_TMR3 [15:0] \\
\hline & 0 & 0 & 1 & 0x0000 TMR2 [15:0] & - - & 0x0000 TMR2 [15:0] \\
\hline & 0 & 1 & 0 & - - & TMR2 [31:0] & TMR2 [31:0] \\
\hline ICAP[12-10] & & 1 & 1 & TMR2 [31:0] & & TMR2 [31:0] \\
\hline & 1 & 0 & 0 & - - & 0x0000_TMR9 [15:0] & 0x0000_TMR9 [15:0] \\
\hline & & & 1 & 0x0000_TMR8 [15:0] & - & 0x0000_TMR8 [15:0] \\
\hline & & 1 & 0 & - & TMR8 [31:0] & TMR8 [31:0] \\
\hline & 1 & 1 & 1 & TMR8 [31:0] & - & TMR8 [31:0] \\
\hline \multirow[t]{7}{*}{ICAP[16-13]} & \multirow[t]{2}{*}{0} & \multirow[t]{2}{*}{0} & 0 & - - & 0x0000_TMR3 [15:0] & 0x0000_TMR3 [15:0] \\
\hline & & & 1 & 0x0000_TMR2 [15:0] & - & 0x0000_TMR2 [15:0] \\
\hline & \multirow[t]{2}{*}{0} & \multirow[t]{2}{*}{1} & 0 & - & TMR2 [31:0] & TMR2 [31:0] \\
\hline & & & 1 & TMR2 [31:0] & & TMR2 [31:0] \\
\hline & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{0} & 0 & - \({ }^{-}\) & 0x0000_TMR3 [15:0] & 0x0000_TMR3 [15:0] \\
\hline & & & 1 & 0x0000_TMR2 [15:0] & - & 0x0000 TMR2 [15:0] \\
\hline & 1 & 1 & 1 & TMR2 \({ }^{-}\)31:0] & TMR2 [31:0] & TMR2 [31:0] \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
18.1 Input Capture Control Registers
TABLE 18-2: INPUT CAPTURE 1 THROUGH INPUT CAPTURE 9 REGISTER MAP


\footnotetext{
Note 1: This register has corresponding CLR, SET, and INV registers at its virtual address, plus an offset of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV Registers" for more information.
}
TABLE 18-3: INPUT CAPTURE 10 THROUGH INPUT CAPTURE 16 REGISTER MAP


\section*{PIC32MK GP/MC Family}

ICxCON: INPUT CAPTURE ' \(x\) ' CONTROL REGISTER (' \(x\) ' = 1-16)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & R/W-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline & ON & - & SIDL & - & - & - & FEDGE & C32 \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R-0 & R-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & ICTMR \({ }^{(1)}\) & \multicolumn{2}{|c|}{ICI<1:0>} & ICOV & ICBNE & \multicolumn{3}{|c|}{ICM<2:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{ll}
\(R=\) Readable bit & \(W=\) Writable bit \\
\(-n=\) Bit Value at POR: ('0', '1', \(x=\) unknown \()\) & \(U=\) Unimplemented bit \\
& \(P=\) Programmable bit \(\quad r=\) Reserved bit
\end{tabular}

\section*{bit 31-16 Unimplemented: Read as ' 0 '}
bit \(15 \quad\) ON: Input Capture Module Enable bit
1 = Module enabled
0 = Disable and reset module, disable clocks, disable interrupt generation and allow SFR modifications
bit 14 Unimplemented: Read as ' 0 '
bit 13 SIDL: Stop in Idle Control bit
1 = Halt in CPU Idle mode
0 = Continue to operate in CPU Idle mode
bit 12-10 Unimplemented: Read as ' 0 '
bit 9 FEDGE: First Capture Edge Select bit (only used in mode 6, ICM<2:0> = 110)
1 = Capture rising edge first
\(0=\) Capture falling edge first
bit \(8 \quad\) C32: 32-bit Capture Select bit
1 = 32-bit timer resource capture
\(0=16\)-bit timer resource capture
bit \(7 \quad\) ICTMR: Timer Select bit (Does not affect timer selection when C32 (ICxCON \(<8>\) ) is ' 1 ') \({ }^{(\mathbf{1})}\)
\(0=\) Timery is the counter source for capture
\(1=\) Timerx is the counter source for capture
bit 6-5 \(\quad|C|<1: 0>\) : Interrupt Control bits
\(11=\) Interrupt on every fourth capture event
\(10=\) Interrupt on every third capture event
01 = Interrupt on every second capture event
\(00=\) Interrupt on every capture event
bit \(4 \quad\) ICOV: Input Capture Overflow Status Flag bit (read-only)
1 = Input capture overflow occurred
\(0=\) No input capture overflow occurred
bit 3
ICBNE: Input Capture Buffer Not Empty Status bit (read-only)
1 = Input capture buffer is not empty; at least one more capture value can be read
\(0=\) Input capture buffer is empty
Note 1: Refer to Table 18-1 for Timerx and Timery selections.
```

ICxCON: INPUT CAPTURE 'x' CONTROL REGISTER ('x' = 1-16) (CONTINUED)
bit 2-0 ICM<2:0>: Input Capture Mode Select bits
1 1 1 ~ = ~ I n t e r r u p t - O n l y ~ m o d e ~ ( o n l y ~ s u p p o r t e d ~ w h i l e ~ i n ~ S l e e p ~ m o d e ~ o r ~ I d l e ~ m o d e )
110 = Simple Capture Event mode - every edge, specified edge first and every edge thereafter
1 0 1 ~ = ~ P r e s c a l e d ~ C a p t u r e ~ E v e n t ~ m o d e ~ - ~ e v e r y ~ s i x t e e n t h ~ r i s i n g ~ e d g e
1 0 0 ~ = ~ P r e s c a l e d ~ C a p t u r e ~ E v e n t ~ m o d e ~ - ~ e v e r y ~ f o u r t h ~ r i s i n g ~ e d g e ~
011 = Simple Capture Event mode - every rising edge
010 = Simple Capture Event mode - every falling edge
001 = Edge Detect mode - every edge (rising and falling)
000 = Input Capture module is disabled

```

Note 1: Refer to Table 18-1 for Timerx and Timery selections.

\section*{PIC32MK GP/MC Family}

\subsection*{19.0 OUTPUT COMPARE}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Output Compare" (DS60001111), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Output Compare module is used to generate a single pulse or a train of pulses in response to selected time base events.
For all modes of operation, the Output Compare module compares the values stored in the OCxR and/or the OCxRS registers to the value in the selected timer.

When a match occurs, the Output Compare module generates an event based on the selected mode of operation.
The following are some of the key features of the Output Compare:
- Multiple Output Compare modules in a device
- Programmable interrupt generation on compare event
- Single and Dual Compare modes
- Single and continuous output pulse generation
- Pulse-Width Modulation (PWM) mode
- Hardware-based PWM Fault detection and automatic output disable
- Programmable selection of 16 -bit or 32 -bit time bases
- Can operate from either of two available 16-bit time bases or a single 32-bit time base
- ADC event trigger for OC1 through OC4

FIGURE 19-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM


Note 1: Where ' \(x\) ' is shown, reference is made to the registers associated with the respective output compare channels, 1 through 9 .
2: The OCFA pin controls the OCMP1-OCMP3, OCMP7-OCMP9, and OCMP13-OCMP15 channels. The OCFB pin controls the OCMP4-OCMP6, OCMP10-OCMP12, and OCMP16 channels.
3: Refer to Table 19-1 for Timerx and Timery selections.
4: The ADC event trigger is only available on OC1 through OC4.
5: PBCLK2 = Output Compare 1 through Output Compare 9; PBCLK3 = Output Compare 10 through Output Compare 16.

\section*{PIC32MK GP/MC Family}

The timer source for each Output Compare module depends on the setting of the OCACLK bit in the CFGCON register, the OC32 bit in the OCxCON register, and the OCTSEL bit in the OCxCON register. The available configurations are shown in Table 19-1.

TABLE 19-1: TIMER SOURCE CONFIGURATIONS
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline OCx & \[
\begin{gathered}
\text { OCACLK } \\
\text { CFGCON<16> }
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{OC} 32 \\
(\mathrm{OCxCON}<5>
\end{gathered}
\] & \[
\begin{gathered}
\text { OCTSEL } \\
\text { OCxCON<3> }
\end{gathered}
\] & Timerx & Timery & Output Compare Timer Source \\
\hline \multirow[t]{8}{*}{OC1-OC3} & \multirow[b]{2}{*}{0} & \multirow[b]{2}{*}{0} & 0 & TMR2<15:0> & - & TMR2<15:0> \\
\hline & & & 1 & - & TMR3<15:0> & TMR3<15:0> \\
\hline & \multirow[b]{2}{*}{0} & \multirow[b]{2}{*}{1} & 0 & TMR2<31:0> & - & TMR2<31:0> \\
\hline & & & 1 & - & TMR2<31:0> & TMR2<31:0> \\
\hline & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{0} & \(\bigcirc\) & TMR4<15:0> & - & TMR4<15:0> \\
\hline & & & 1 & - & TMR5<15:0> & TMR5<15:0> \\
\hline & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & \(\bigcirc\) & TMR4<31:0> & - & TMR4<31:0> \\
\hline & & & 1 & - & TMR4<31:0> & TMR4<31:0> \\
\hline \multirow[t]{8}{*}{\[
\begin{aligned}
& \text { OC4-OC6, } \\
& \text { OC13-OC16 }
\end{aligned}
\]} & \multirow[b]{2}{*}{0} & \multirow[b]{2}{*}{0} & 0 & TMR2<15:0> & - & TMR2<15:0> \\
\hline & & & 1 & - & TMR3<15:0> & TMR3<15:0> \\
\hline & \multirow[b]{2}{*}{0} & \multirow[b]{2}{*}{1} & 0 & TMR2<31:0> & - & TMR2<31:0> \\
\hline & & & 1 & - & TMR2<31:0> & TMR2<31:0> \\
\hline & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{0} & 0 & TMR2<15:0> & - & TMR2<15:0> \\
\hline & & & 1 & - & TMR3<15:0> & TMR3<15:0> \\
\hline & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & 0 & TMR2<31:0> & - & TMR2<31:0> \\
\hline & & & 1 & - & TMR2<31:0> & TMR2<31:0> \\
\hline \multirow[t]{8}{*}{OC7-OC9} & \multirow[b]{2}{*}{0} & \multirow[b]{2}{*}{0} & 0 & TMR2<15:0> & - & TMR2<15:0> \\
\hline & & & 1 & - & TMR3<15:0> & TMR3<15:0> \\
\hline & \multirow[b]{2}{*}{0} & \multirow[b]{2}{*}{1} & 0 & TMR2<31:0> & - & TMR2<31:0> \\
\hline & & & 1 & - & TMR2<31:0> & TMR2<31:0> \\
\hline & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{0} & 0 & TMR6<15:0> & - & TMR6<15:0> \\
\hline & & & 1 & - & TMR7<15:0> & TMR7<15:0> \\
\hline & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & 0 & TMR6<31:0> & - & TMR6<31:0> \\
\hline & & & 1 & - & TMR6<31:0> & TMR6<31:0> \\
\hline \multirow[t]{8}{*}{OC10-OC12} & \multirow[b]{2}{*}{0} & \multirow[b]{2}{*}{0} & 0 & TMR2<15:0> & - & TMR2<15:0> \\
\hline & & & 1 & - & TMR3<15:0> & TMR3<15:0> \\
\hline & \multirow[b]{2}{*}{0} & \multirow[b]{2}{*}{1} & 0 & TMR2<31:0> & - & TMR2<31:0> \\
\hline & & & 1 & - & TMR2<31:0> & TMR2<31:0> \\
\hline & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{0} & 0 & TMR8<15:0> & - & TMR8<15:0> \\
\hline & & & 1 & - & TMR9<15:0> & TMR9<15:0> \\
\hline & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{1} & 0 & TMR8<31:0> & - & TMR8<31:0> \\
\hline & & & 1 & - & TMR8<31:0> & TMR8<31:0> \\
\hline
\end{tabular}
19.1 Output Compare Control Registers
TABLE 19-2: OUTPUT COMPARE 1 THROUGH OUTPUT COMPARE 9 REGISTER MAP
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{4000} & \multirow[t]{2}{*}{OC1CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & - & - & - & OC32 & OCFLT & OCTSEL & & CM<2 & & 0000 \\
\hline 4010 & OC1R & 31:16 & \multicolumn{16}{|l|}{OC1R<31:0>} & \(x \times x \times\) \\
\hline \multirow[t]{2}{*}{4020} & \multirow[t]{2}{*}{OC1RS} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{OC1RS<31:0>}} & \(x \times x x\) \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & xxxx \\
\hline \multirow[t]{2}{*}{4200} & \multirow[t]{2}{*}{OC2CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & - & - & - & OC32 & OCFLT & OCTSEL & & CM<2 & & 0000 \\
\hline \multirow[t]{2}{*}{4210} & \multirow[t]{2}{*}{OC2R} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{OC2R<31:0>}} & xxxx \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & \(x \times x \times\) \\
\hline \multirow[t]{2}{*}{4220} & \multirow[t]{2}{*}{OC2RS} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{OC2RS<31:0>}} & \(\underline{x x x}\) \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & xxxx \\
\hline \multirow[t]{2}{*}{4400} & \multirow[t]{2}{*}{OC3CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & - & - & - & OC32 & OCFLT & OCTSEL & & CM<2 & & 0000 \\
\hline \multirow[t]{2}{*}{4410} & \multirow[t]{2}{*}{OC3R} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{OC3R<31:0>}} & xxxx \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & \(x x x x\) \\
\hline 4420 & OC3RS & \[
\begin{array}{|c|}
\hline 31: 16 \\
15: 0
\end{array}
\] & \multicolumn{16}{|l|}{OC3RS<31:0>} & \(x \mathrm{xxx}\) \\
\hline \multirow[t]{2}{*}{4600} & \multirow[t]{2}{*}{OC4CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & - & - & - & OC32 & OCFLT & OCTSEL & & CM<2 & & 0000 \\
\hline \multirow[t]{2}{*}{4610} & \multirow[t]{2}{*}{OC4R} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{OC4R<31:0>}} & xxxx \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & \(x \times x x\) \\
\hline 4620 & OC4RS & \[
\begin{array}{|c|}
\hline 31: 16 \\
15: 0 \\
\hline
\end{array}
\] & \multicolumn{16}{|l|}{OC4RS<31:0>} & xxxx \\
\hline \multirow[t]{3}{*}{4800} & \multirow[t]{3}{*}{OC5CON} & & & & & & & & & & & & & & & & & & \\
\hline & & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & - & - & - & OC32 & OCFLT & OCTSEL & & CM<2 & & 0000 \\
\hline \multirow[t]{2}{*}{4810} & \multirow[t]{2}{*}{OC5R} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{OC5R<31:0>}} & \(x \times x \times\) \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & \(x \times x x\) \\
\hline \multirow[t]{2}{*}{4820} & \multirow[t]{2}{*}{OC5RS} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{OC5RS<31:0>}} & xxxx \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & xxxx \\
\hline \multicolumn{20}{|l|}{Legend: \(\quad x=\) unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.} \\
\hline Note &  & gisters nation. & this ta & have co & pondin & R, SET & \[
\mathrm{Id}_{\mathrm{IN}} \mathrm{r}
\] & ters at & virtual & esses, & offse & \[
x 4,0 x
\] & nd 0xC, & pectively & \[
\text { See } 13.2 \text { " }
\] & \[
\mathrm{R}, \mathrm{SE}
\] & d INV & & more \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
TABLE 19-2: OUTPUT COMPARE 1 THROUGH OUTPUT COMPARE 9 REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{4A00} & \multirow[t]{2}{*}{OC6CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & - & - & - & OC32 & OCFLT & OCTSEL & \multicolumn{3}{|l|}{OCM<2:0>} & 0000 \\
\hline \multirow[t]{2}{*}{4A10} & \multirow[t]{2}{*}{OC6R} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{OC6R<31:0>}} & xxxx \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & xx \\
\hline 4A20 & OC6RS & 31:16 & \multicolumn{16}{|l|}{OC6RS<31:0>} & xxxx \\
\hline \multirow[t]{2}{*}{4C00} & \multirow[t]{2}{*}{OC7CON} & 31:16 & - & - & - & - & - & - & - & \multirow[t]{2}{*}{-} & \multirow[t]{2}{*}{-} & - & \multirow[t]{2}{*}{\[
-
\]} & \multirow[t]{2}{*}{-} & \multirow[t]{2}{*}{OCTSEL} & - & - & - & xxxx 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & & & - & & & & \multicolumn{3}{|l|}{OCM<2:0>} & 0000 \\
\hline \multirow[t]{2}{*}{4C10} & \multirow[t]{2}{*}{OC7R} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{OC7R<31:0>}} & xxxx \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & xxxx \\
\hline \multirow[t]{2}{*}{4C20} & \multirow[t]{2}{*}{OC7RS} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{OC7RS<31:0>}} & \(x \times x x\) \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & xxxx \\
\hline \multirow[t]{2}{*}{4E00} & \multirow[t]{2}{*}{OC8CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & - & - & - & OC32 & OCFLT & OCTSEL & \multicolumn{3}{|l|}{OCM<2:0>} & 0000 \\
\hline \multirow[t]{2}{*}{4E10} & \multirow[t]{2}{*}{OC8R} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{OC8R<31:0>}} & xxxx \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & \(x \times x\) \\
\hline 4E20 & OC8RS & \[
\begin{gathered}
31: 16 \\
15: 0
\end{gathered}
\] & \multicolumn{16}{|l|}{OC8RS<31:0>} & \(\frac{x x x x}{x \times x \times}\) \\
\hline \multirow[t]{2}{*}{5000} & \multirow[t]{2}{*}{OC9CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & - & - & - & OC32 & OCFLT & OCTSEL & \multicolumn{3}{|l|}{OCM<2:0>} & 0000 \\
\hline \multirow[t]{2}{*}{5010} & \multirow[t]{2}{*}{OC9R} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{OC9R<31:0>}} & \(x x x x\) \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & xxxx \\
\hline 5020 & OC9RS & \[
\begin{gathered}
\hline 31: 16 \\
15: 0
\end{gathered}
\] & \multicolumn{16}{|l|}{OC9RS<31:0>} & xxxx \\
\hline
\end{tabular}
Legend: \(\quad \mathrm{x}=\) unknown value on Reset; \(-=\) unimplemented, read as ' \(\odot\) '. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV Registers" for more information.
TABLE 19-3: OUTPUT COMPARE 10 THROUGH OUTPUT COMPARE 16 REGISTER MAP
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & \(21 / 5\) & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{5200} & \multirow[t]{2}{*}{OC10CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & - & - & - & OC32 & OCFLT & OCTSEL & \multicolumn{3}{|l|}{OCM<2:0>} & 0000 \\
\hline 5210 & OC10R & 31:16 & \multicolumn{16}{|l|}{OC10R<31:0>} & \(x \times x x\) \\
\hline \multirow[t]{2}{*}{5220} & \multirow[t]{2}{*}{OC10RS} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{OC10RS<31:0>}} & xxxx \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & xxxx \\
\hline \multirow[t]{2}{*}{5400} & \multirow[t]{2}{*}{OC11CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & - & - & - & OC32 & OCFLT & OCTSEL & \multicolumn{3}{|l|}{OCM<2:0>} & 0000 \\
\hline 5410 & OC11R & 31:16 & \multicolumn{16}{|l|}{OC11R<31:0>} & xxxx \\
\hline 5420 & OC11RS & 31:16 & \multicolumn{16}{|l|}{OC11RS<31:0>} & \(x x x x\) \\
\hline \multirow[t]{3}{*}{5600} & \multirow[t]{3}{*}{OC12CON} & & & & & & & & & & & & & & & & & & \\
\hline & & 31:16 & - & - & - & - & - & - & - & - & - & \multirow[t]{2}{*}{-} & - & - & - & - & - & - & \multirow[t]{2}{*}{\[
\begin{array}{|l|}
\hline 0000 \\
\hline 0000 \\
\hline
\end{array}
\]} \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & - & - & & OC32 & OCFLT & OCTSEL & \multicolumn{3}{|l|}{OCM<2:0>} & \\
\hline 5610 & OC12R & 31:16 & \multicolumn{16}{|l|}{OC12R<31:0>} & x \(x \times x\) \\
\hline 5620 & OC12RS & \begin{tabular}{|c}
\(31: 16\) \\
150
\end{tabular} & \multicolumn{16}{|l|}{OC12RS<31:0>} & xx \\
\hline \multirow[t]{2}{*}{5800} & \multirow[t]{2}{*}{OC13CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & - & - & - & OC32 & OCFLT & OCTSEL & \multicolumn{3}{|l|}{OCM<2:0>} & 0000 \\
\hline 5810 & OC13R & 31:16 & \multicolumn{16}{|l|}{OC13R<31:0>} & xxxx \\
\hline \multirow[t]{2}{*}{5820} & \multirow[t]{2}{*}{OC13RS} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{OC13RS<31:0>}} & \(x x x x\) \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & xxxx \\
\hline \multirow[t]{2}{*}{5A00} & \multirow[t]{2}{*}{OC14CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & - & - & - & OC32 & OCFLT & OCTSEL & \multicolumn{3}{|l|}{OCM<2:0>} & 0000 \\
\hline \multirow[t]{2}{*}{5A10} & \multirow[t]{2}{*}{OC14R} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{OC14R<31:0>}} & xxxx \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & xxxx \\
\hline \multirow[t]{2}{*}{5A20} & \multirow[t]{2}{*}{OC14RS} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{OC14RS<31:0>}} & xxxx \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & xxx \\
\hline
\end{tabular}
TABLE 19-3: OUTPUT COMPARE 10 THROUGH OUTPUT COMPARE 16 REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{5C00} & \multirow[t]{2}{*}{OC15CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & - & - & - & OC32 & OCFLT & OCTSEL & & CM<2: & & 0000 \\
\hline 5C10 & OC15R & 31:16 & \multicolumn{16}{|l|}{OC15R<31:0>} & \(x \times x x\) \\
\hline \multirow[t]{2}{*}{5C20} & \multirow[t]{2}{*}{OC15RS} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{OC15RS<31:0>}} & xxxx \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & xxxx \\
\hline \multirow[t]{2}{*}{5E00} & \multirow[t]{2}{*}{OC16CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & - & - & - & - & - & OC32 & OCFLT & OCTSEL & & CM<2: & & 0000 \\
\hline 5E10 & OC16R & 31:16 & \multicolumn{16}{|l|}{OC16R<31:0>} & xxxx \\
\hline 5E20 & OC16RS & \[
\begin{gathered}
\hline 31: 16 \\
15: 0
\end{gathered}
\] & & & & & & & & OC16 & 31:0> & & & & & & & & xxxx \\
\hline
\end{tabular}
Note 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4\), \(0 \times 8\), and \(0 \times \mathrm{C}\), respectively. See 13.2 "CLR, SET, and INV Registers" for more

REGISTER 19-1: OCxCON: OUTPUT COMPARE ' \(x\) ' CONTROL REGISTER (' \(x\) ' = 1-16)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/O }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & ON & - & SIDL & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & R/W-0 & R-0, HS, HC & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & OC32 & OCFLT \({ }^{(1)}\) & OCTSEL \({ }^{(2)}\) & \multicolumn{3}{|c|}{OCM<2:0>} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & HS = Set in hardware & HC = Cleared by hardware \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as '0' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15 ON: Output Compare Peripheral On bit
1 = Output Compare peripheral is enabled
\(0=\) Output Compare peripheral is disabled
bit 14 Unimplemented: Read as ' 0 '
bit 13 SIDL: Stop in Idle Mode bit
1 = Discontinue operation when CPU enters Idle mode
\(0=\) Continue operation in Idle mode
bit 12-6 Unimplemented: Read as ' 0 '
bit 5 OC32: 32-bit Compare Mode bit
\(1=O C x R<31: 0>\) and/or \(O C x R S<31: 0>\) are used for comparisons to the 32-bit timer source
\(0=O C x R<15: 0>\) and \(O C x R S<15: 0>\) are used for comparisons to the 16 -bit timer source
bit 4 OCFLT: PWM Fault Condition Status bit \({ }^{(1)}\)
1 = PWM Fault condition has occurred (cleared in HW only)
\(0=\) No PWM Fault condition has occurred
bit 3 OCTSEL: Output Compare Timer Select bit \({ }^{(2)}\)
\(1=\) Timery is the clock source for this Output Compare module
\(0=\) Timerx is the clock source for this Output Compare module
bit 2-0 OCM<2:0>: Output Compare Mode Select bits
111 = PWM mode on OCx; Fault pin enabled
\(110=\) PWM mode on OCx; Fault pin disabled
\(101=\) Initialize OCx pin low; generate continuous output pulses on OCx pin
\(100=\) Initialize OCx pin low; generate single output pulse on OCx pin
011 = Compare event toggles OCx pin
\(010=\) Initialize OCx pin high; compare event forces OCx pin low
\(001=\) Initialize OCx pin low; compare event forces OCx pin high
\(000=\) Output compare peripheral is disabled but continues to draw current
Note 1: This bit is only used when \(O C M<2: 0\rangle=\) ' 111 '. It is read as ' 0 ' in all other modes.
2: Refer to Table 19-1 for Timerx and Timery selections.

\section*{PIC32MK GP/MC Family}

\section*{NOTES:}

\subsection*{20.0 SERIAL PERIPHERAL INTERFACE (SPI) AND INTER-IC SOUND ( \({ }^{2}\) S )}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 23. "Serial Peripheral Interface (SPI)" (DS60001106), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).
The \(\mathrm{SPI} / \mathrm{I}^{2} \mathrm{~S}\) module is a synchronous serial interface that is useful for communicating with external peripherals and other microcontroller devices, as well as digital audio devices. These peripheral devices may be Serial EEPROMs, Shift registers, display drivers, analog-to-digital converters (ADC), etc.

The \(\mathrm{SPI} / \mathrm{I}^{2} \mathrm{~S}\) module is compatible with Motorola \({ }^{\circledR} \mathrm{SPI}\) and SIOP interfaces.
The following are some of the key features of the SPI module:
- Master and Slave modes support
- Four different clock formats
- Enhanced Framed SPI protocol support
- User-configurable 32/24/16/8-bit data width
- Separate SPI FIFO buffers for receive and transmit
- FIFO buffers act as 4/8/16-level deep FIFOs based on 32/24/16/8-bit data width
- Programmable interrupt event on every 8-bit, 16-bit and 32-bit data transfer
- Operation during Sleep and Idle modes
- Audio codec support:
- \(I^{2} S\) protocol
- Left-justified
- Right-justified
- PCM

FIGURE 20-1: \(\quad\) SPI/I²S MODULE BLOCK DIAGRAM


Note: Access SPIxTXB and SPIxRXB FIFOs via SPIxBUF register.

\section*{PIC32MK GP/MC Family}
20.1 SPI Control Registers

Note 1: All registers in this table except SPIxBUF have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV
TABLE 20-2: SPI3 THROUGH SPI6 REGISTER MAP
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & \(18 / 2\) & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{7400} & \multirow[t]{2}{*}{SPI3CON} & 31:16 & FRMEN & FRMSYNC & FRMPOL & MSSEN & FRMSYPW & \multicolumn{3}{|l|}{FRMCNT<2:0>} & MCLKSEL & - & - & - & - & - & SPIFE & ENHBUF & 0000 \\
\hline & & 15:0 & ON & - & SIDL & DISSDO & MODE32 & MODE16 & SMP & CKE & SSEN & CKP & MSTEN & DISSDI & \multicolumn{2}{|l|}{STXISEL<1:0>} & \multicolumn{2}{|l|}{SRXISEL<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7410} & \multirow[t]{2}{*}{SPI3STAT} & 31:16 & - & - & - & \multicolumn{5}{|l|}{RXBUFELM<4:0>} & - & - & - & \multicolumn{5}{|l|}{TXBUFELM<4:0>} & 0000 \\
\hline & & 15:0 & - & - & - & FRMERR & SPIBUSY & - & - & SPITUR & SRMT & SPIROV & SPIRBE & - & SPITBE & - & SPITBF & SPIRBF & 0028 \\
\hline 7420 & SPI3BUF & \[
\begin{array}{|c|}
\hline 31: 16 \\
\hline 15: 0 \\
\hline
\end{array}
\] & \multicolumn{16}{|l|}{DATA<31:0>} & -0000 0000 \\
\hline \multirow[t]{2}{*}{7430} & \multirow[t]{2}{*}{SPI3BRG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{13}{|l|}{BRG<12:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7440} & \multirow[t]{2}{*}{SPI3CON2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \[
\begin{array}{|c|}
\hline \text { SPI } \\
\text { SGNEXT } \\
\hline
\end{array}
\] & - & - & FRM ERREN & \[
\begin{gathered}
\hline \text { SPI } \\
\text { ROVEN }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { SPI } \\
\text { TUREN }
\end{gathered}
\] & IGNROV & IGNTUR & AUDEN & - & - & - & AUD MONO & - & \multicolumn{2}{|l|}{AUDMOD<1:0>} & 0C00 \\
\hline \multirow[t]{2}{*}{7600} & \multirow[t]{2}{*}{SPI4CON} & 31:16 & FRMEN & FRMSYNC & FRMPOL & MSSEN & FRMSYPW & \multicolumn{3}{|l|}{FRMCNT<2:0>} & MCLKSEL & - & - & - & - & - & SPIFE & ENHBUF & 0000 \\
\hline & & 15:0 & ON & - & SIDL & DISSDO & MODE32 & MODE16 & SMP & CKE & SSEN & CKP & MSTEN & DISSDI & \multicolumn{2}{|l|}{STXISEL<1:0>} & \multicolumn{2}{|l|}{SRXISEL<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7610} & \multirow[t]{2}{*}{SPI4STAT} & 31:16 & - & - & - & \multicolumn{5}{|l|}{RXBUFELM<4:0>} & - & - & - & \multicolumn{5}{|l|}{TXBUFELM<4:0>} & 0000 \\
\hline & & 15:0 & - & - & - & FRMERR & SPIBUSY & - & - & SPITUR & SRMT & SPIROV & SPIRBE & - & SPITBE & - & SPITBF & SPIRBF & 0028 \\
\hline 7620 & SPI4BUF & \[
\begin{array}{|c|}
\hline 31: 16 \\
\hline 15: 0 \\
\hline
\end{array}
\] & \multicolumn{16}{|l|}{DATA<31:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7630} & \multirow[t]{2}{*}{SPI4BRG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{13}{|l|}{BRG<12:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7640} & \multirow[t]{2}{*}{SPI4CON2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \[
\begin{array}{|c|}
\hline \text { SPI } \\
\text { SGNEXT } \\
\hline
\end{array}
\] & - & - & \[
\begin{gathered}
\text { FRM } \\
\text { ERREN }
\end{gathered}
\] & \[
\begin{gathered}
\text { SPI } \\
\text { ROVEN }
\end{gathered}
\] & \[
\begin{aligned}
& \text { SPI } \\
& \text { TUREN }
\end{aligned}
\] & IGNROV & IGNTUR & AUDEN & - & - & - & AUD MONO & - & AUDM & D<1:0> & 0C00 \\
\hline \multirow[t]{2}{*}{7800} & \multirow[t]{2}{*}{SPI5CON} & 31:16 & FRMEN & FRMSYNC & FRMPOL & MSSEN & FRMSYPW & \multicolumn{3}{|l|}{FRMCNT<2:0>} & MCLKSEL & - & - & - & - & - & SPIFE & ENHBUF & 0000 \\
\hline & & 15:0 & ON & - & SIDL & DISSDO & MODE32 & MODE16 & SMP & CKE & SSEN & CKP & MSTEN & DISSDI & \multicolumn{2}{|l|}{STXISEL<1:0>} & \multicolumn{2}{|l|}{SRXISEL<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7810} & \multirow[t]{2}{*}{SPI5STAT} & 31:16 & - & - & - & \multicolumn{5}{|l|}{RXBUFELM<4:0>} & - & - & - & \multicolumn{5}{|l|}{TXBUFELM<4:0>} & 0000 \\
\hline & & 15:0 & - & - & - & FRMERR & SPIBUSY & - & - & SPITUR & SRMT & SPIROV & SPIRBE & - & SPITBE & - & SPITBF & SPIRBF & 0028 \\
\hline 7820 & SPI5BUF & \[
\begin{array}{|c|}
\hline 31: 16 \\
\hline 15: 0 \\
\hline
\end{array}
\] & \multicolumn{16}{|l|}{DATA<31:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7830} & \multirow[t]{2}{*}{SPI5BRG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{13}{|l|}{BRG<12:0>} & 0000 \\
\hline & & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline 7840 & SPI5CON2 & 15:0 & \[
\begin{array}{|c|}
\hline \text { SPI } \\
\text { SGNEXT } \\
\hline
\end{array}
\] & - & - & \[
\begin{gathered}
\text { FRM } \\
\text { ERREN }
\end{gathered}
\] & \[
\begin{gathered}
\text { SPI } \\
\text { ROVEN }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { SPI } \\
\text { TUREN }
\end{gathered}
\] & IGNROV & IGNTUR & AUDEN & - & - & - & AUD MONO & - & AUDM & D<1:0> & 0C00 \\
\hline
\end{tabular}

\footnotetext{
Note 1: All registers in this table except SPIxBUF have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV
}

\section*{PIC32MK GP/MC Family}
TABLE 20-2: SPI3 THROUGH SPI6 REGISTER MAP (CONTINUED)


REGISTER 20-1: SPIxCON: SPI CONTROL REGISTER (x=1-6)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & RW-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & FRMEN & FRMSYNC & FRMPOL & MSSEN & FRMSYPW & \multicolumn{3}{|c|}{FRMCNT<2:0>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline & MCLKSEL \({ }^{(1)}\) & - & - & - & - & - & SPIFE & ENHBUF \({ }^{(1)}\) \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & ON & - & SIDL & DISSDO \({ }^{(4)}\) & MODE32 & MODE16 & SMP & CKE \({ }^{(2)}\) \\
\hline \multirow[t]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 & R/W-0 & R/W-0 \\
\hline & SSEN & CKP \({ }^{(3)}\) & MSTEN & DISSDI \({ }^{(4)}\) & \multicolumn{2}{|l|}{STXISEL<1:0>} & \multicolumn{2}{|l|}{SRXISEL<1:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31 FRMEN: Framed SPI Support bit
1 = Framed SPI support is enabled ( \(\overline{\mathrm{SSx}}\) pin used as FSYNC input/output)
0 = Framed SPI support is disabled
bit 30 FRMSYNC: Frame Sync Pulse Direction Control on \(\overline{\text { SSx }}\) pin bit (Framed SPI mode only)
1 = Frame sync pulse input (Slave mode)
\(0=\) Frame sync pulse output (Master mode)
bit 29 FRMPOL: Frame Sync Polarity bit (Framed SPI mode only)
1 = Frame pulse is active-high
0 = Frame pulse is active-low
bit 28 MSSEN: Master Mode Slave Select Enable bit
1 = Slave select SPI support enabled. The \(\overline{\mathrm{SS}}\) pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit.
\(0=\) Slave select SPI support is disabled.
bit 27 FRMSYPW: Frame Sync Pulse Width bit
1 = Frame sync pulse is one character wide
\(0=\) Frame sync pulse is one clock wide
bit 26-24 FRMCNT<2:0>: Frame Sync Pulse Counter bits
Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode.
111 = Reserved
\(110=\) Reserved
101 = Generate a frame sync pulse on every 32 data characters
\(100=\) Generate a frame sync pulse on every 16 data characters
011 = Generate a frame sync pulse on every 8 data characters
\(010=\) Generate a frame sync pulse on every 4 data characters
\(001=\) Generate a frame sync pulse on every 2 data characters
\(000=\) Generate a frame sync pulse on every data character
bit 23 MCLKSEL: Master Clock Enable bit \({ }^{(1)}\)
\(1=\) REFCLKO1 is used by the Baud Rate Generator
\(0=\) PBCLK2 is used by the Baud Rate Generator for SPI1 and SPI2 or PBCLK3 if SPI3 through SPI6
bit 22-18 Unimplemented: Read as ' 0 '
Note 1: This bit can only be written when the ON bit \(=0\). Refer to 36.0 "Electrical Characteristics" for maximum clock frequency requirements.
2: This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).
3: When AUDEN = 1, the \(S P I / I^{2} S\) module functions as if the CKP bit is equal to ' 1 ', regardless of the actual value of the CKP bit.
4: This bit present for legacy compatibility and is superseded by PPS functionality on these devices (see 13.3 "Peripheral Pin Select (PPS)" for more information).

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 20-1: SPIxCON: SPI CONTROL REGISTER (CONTINUED)(x=1-6)}
bit 17 SPIFE: Frame Sync Pulse Edge Select bit (Framed SPI mode only)
1 = Frame synchronization pulse coincides with the first bit clock
\(0=\) Frame synchronization pulse precedes the first bit clock
bit 16 ENHBUF: Enhanced Buffer Enable bit \({ }^{(1)}\)
1 = Enhanced Buffer mode is enabled
\(0=\) Enhanced Buffer mode is disabled
bit 15 ON: SPI/I²S Module On bit
\(1=S P I / I^{2} S\) module is enabled
\(0=\mathrm{SPI} / 1^{2} \mathrm{~S}\) module is disabled
bit 14 Unimplemented: Read as ' 0 '
bit 13 SIDL: Stop in Idle Mode bit
1 = Discontinue operation when CPU enters in Idle mode
0 = Continue operation in Idle mode
bit 12 DISSDO: Disable SDOx pin bit \({ }^{(4)}\)
\(1=\) SDOx pin is not used by the module. Pin is controlled by associated PORT register
\(0=\) SDOx pin is controlled by the module
bit 11-10 MODE<32,16>: 32/16-Bit Communication Select bits
When AUDEN = 1:
MODE32 MODE16 Communication
1124 -bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame
10 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame
01 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame
\(0 \quad 0 \quad\) 16-bit Data, 16 -bit FIFO, 16-bit Channel/32-bit Frame

When AUDEN = 0:
\begin{tabular}{ccl}
\hline MODE32 & MODE16 & Communication \\
1 & x & 32 -bit \\
0 & 1 & 16 -bit \\
0 & 0 & 8 -bit
\end{tabular}
bit 9 SMP: SPI Data Input Sample Phase bit
Master mode (MSTEN = 1):
1 = Input data sampled at end of data output time
\(0=\) Input data sampled at middle of data output time
Slave mode (MSTEN = 0):
SMP value is ignored when SPI is used in Slave mode. The module always uses SMP \(=0\).
bit 8 CKE: SPI Clock Edge Select bit \({ }^{(2)}\)
1 = Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)
\(0=\) Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)
bit \(7 \quad\) SSEN: Slave Select Enable (Slave mode) bit
\(1=\overline{S S x}\) pin used for Slave mode
\(0=\overline{\text { SSx }}\) pin not used for Slave mode, pin controlled by port function.
bit 6 CKP: Clock Polarity Select bit \({ }^{(3)}\)
1 = Idle state for clock is a high level; active state is a low level
\(0=\) Idle state for clock is a low level; active state is a high level
Note 1: This bit can only be written when the ON bit \(=0\). Refer to 36.0 "Electrical Characteristics" for maximum clock frequency requirements.
2: This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).
3: When AUDEN = 1 , the \(S P I / I^{2} S\) module functions as if the CKP bit is equal to ' 1 ', regardless of the actual value of the CKP bit.
4: This bit present for legacy compatibility and is superseded by PPS functionality on these devices (see 13.3 "Peripheral Pin Select (PPS)" for more information).

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 20-1: SPIxCON: SPI CONTROL REGISTER (CONTINUED)(x=1-6)}
bit 5 MSTEN: Master Mode Enable bit
1 = Master mode
\(0=\) Slave mode
bit 4 DISSDI: Disable SDI bit \({ }^{(4)}\)
1 = SDI pin is not used by the SPI module (pin is controlled by PORT function)
\(0=\) SDI pin is controlled by the SPI module
bit 3-2 STXISEL<1:0>: SPI Transmit Buffer Empty Interrupt Mode bits
11 = Interrupt is generated when the buffer is not full (has one or more empty elements)
\(10=\) Interrupt is generated when the buffer is empty by one-half or more
\(01=\) Interrupt is generated when the buffer is completely empty
\(00=\) Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete
bit 1-0 SRXISEL<1:0>: SPI Receive Buffer Full Interrupt Mode bits
\(11=\) Interrupt is generated when the buffer is full
\(10=\) Interrupt is generated when the buffer is full by one-half or more
01 = Interrupt is generated when the buffer is not empty
\(00=\) Interrupt is generated when the last word in the receive buffer is read (i.e., buffer is empty)
Note 1: This bit can only be written when the ON bit \(=0\). Refer to 36.0 "Electrical Characteristics" for maximum clock frequency requirements.
2: This bit is not used in the Framed SPI mode. The user should program this bit to ' 0 ' for the Framed SPI mode (FRMEN = 1).
3: When AUDEN = 1, the \(\mathrm{SPI} / \mathrm{I}^{2}\) S module functions as if the CKP bit is equal to ' 1 ', regardless of the actual value of the CKP bit.
4: This bit present for legacy compatibility and is superseded by PPS functionality on these devices (see 13.3 "Peripheral Pin Select (PPS)" for more information).

\section*{PIC32MK GP/MC Family}

REGISTER 20-2: SPIxCON2: SPI CONTROL REGISTER 2 ( \(x=1-6\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & Bit 26/18/10/2 & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & U-0 & R/W-0 & R/W-1 & R/W-1 & R/W-0 & R/W-0 \\
\hline & SPISGNEXT & - & - & FRMERREN & SPIROVEN & SPITUREN & IGNROV & IGNTUR \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & U-0 & U-0 & U-0 & R/W-0 & U-0 & R/W-0 & R/W-0 \\
\hline & AUDEN \({ }^{(1)}\) & - & - & - & AUDMONO \({ }^{(1,2)}\) & - & \multicolumn{2}{|l|}{AUDMOD<1:0>(1,2)} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15 SPISGNEXT: Sign Extend Read Data from the RX FIFO bit
1 = Data from RX FIFO is sign extended
\(0=\) Data from RX FIFO is not sign extended
bit 14-13 Unimplemented: Read as ' 0 '
bit 12 FRMERREN: Enable Interrupt Events via FRMERR bit
1 = Frame Error overflow generates error events
0 = Frame Error does not generate error events
bit 11 SPIROVEN: Enable Interrupt Events via SPIROV bit
1 = Receive overflow generates error events
\(0=\) Receive overflow does not generate error events
bit 10 SPITUREN: Enable Interrupt Events via SPITUR bit
1 = Transmit Underrun Generates Error Events 0 = Transmit Underrun Does Not Generates Error Events
bit 9 IGNROV: Ignore Receive Overflow bit (for Audio Data Transmissions)
1 = A ROV is not a critical error; during ROV data in the FIFO is not overwritten by receive data
\(0=\) A ROV is a critical error which stop SPI operation
bit 8 IGNTUR: Ignore Transmit Underrun bit (for Audio Data Transmissions)
1 = A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty
\(0=\) A TUR is a critical error which stop SPI operation
bit 7 AUDEN: Enable Audio CODEC Support bit \({ }^{(1)}\)
1 = Audio protocol enabled
0 = Audio protocol disabled
bit 6-5 Unimplemented: Read as ' 0 '
bit 3 AUDMONO: Transmit Audio Data Format bit \({ }^{(1,2)}\)
1 = Audio data is mono (Each data word is transmitted on both left and right channels)
\(0=\) Audio data is stereo
bit 2 Unimplemented: Read as ' 0 '
bit 1-0 AUDMOD<1:0>: Audio Protocol Mode bit \({ }^{(1,2)}\)
11 = PCM/DSP mode
\(10=\) Right Justified mode
01 = Left Justified mode
\(00=I^{2} S\) mode

Note 1: This bit can only be written when the ON bit \(=0\).
2: This bit is only valid for AUDEN \(=1\).

REGISTER 20-3: SPIxSTAT: SPI STATUS REGISTER (x=1-6)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC \\
\hline & - & - & - & \multicolumn{5}{|c|}{RXBUFELM<4:0>} \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & R-0, HS, HC & R-0, HS, HC & R-O, HS, HC & R-O, HS, HC & R-0, HS, HC \\
\hline & - & - & - & \multicolumn{5}{|c|}{TXBUFELM<4:0>} \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & R/C-0, HS & R-0, HS, HC & U-0 & U-0 & R-0 \\
\hline & - & - & - & FRMERR & SPIBUSY & - & - & SPITUR \\
\hline \multirow[b]{2}{*}{7:0} & R-0, HS, HC & R/C-0, HS & R-1, HS, HC & U-0 & R-1, HS, HC & U-0 & R-0, HS, HC & R-0, HS, HC \\
\hline & SRMT & SPIROV & SPIRBE & - & SPITBE & - & SPITBF & SPIRBF \\
\hline
\end{tabular}
\begin{tabular}{|llll|}
\hline Legend: & \(H C=\) Cleared in hardware & \(H S=\) Set in hardware & \(C=\) Clearable bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-29 Unimplemented: Read as ' 0 '
bit 28-24 RXBUFELM<4:0>: Receive Buffer Element Count bits (valid only when ENHBUF = 1)
bit 23-21 Unimplemented: Read as ' 0 '
bit 20-16 TXBUFELM<4:0>: Transmit Buffer Element Count bits (valid only when ENHBUF = 1)
bit 15-13 Unimplemented: Read as ' 0 '
bit 12 FRMERR: SPI Frame Error status bit
1 = Frame error detected
\(0=\) No Frame error detected
This bit is only valid when FRMEN \(=1\).
bit 11 SPIBUSY: SPI Activity Status bit
1 = SPI peripheral is currently busy with some transactions
\(0=\) SPI peripheral is currently idle
bit 10-9 Unimplemented: Read as ' 0 '
bit 8 SPITUR: Transmit Under Run bit
1 = Transmit buffer has encountered an underrun condition
\(0=\) Transmit buffer has no underrun condition
This bit is only valid in Framed Sync mode; the underrun condition must be cleared by disabling/re-enabling the module.
bit \(7 \quad\) SRMT: Shift Register Empty bit (valid only when ENHBUF = 1)
\(1=\) When SPI module shift register is empty
\(0=\) When SPI module shift register is not empty
bit 6 SPIROV: Receive Overflow Flag bit
1 = A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register.
\(0=\) No overflow has occurred
This bit is set in hardware; can only be cleared (= 0 ) in software.
bit 5 SPIRBE: RX FIFO Empty bit (valid only when ENHBUF = 1)
\(1=\) RX FIFO is empty (CRPTR = SWPTR)
\(0=\) RX FIFO is not empty (CRPTR \(\neq\) SWPTR)
bit 4 Unimplemented: Read as ' 0 '

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 20-3: SPIxSTAT: SPI STATUS REGISTER (CONTINUED)(x=1-6)}
bit 3 SPITBE: SPI Transmit Buffer Empty Status bit
1 = Transmit buffer, SPIxTXB is empty
\(0=\) Transmit buffer, SPIxTXB is not empty
Automatically set in hardware when SPI transfers data from SPIxTXB to SPIxSR.
Automatically cleared in hardware when SPIxBUF is written to, loading SPIxTXB.
bit 2 Unimplemented: Read as ' 0 '
bit 1 SPITBF: SPI Transmit Buffer Full Status bit
1 = Transmit not yet started, SPITXB is full
\(0=\) Transmit buffer is not full
Standard Buffer Mode:
Automatically set in hardware when the core writes to the SPIBUF location, loading SPITXB.
Automatically cleared in hardware when the SPI module transfers data from SPITXB to SPISR.
Enhanced Buffer Mode:
Set when CWPTR + 1 = SRPTR; cleared otherwise
bit \(0 \quad\) SPIRBF: SPI Receive Buffer Full Status bit
1 = Receive buffer, SPIxRXB is full
\(0=\) Receive buffer, SPIxRXB is not full
Standard Buffer Mode:
Automatically set in hardware when the SPI module transfers data from SPIxSR to SPIxRXB.
Automatically cleared in hardware when SPIxBUF is read from, reading SPIxRXB.
Enhanced Buffer Mode:
Set when SWPTR + 1 = CRPTR; cleared otherwise

\section*{PIC32MK GP/MC Family}

REGISTER 20-4: SPIxBUF: SPIx BUFFER REGISTER (' \(x\) ' = 1-6)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DATA<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DATA<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DATA<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DATA<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & W = Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}

\section*{bit 31-0 DATA<31:0> FIFO Data bits}

When MODE32 or MODE16 selects 32-bit data, the SPI uses DATA<31:0>.
When MODE32 or MODE16 selects 24-bit data, the SPI only uses DATA \(<24: 0>\).
When MODE32 or MODE16 selects 16-bit data, the SPI only uses DATA<15:0>.
When MODE32 or MODE16 selects 8 -bit data, the SPI only uses DATA \(<7: 0>\).

REGISTER 20-5: SPIxBRG: SPIx BAUD RATE GENERATOR REGISTER (' \(x\) ' = 1-6)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{15:8} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{BRG<12:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{BRG<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-13 Unimplemented: Read as ' 0 '
bit 12-0 BRG<12:0> Baud Rate Generator Divisor bits
Baud Rate \(=\) FPBCLKx \(/\left(2^{*}(S P I x B R G+1)\right)\), where \(x=2\) and 3 , (FPBCLK2 for SPI1-SPI2, FPBCLK3 for SPI3-SPI6.) Therefore, the maximum baud rate possible is FPBCLKx / \(2(\) SPIXBRG \(=0\) ) and the minimum baud rate possible is FPBCLKx / 16384.

Note: Changing the BRG value when the ON bit is equal to ' 1 ' causes undefined behavior.

\section*{PIC32MK GP/MC Family}

\section*{NOTES:}

\subsection*{21.0 INTER-INTEGRATED CIRCUIT ( \({ }^{2} \mathrm{C}\) )}

The \(I^{2} C\) software library is available in MPLAB Harmony. If the user application is to implement \(I^{2} \mathrm{C}\), for future device pin compatibility, it is recommended to assign software \(I^{2} C\) functions according to the details provided in the device pin tables (Table 3 through Table 6):
- For 64 -pin packages, refer to Notes 6 and 7 in Table 3 and Table 4.
- For 100 -lead packages, refer to Notes 5 and 6 in Table 5 and Table 6.

\subsection*{21.1 Software \(\mathrm{I}^{2} \mathrm{C}\) Performance}

Table 21-1 provides the performance details of the \(\mathrm{I}^{2} \mathrm{C}\).
TABLE 21-1: \(\quad I^{2} C\) PERFORMANCE
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{c}
\(\mathbf{I}^{2} \mathbf{C}\) Baud \\
Rate
\end{tabular} & \begin{tabular}{c}
\(\mathbf{I}^{2} \mathbf{C}\) Transactions/ \\
Second
\end{tabular} & \begin{tabular}{c}
\(\mathbf{I}^{2} \mathbf{C}\) CPU \\
Utilization
\end{tabular} \\
\hline \hline \multirow{4}{*}{400 kHz} & 22070 (continuous) & \(50.76 \%\) \\
\cline { 2 - 3 } & 16841 & \(38.73 \%\) \\
\cline { 2 - 3 } & 4079 & \(9.38 \%\) \\
\cline { 2 - 3 } & 429 & \(0.99 \%\) \\
\hline \multirow{3}{*}{100 kHz} & 5581 (continuous) & \(12.84 \%\) \\
\cline { 2 - 3 } & 4077 & \(9.38 \%\) \\
\cline { 2 - 3 } & 429 & \(0.99 \%\) \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

\section*{NOTES:}

\section*{PIC32MK GP/MC Family}

\subsection*{22.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS60001107), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The UART module is one of the serial I/O modules available in PIC32MK GP/MC family devices. The UART is a full-duplex, asynchronous communication channel that communicates with peripheral devices and personal computers through protocols, such as RS-232, RS-485, LIN, and IrDA \({ }^{\circledR}\). The module also supports the hardware flow control option, with UxCTS and UxRTS pins, and also includes an IrDA encoder and decoder.

The following are key features of the UART module:
- Ability to receive data during Sleep mode
- Full-duplex, 8-bit or 9-bit data transmission
- Even, Odd or No Parity options (for 8-bit data)
- One or two Stop bits
- Auto-baud support
- Four clock source inputs for asynchronous clocking
- Transmit and Receive (TX/RX) polarity control
- Hardware flow control option
- Fully integrated Baud Rate Generator (BRG) with 16-bit prescaler
- Baud rates up to 30 Mbps
- 8-level deep First-In-First-Out (FIFO) transmit data buffer
- 8-level deep FIFO receive data buffer
- Parity, framing and buffer overrun error detection
- Support for interrupt-only on address detect (9th bit = 1)
- Separate transmit and receive interrupts
- Loopback mode for diagnostic support
- LIN Protocol support
- IrDA encoder and decoder with 16x baud clock output for external IrDA encoder/decoder support

Figure 22-1 illustrates a simplified block diagram of the UART module.

FIGURE 22-1: UART SIMPLIFIED BLOCK DIAGRAM


\section*{PIC32MK GP/MC Family}
22.1 UART Control Registers
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \stackrel{y}{む} \\
& \stackrel{0}{0} \\
& \stackrel{\alpha}{\overline{4}}
\end{aligned}
\]} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{8000} & \multirow[t]{2}{*}{U1MODE \({ }^{(1)}\)} & 31:16 & - & - & - & - & - & - & - & - & SLPEN & CKRDY & - & - & - & \multicolumn{2}{|l|}{CLKSEL<1:0>} & RUNOV & 0000 \\
\hline & & 15:0 & ON & - & SIDL & IREN & RTSMD & - & \multicolumn{2}{|l|}{UEN<1:0>} & WAKE & LPBACK & ABAUD & RXINV & BRGH & \multicolumn{2}{|l|}{PDSEL<1:0>} & STSEL & 0000 \\
\hline \multirow[t]{2}{*}{8010} & \multirow[t]{2}{*}{U1STA \({ }^{(1)}\)} & 31:16 & \multicolumn{8}{|l|}{ADDRMSK<7:0>} & \multicolumn{8}{|l|}{ADDR<7:0>} & 0000 \\
\hline & & 15:0 & \multicolumn{2}{|l|}{UTXISEL<1:0>} & UTXINV & URXEN & UTXBRK & UTXEN & UTXBF & TRMT & \multicolumn{2}{|l|}{URXISEL<1:0>} & ADDEN & RIDLE & PERR & FERR & OERR & URXDA & 0110 \\
\hline \multirow[t]{2}{*}{8020} & \multirow[t]{2}{*}{U1TXREG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & TX8 & \multicolumn{8}{|l|}{Transmit Register} & 0000 \\
\hline \multirow[t]{2}{*}{8030} & \multirow[t]{2}{*}{U1RXREG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & RX8 & \multicolumn{8}{|l|}{Receive Register} & 0000 \\
\hline \multirow[t]{2}{*}{8040} & \multirow[t]{2}{*}{U1BRG \({ }^{(1)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{U1BRG<19:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{U1BRG<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{8200} & \multirow[t]{2}{*}{U2MODE \({ }^{(1)}\)} & \multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline 31: 16 \\
15: 0
\end{array}
\]} & - & - & - & - & - & - & - & - & SLPEN & CKRDY & - & - & - & \multicolumn{2}{|l|}{CLKSEL<1:0>} & RUNOV & 0000 \\
\hline & & & ON & - & SIDL & IREN & RTSMD & - & \multicolumn{2}{|l|}{UEN<1:0>} & WAKE & LPBACK & ABAUD & RXINV & BRGH & PDS & <1:0> & STSEL & 0000 \\
\hline \multirow[t]{2}{*}{8210} & \multirow[t]{2}{*}{U2STA \({ }^{(1)}\)} & 31:16 & \multicolumn{8}{|l|}{ADDRMSK<7:0>} & \multicolumn{8}{|l|}{ADDR<7:0>} & 0000 \\
\hline & & 15:0 & \multicolumn{2}{|l|}{UTXISEL<1:0>} & UTXINV & URXEN & UTXBRK & UTXEN & UTXBF & TRMT & \multicolumn{2}{|l|}{URXISEL<1:0>} & ADDEN & RIDLE & PERR & FERR & OERR & URXDA & 0110 \\
\hline \multirow[t]{2}{*}{8220} & \multirow[t]{2}{*}{U2TXREG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & TX8 & \multicolumn{8}{|l|}{Transmit Register} & 0000 \\
\hline \multirow[t]{2}{*}{8230} & \multirow[t]{2}{*}{U2RXREG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & RX8 & \multicolumn{8}{|l|}{Receive Register} & 0000 \\
\hline \multirow[t]{2}{*}{8240} & \multirow[t]{2}{*}{U2BRG \({ }^{(1)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & & \multicolumn{2}{|l|}{BRG<19:16>} & & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{BRG<15:0>} & 0000 \\
\hline
\end{tabular}
Legend: \(\quad x=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
Note 1:This register has corresponding CLR, SET, and INV registers at its virtual address, plus an offset of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV Registers" for more information.
TABLE 22-2: UART3 THROUGH UART6 REGISTER MAP
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{8400} & \multirow[t]{2}{*}{U3MODE \({ }^{(1)}\)} & \multirow[t]{2}{*}{\[
\begin{array}{c|}
\hline 31: 16 \\
15: 0
\end{array}
\]} & - & - & - & - & - & - & - & - & SLPEN & CKRDY & - & - & - & CLKS & <1:0> & RUNOV & \multirow[t]{2}{*}{0000} \\
\hline & & & ON & - & SIDL & IREN & RTSMD & - & \multicolumn{2}{|l|}{UEN<1:0>} & WAKE & LPBACK & ABAUD & RXINV & BRGH & \multicolumn{2}{|l|}{PDSEL<1:0>} & STSEL & \\
\hline \multirow[t]{2}{*}{8410} & \multirow[t]{2}{*}{U3STA \({ }^{(1)}\)} & \multirow[t]{2}{*}{-31.16} & \multicolumn{8}{|l|}{ADDRMSK<7:0>} & \multicolumn{8}{|l|}{ADDR<7:0>} & \multirow[t]{2}{*}{\[
\begin{array}{|l|}
\hline 0000 \\
\hline 0110 \\
\hline
\end{array}
\]} \\
\hline & & & \multicolumn{2}{|l|}{UTXISEL<1:0>} & UTXINV & URXEN & UTXBRK & UTXEN & UTXBF & TRMT & \multicolumn{2}{|l|}{URXISEL<1:0>} & ADDEN & & PERR & FERR & OERR & URXDA & \\
\hline \multirow[t]{2}{*}{8420} & \multirow[t]{2}{*}{U3TXREG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & TX8 & \multicolumn{8}{|l|}{Transmit Register} & 0000 \\
\hline \multirow[t]{2}{*}{8430} & \multirow[t]{2}{*}{U3RXREG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & RX8 & \multicolumn{8}{|l|}{Receive Register} & 0000 \\
\hline \multirow[t]{2}{*}{8440} & \multirow[t]{2}{*}{U3BRG \({ }^{(1)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{BRG<19:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{BRG<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{8600} & \multirow[t]{2}{*}{U4MODE \({ }^{(1)}\)} & \multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline 31: 16 \\
15: 0
\end{array}
\]} & - & - & - & - & - & - & - & - & SLPEN & CKRDY & - & - & - & \multicolumn{2}{|l|}{CLKSEL<1:0>} & RUNOV & 0000 \\
\hline & & & ON & - & SIDL & IREN & RTSMD & - & \multicolumn{2}{|l|}{UEN<1:0>} & WAKE & LPBACK & ABAUD & RXINV & BRGH & \multicolumn{2}{|l|}{PDSEL<1:0>} & STSEL & 0000 \\
\hline \multirow[t]{2}{*}{8610} & \multirow[t]{2}{*}{U4STA \({ }^{(1)}\)} & 31:16 & \multicolumn{8}{|l|}{MASK<7:0>} & \multicolumn{8}{|l|}{ADDR<7:0>} & 0000 \\
\hline & & 15:0 & \multicolumn{2}{|l|}{UTXISEL<1:0>} & UTXINV & URXEN & UTXBRK & UTXEN & UTXBF & TRMT & \multicolumn{2}{|l|}{URXISEL<1:0>} & ADDEN & RIDLE & PERR & FERR & OERR & URXDA & 0110 \\
\hline \multirow[t]{2}{*}{8620} & \multirow[t]{2}{*}{U4TXREG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & TX8 & \multicolumn{8}{|l|}{Transmit Register} & 0000 \\
\hline \multirow[t]{2}{*}{8630} & \multirow[t]{2}{*}{U4RXREG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & RX8 & \multicolumn{8}{|l|}{Receive Register} & 0000 \\
\hline \multirow[t]{2}{*}{8640} & \multirow[t]{2}{*}{U4BRG \({ }^{(1)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{BRG<19:16>} & \multirow[t]{2}{*}{\[
\begin{array}{|l|}
\hline 0000 \\
\hline 0000 \\
\hline
\end{array}
\]} \\
\hline & & 15:0 & \multicolumn{16}{|l|}{BRG<15:0>} & \\
\hline \multirow[t]{2}{*}{8800} & \multirow[t]{2}{*}{U5MODE \({ }^{(1)}\)} & \multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline 31: 16 \\
15: 0
\end{array}
\]} & - & - & - & - & - & - & - & - & SLPEN & CKRDY & - & - & - & \multicolumn{2}{|l|}{CLKSEL<1:0>} & RUNOV & 0000 \\
\hline & & & ON & - & SIDL & IREN & RTSMD & - & \multicolumn{2}{|l|}{UEN<1:0>} & WAKE & LPBACK & ABAUD & RXINV & BRGH & \multicolumn{2}{|l|}{PDSEL<1:0>} & STSEL & 0000 \\
\hline \multirow[t]{2}{*}{8810} & \multirow[t]{2}{*}{U5STA \({ }^{(1)}\)} & 31:16 & \multicolumn{8}{|l|}{MASK<7:0>} & \multicolumn{8}{|l|}{ADDR<7:0>} & 0000 \\
\hline & & 15:0 & \multicolumn{2}{|l|}{UTXISEL<1:0>} & UTXINV & URXEN & UTXBRK & UTXEN & UTXBF & TRMT & \multicolumn{2}{|l|}{URXISEL<1:0>} & ADDEN & RIDLE & PERR & FERR & OERR & URXDA & 0110 \\
\hline \multirow[t]{2}{*}{8820} & \multirow[t]{2}{*}{U5TXREG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & TX8 & \multicolumn{8}{|l|}{Transmit Register} & 0000 \\
\hline \multirow[t]{2}{*}{8830} & \multirow[t]{2}{*}{U5RXREG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & RX8 & \multicolumn{8}{|l|}{Receive Register} & 0000 \\
\hline \multirow[t]{2}{*}{8840} & \multirow[t]{2}{*}{U5BRG \({ }^{(1)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{BRG<19:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{BRG<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{8A00} & \multirow[t]{2}{*}{U6MODE \({ }^{(1)}\)} & \multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline 31: 16 \\
15: 0
\end{array}
\]} & - & - & - & - & - & - & - & - & SLPEN & CKRDY & - & - & - & CLKS & <1:0> & RUNOV & 0000 \\
\hline & & & ON & - & SIDL & IREN & RTSMD & - & \multicolumn{2}{|l|}{UEN<1:0>} & WAKE & LPBACK & ABAUD & RXINV & BRGH & \multicolumn{2}{|l|}{PDSEL<1:0>} & STSEL & 0000 \\
\hline \multirow[t]{2}{*}{8A10} & \multirow[t]{2}{*}{U6STA \({ }^{(1)}\)} & 31:16 & \multicolumn{8}{|l|}{MASK<7:0>} & \multicolumn{8}{|l|}{ADDR<7:0>} & 0000 \\
\hline & & 15:0 & \multicolumn{2}{|l|}{UTXISEL<1:0>} & UTXINV & URXEN & UTXBRK & UTXEN & UTXBF & TRMT & \multicolumn{2}{|l|}{URXISEL<1:0>} & ADDEN & RIDLE & PERR & FERR & OERR & URXDA & 0110 \\
\hline \multicolumn{20}{|l|}{Legend: \(\mathrm{X}=\) unknown value on Reset; - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.} \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & \(18 / 2\) & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{8A20} & \multirow[t]{2}{*}{U6TXREG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & TX8 & \multicolumn{8}{|l|}{Transmit Register} & 0000 \\
\hline \multirow[t]{2}{*}{8A30} & \multirow[t]{2}{*}{U6RXREG} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & RX8 & \multicolumn{8}{|l|}{Receive Register} & 0000 \\
\hline \multirow[t]{2}{*}{8A40} & \multirow[t]{2}{*}{U6BRG \({ }^{(1)}\)} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & & BRG & 16> & & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{BRG<15:0>} & 0000 \\
\hline
\end{tabular}
Note 1:This register has corresponding CLR, SET, and INV registers at its virtual address, plus an offset of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV Registers" for more information

REGISTER 22-1: UxMODE: UARTx MODE REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 29/21/13/5 }}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R-0, HS, HC & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & SLPEN & CLKRDY & - & - & - & \multicolumn{2}{|l|}{CLKSEL<1:0>(1)} & RUNOV \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & R/W-0 & R/W-0 \\
\hline & ON & - & SIDL & IREN & RTSMD & - & \multicolumn{2}{|r|}{UEN<1:0> \({ }^{(2)}\)} \\
\hline \multirow[b]{2}{*}{7:0} & R-0, HC & R/W-0 & R/W-0, HC & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & WAKE & LPBACK & ABAUD & RXINV & BRGH & \multicolumn{2}{|l|}{PDSEL<1:0>} & STSEL \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & HS = Set by hardware & HC = cleared by hardware \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' Bit is set & ' 0 ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-24 Unimplemented: Read as ' 0 '
bit 23 SLPEN: Run During Sleep Enable bit
1 = BRG clock runs during Sleep mode
\(0=\) BRG clock is turned off during Sleep mode
Note: \(\quad\) SLPEN \(=1\) only applies if CLKSEL = FRC, or in some cases, REFCLK depending on the selected REFCLK input source if running while in Sleep mode. All clocks, as well as the UART are disabled in Deep Sleep mode.
bit 22 CLKRDY: USART Clock Status bit
1 = UART clock is ready (User software should not update the UxMODE register)
\(0=\) UART clock is not ready (User software can update the UxMODE register)
bit 21-19 Unimplemented: Read as ' 0 '
bit 18-17 CLKSEL<1:0>: UART Baud Rate Generator Clock Selection bits \({ }^{(1)}\)
11 = BRG clock is REFCLK1
\(10=B R G\) clock is FRC
\(01=\) BRG clock is SYSCLK (off in Sleep mode)
00 = BRG clock is PBCLKx (off in Sleep mode)
bit 16 RUNOV: Run During Overflow Mode bit
\(1=\) Shift register continues to run when Overflow (OERR) condition is detected
\(0=\) Shift register stops accepting new data when Overflow (OERR) condition is detected
bit 15 ON: UARTx Enable bit
1 = UARTx is enabled. UARTx pins are controlled by UARTx as defined by UEN < 1:0> and UTXEN control bits
\(0=\) UARTx is disabled. All UARTx pins are controlled by corresponding bits in the PORTx, TRISx and LATx registers; UARTx power consumption is minimal
bit 14 Unimplemented: Read as ' 0 '
bit 13 SIDL: Stop in Idle Mode bit
1 = Discontinue operation when device enters Idle mode
0 = Continue operation in Idle mode
bit 12 IREN: IrDA Encoder and Decoder Enable bit
\(1=\operatorname{IrDA}\) is enabled
\(0=\operatorname{lrDA}\) is disabled

Note 1: These bits can be changed only when the ON bit (UxMODE<15>) is set to ' 0 '.
2: These bits are present for legacy compatibility, and are superseded by PPS functionality on these devices (see 13.3 "Peripheral Pin Select (PPS)" for more information).

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 22-1: UxMODE: UARTx MODE REGISTER (CONTINUED)}
bit 11 RTSMD: Mode Selection for UxRTS Pin bit
\(1=\overline{\text { UxRTS }}\) pin is in Simplex mode
\(0=\overline{\text { UxRTS }}\) pin is in Flow Control mode
bit 10 Unimplemented: Read as ' 0 '
bit 9-8 UEN<1:0>: UARTx Enable bits \({ }^{(2)}\)
\(11=U \times T X, U \times R X\) and \(U x B C L K\) pins are enabled and used; \(\overline{U x C T S}\) pin is controlled by corresponding bits in the PORTx register
\(10=\) UxTX, UxRX, UxCTS and \(\overline{U x R T S}\) pins are enabled and used
\(01=U x T X, U x R X\) and \(\overline{U x R T S}\) pins are enabled and used; \(\overline{U x C T S}\) pin is controlled by corresponding bits in the PORTx register
\(00=U x T X\) and UxRX pins are enabled and used; \(\overline{U x C T S}\) and \(\overline{U x R T S} / U x B C L K\) pins are controlled by corresponding bits in the PORTx register
bit \(7 \quad\) WAKE: Enable Wake-up on Start bit Detect During Sleep Mode bit
1 = Wake-up is enabled
\(0=\) Wake-up is disabled
bit 6 LPBACK: UARTx Loopback Mode Select bit
1 = Loopback mode is enabled
\(0=\) Loopback mode is disabled
bit 5 ABAUD: Auto-Baud Enable bit
1 = Enable baud rate measurement on the next reception of Sync character ( \(0 \times 55\) ); cleared by hardware upon completion
\(0=\) Baud rate measurement disabled or completed
bit 4 RXINV: Receive Polarity Inversion bit
1 = UxRX Idle state is ' 0 '
\(0=\) UxRX Idle state is ' 1 '
bit 3 BRGH: High Baud Rate Enable bit
1 = High-Speed mode \(-4 x\) baud clock enabled
\(0=\) Standard Speed mode \(-16 x\) baud clock enabled
bit 2-1 PDSEL<1:0>: Parity and Data Selection bits
11 = 9-bit data, no parity
\(10=8\)-bit data, odd parity
01 = 8-bit data, even parity
\(00=8\)-bit data, no parity
bit 0 STSEL: Stop Selection bit
1 = 2 Stop bits
\(0=1\) Stop bit
Note 1: These bits can be changed only when the ON bit (UxMODE<15>) is set to ' 0 '.
2: These bits are present for legacy compatibility, and are superseded by PPS functionality on these devices (see 13.3 "Peripheral Pin Select (PPS)" for more information).

REGISTER 22-2: UxSTA: UARTx STATUS AND CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{MASK<7:0>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ADDR<7:0>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0, HC & R/W-0 & R-0 & R-1 \\
\hline & \multicolumn{2}{|l|}{UTXISEL<1:0>} & UTXINV & URXEN & UTXBRK & UTXEN \({ }^{(1)}\) & UTXBF & TRMT \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R-1 & R-0 & R-0 & R/W-0, HS & R-0 \\
\hline & \multicolumn{2}{|l|}{URXISEL<1:0>} & ADDEN & RIDLE & PERR & FERR & OERR & URXDA \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(H S=\) Set by hardware & \(H C=\) cleared by hardware \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(\prime 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-24 MASK<7:0>: Address Match Mask bits
These bits are used to mask the ADDR<7:0> bits.
\(11111111=\) Corresponding matching ADDR \(<7: 0>\) bits are used to detect the address match
Note: This setting allows the user to assign individual address as well as a group broadcast address to a UART.
00000000 = Corresponding ADDRx bits are not used to detect the address match.
See 22.2 "UART Broadcast Mode Example" for additional information.
bit 23-16 ADDR<7:0>: Automatic Address Mask bits
1 = Corresponding MASKx bits are used to detect the address match.
Note: This setting allows the user to assign individual address as well as a group broadcast address to a UART.

0 = Corresponding MASKx bits are not used to detect the address match.
See 22.2 "UART Broadcast Mode Example" for additional information.
bit 15-14 UTXISEL<1:0>: TX Interrupt Mode Selection bits
11 = Reserved, do not use
10 = Interrupt is generated and asserted while the transmit buffer is empty
\(01=\) Interrupt is generated and asserted when all characters have been transmitted
\(00=\) Interrupt is generated and asserted while the transmit buffer contains at least one empty space
bit 13 UTXINV: Transmit Polarity Inversion bit
If IrDA mode is disabled (i.e., IREN (UxMODE<12>) is ‘ 0 '):
\(1=\mathrm{UxTX}\) Idle state is ' 0 '
\(0=U x T X\) Idle state is ' 1 '
If IrDA mode is enabled (i.e., IREN (UxMODE<12>) is '1'):
1 = IrDA encoded UxTX Idle state is ' 1 '
\(0=\) IrDA encoded UxTX Idle state is ' 0 '
bit 12 URXEN: Receiver Enable bit
\(1=\) UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON bit (UxMODE<15>) = 1)
\(0=\) UARTx receiver is disabled. UxRX pin is ignored by the UARTx module and released to the PORT
Note: The event of disabling an enabled receiver will release the RX pin to the PORT function; however, the receive buffers will not be reset. Disabling the receiver has no effect on the receive status flags.

Note 1: This bit should not be enabled until after the ON bit \((\mathrm{UxMODE}<15>)=1\). If TX interrupts are enabled, setting this bit will immediately cause a TX interrupt based on the value of the UTXISEL bit.

\section*{PIC32MK GP/MC Family}
\begin{tabular}{|c|c|}
\hline REGIST & 22-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CON \\
\hline bit 11 & \begin{tabular}{l}
UTXBRK: Transmit Break bit \\
1 = Send Break on next transmission. Start bit followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion \\
\(0=\) Break transmission is disabled or completed
\end{tabular} \\
\hline bit 10 & \begin{tabular}{l}
UTXEN: Transmit Enable bit \({ }^{(1)}\) \\
\(1=\) UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON bit (UxMODE<15>) \(=1\) ) \\
\(0=\) UARTx transmitter is disabled \\
The event of disabling an enabled transmitter will release the TX pin to the PORT function and reset the transmit buffers to empty. Any pending transmission is aborted and data characters in the transmit buffers are lost. All transmit status flags are cleared and the TRMT bit is set.
\end{tabular} \\
\hline bit 9 & \begin{tabular}{l}
UTXBF: Transmit Buffer Full Status bit (read-only) \\
\(1=\) Transmit buffer is full \\
\(0=\) Transmit buffer is not full, at least one more character can be written
\end{tabular} \\
\hline bit 8 & \begin{tabular}{l}
TRMT: Transmit Shift Register is Empty bit (read-only) \\
1 = Transmit shift register is empty and transmit buffer is empty (the last transmission has completed) \\
\(0=\) Transmit shift register is not empty, a transmission is in progress or queued in the transmit buffer
\end{tabular} \\
\hline bit 7-6 & \begin{tabular}{l}
URXISEL<1:0>: Receive Interrupt Mode Selection bit \\
11 = Reserved \\
\(10=\) Interrupt flag bit is asserted while receive buffer is \(3 / 4\) or more full \\
\(01=\) Interrupt flag bit is asserted while receive buffer is \(1 / 2\) or more full \\
\(00=\) Interrupt flag bit is asserted while receive buffer is not empty (i.e., has at least 1 data character)
\end{tabular} \\
\hline bit 5 & \begin{tabular}{l}
ADDEN: Address Character Detect bit (bit 8 of received data \(=1\) ) \\
1 = Address Detect mode is enabled. If 9-bit mode is not selected, this control bit has no effect \\
\(0=\) Address Detect mode is disabled
\end{tabular} \\
\hline bit 4 & \begin{tabular}{l}
RIDLE: Receiver Idle bit (read-only) \\
1 = Receiver is Idle \\
\(0=\) Data is being received
\end{tabular} \\
\hline bit 3 & \begin{tabular}{l}
PERR: Parity Error Status bit (read-only) \\
1 = Parity error has been detected for the current character \\
\(0=\) Parity error has not been detected
\end{tabular} \\
\hline bit 2 & \begin{tabular}{l}
FERR: Framing Error Status bit (read-only) \\
1 = Framing error has been detected for the current character \\
\(0=\) Framing error has not been detected
\end{tabular} \\
\hline bit 1 & \begin{tabular}{l}
OERR: Receive Buffer Overrun Error Status bit. \\
When RUNOV \(=0\), clearing a previously set OERR bit will clear and reset the receive buffer and shift register. \\
When RUNOV = 1, Clearing a previously set OERR bit will not reset the receive buffer and shift register \\
1 = Receive buffer has overflowed \\
\(0=\) Receive buffer has not overflowed
\end{tabular} \\
\hline bit 0 & \begin{tabular}{l}
URXDA: Receive Buffer Data Available bit (read-only) \\
1 = Receive buffer has data, at least one more character can be read \\
\(0=\) Receive buffer is empty
\end{tabular} \\
\hline
\end{tabular}

Note 1: This bit should not be enabled until after the \(O N\) bit \((U x M O D E<15>)=1\). If \(T X\) interrupts are enabled, setting this bit will immediately cause a TX interrupt based on the value of the UTXISEL bit.

REGISTER 22-3: UxRXREG: UARTx RECEIVE REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R-0 \\
\hline & - & - & - & - & - & - & - & RX<8> \\
\hline \multirow[b]{2}{*}{7:0} & R-x & R-x & R-x & R-x & R-x & R-x & R-x & R-x \\
\hline & \multicolumn{8}{|c|}{RX<7:0>} \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll|}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-9 Unimplemented: Read as ' 0 '
bit \(8 \quad \mathbf{R X}<8>\) : Data bit 8 of the received character (in 9-bit mode)
bit 7-0 \(\mathbf{R X}<7: 0>\) : Data bits 7-0 of the received character

REGISTER 22-4: UxTXREG: UARTx TRANSMIT REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-x & U-x & U-x & U-x & U-x & U-x & U-x & U-x \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-x & U-x & U-x & U-x & U-x & U-x & U-x & U-x \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-x & U-x & U-x & U-x & U-x & U-x & U-x & W-x \\
\hline & - & - & - & - & - & - & - & TX<8> \\
\hline \multirow[b]{2}{*}{7:0} & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 \\
\hline & \multicolumn{8}{|c|}{TX<7:0>} \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-9 Unimplemented: Read as initialized data
bit \(8 \quad\) TX<8>: Data bit 8 of the transmitted character (in 9-bit mode)
bit 7-0 TX<7:0>: Data bits 7-0 of the transmitted character

\section*{PIC32MK GP/MC Family}

REGISTER 22-5: UxBRG: UARTx BAUD RATE GENERATOR REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & \multicolumn{4}{|c|}{BRG<19:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{BRG<15:8>} \\
\hline \multirow[t]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{BRG<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) = Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-20 Unimplemented: Read as ' 0 '
bit 19-0 BRG<19:0>: Baud Rate Generator Divisor bits
Note: The UxBRG register cannot be changed while UARTx is enabled (ON bit (UxMODE<15>) \(=1\) ).
TABLE 22-3: UART BAUD RATE CALCULATIONS
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ UART Baud Rate With } & \multicolumn{1}{c|}{ UxBRG Equals } \\
\hline \hline BRGH \(=0\) & UxBRG \(=((\) CLKSEL Frequency \(/(16\) * Desired Baud Rate \())-1)\) \\
\hline BRGH \(=1\) & UxBRG \(=((\) CLKSEL Frequency \(/(4\) * Desired Baud Rate \())-1)\) \\
\hline
\end{tabular}

Note: UART1 and UART2 on PBCLK2; UART3 through UART6 on PBCLK3.

\subsection*{22.2 UART Broadcast Mode Example}

As shown in Table 22-4, the group hardware address identifier bit was arbitrarily chosen as bit 7 with bit 4 chosen as the software group or individual UART target ID. Therefore, the collective group address assigned for all UARTs (i.e, [ \(w, x, y, z]\) ) is ' \(0 b 100100 x x\), while the individual addresses are '0b10000000 through '0b10000011, respectively.
Any MASK register bit \(=0\) means the corresponding ADDR<7:0> bit is a "don't care" from a hardware address matching point of view. Using this scheme, multiple UART subnet groups could be created within a network. If not using address match with a broadcast mode, set the ADDRMSK<7:0> bits (UxSTAT<31:24) = \(0 \times 00\), which is the default.

To send a broadcast message to all UARTs in the group identified by bit \(7=1\), send UxTXREG \(=(0 \times 190)\), address bit 9 set. All the UARTs in that group, bit \(7=1\), would generate an interrupt for an address match because of the bit \(<7: 5>,<3: 2>\) match, Logic AND of MASK and ADDR registers equal "true". User software would check if bit \(4=1\), and if true, the \(R X<7: 0>\) bits register value is valid for all UARTS.
To send a specific message to UARTy within the group, the user would send UxTXREG \(=(0 \times 182)\), address bit 9 set. All of the UARTs in that group identified with bit 7 = 1 would still generate an interrupt for an address match because of the bit <7:5>, <3:2> address match, Logic AND of MASK and ADDR registers equal True. In this case, user software would check if bit \(4=0\), and if true, the \(R X<7: 0>\) bits register value would be intended only for UARTy, with all others ignored.

TABLE 22-4: PDSEL<1:0> (UxMODE<2:1>) = ‘0b11 AND ADM_EN (UxSTA<24>) = 1
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Networked UARTS & Register Bit & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & Individual/ Group Addresses \\
\hline UARTx & ADDRMSK & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 0xBC \\
\hline UARTw & ADDR & 1 & 0 & 0 & \[
\begin{aligned}
& 1=\text { Group } \\
& 0=\text { Individual }
\end{aligned}
\] & 0 & 0 & 0 & 0 & 0x80/0x9X \\
\hline UARTx & ADDR & 1 & 0 & 0 & \[
\begin{aligned}
& 1=\text { Group } \\
& 0=\text { Individual }
\end{aligned}
\] & 0 & 0 & 0 & 1 & 0x81/0x9X \\
\hline UARTy & ADDR & 1 & 0 & 0 & \[
\begin{aligned}
& \hline 1=\text { Group } \\
& 0=\text { Individual }
\end{aligned}
\] & 0 & 0 & 1 & 0 & 0x82/0x9X \\
\hline UARTz & ADDR & 1 & 0 & 0 & \[
\begin{aligned}
& \hline 1=\text { Group } \\
& 0=\text { Individual }
\end{aligned}
\] & 0 & 0 & 1 & 1 & 0x83/0x9X \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

\subsection*{22.3 Module Operation}

\subsection*{22.3.1 INITIALIZATION}

Clearing the ON bit (i.e, \(=0\) ), which disables the UART module, will do the following:
- Aborts all pending transmissions and receptions and resets the module, as follows:
- Reset the RX/TX buffers/FIFO to empty states (any data characters in the buffers are lost)
- Resets the baud rate counter (UxBRG is not affected, only the counter)
- Resets all error and status flags: URXDA, OERR, FERR, PERR, UTXBRK, UTXBF are cleared and RIDLE, TRMT are set
- Stop clocks to the entire module with the exception of the SFRs, saving power
- Surrenders control of the module I/O pins

Note: Once the ON bit is set, it should not be cleared until the CLKRDY bit is read to be a logic ' 1 '. This allows proper synchronization of the status and output signals. Otherwise, glitches in the status signals or BRG clock can occur.

Setting the ON bit (i.e., = 1), which enables the UART module, will do the following:
- The UART module controls the I/O pins as defined by the UEN bits, overriding the port TRIS and LATCH register bit settings
- UxTX is forced as an output driving the idle state defined by the UTXINV bit, when no transmissions are taking place
- UxRX is configured as an input
- If CTS and RTS are enabled, CTS is forced as an input and the RTS/BCLK pin functions as RTS output
- If BCLK is enabled, the RTS/BCLK output drives the 16x baud clock output
Note: The ON bit should not be set (i.e., = 1) unless the CLKRDY bit is read to be a logic ' 0 '.

\subsection*{22.4 Serial Protocols Usage}

\subsection*{22.4.1 DATA TERMINAL EQUIPMENT \\ (DTE) WITH FLOW CONTROL}

When connecting to the DTE (typically a PC) and flow control is desired, set the UEN bit = 10 to enable CTS and RTS, and set the RTSMD bit \(=0\).

\subsection*{22.4.2 IEEE-485}

To use the UART module in the IEEE-485 protocol, use the address detection feature to detect message frames. Normally, set the UEN bit = ' 01 ' to drive the RTS pin and control the bus driver, and set the RTSMD bit \(=1\).

\subsection*{22.4.3 LIN BUS}

To transmit on a LIN bus, the transmitter must send a frame in \(8, \mathrm{~N}, 1\) format consisting of a break, a synchronization character ( \(0 \times 55\) ), and the message body. The module has extensive support for the LIN protocol including bus wake-up for a slave node as well as autobaud detection and BREAK character transmit for master nodes. When in LIN mode, the software should program the BRGH bit = 0 , which insures a \(16 x\) baud clock is used with majority detect.

\section*{PIC32MK GP/MC Family}

\subsection*{22.5 Transmit and Receive Timing}

Figure 22-2 and Figure 22-3 illustrate typical receive and transmit timing for the UART module.

FIGURE 22-2: UART RECEPTION


FIGURE 22-3: TRANSMISSION (8-BIT OR 9-BIT DATA)


\section*{PIC32MK GP/MC Family}

\section*{NOTES:}

\section*{PIC32MK GP/MC Family}

\subsection*{23.0 PARALLEL MASTER PORT (PMP)}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Parallel Master Port (PMP)" (DS60001128), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PMP is a parallel 8-bit/16-bit input/output module specifically designed to communicate with a wide variety of parallel devices, such as communications peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP module is highly configurable.

The following are key features of the PMP module:
- 8-bit or 16-bit data interface
- \(14 / 22\) address lines with two Chip Selects
- 15/23 address lines with one Chip Select
- 16/24 address lines without Chip Select
- Address auto-increment/auto-decrement
- Selectable address bus width for resource limited I/O
- Individual read and write strobes or read/write strobe with enable strobe
- Partially multiplexed address/data mode (eight bits of address) with an address latch strobe
- Fully multiplexed address/data mode (16 bits of address) with address latch high and low strobes
- Programmable wait states
- Programmable polarity on selected control signals
- Interrupt on cycle end, busy flag for polling
- Persistent Interrupt capability for DMA access
- Little and Big-Endian Compatible addressing styles
- Extended address mode with addresses up to 24 bits
- Dual (4) word buffer mode with separate read and write registers.
- Operate during CPU Sleep and Idle modes
- Fast bit manipulation using CLR, SET, and INV registers
- Freeze option for in-circuit debugging

Note: On 64-pin devices, data pins PMD<15:8> and \(P M A<23: 16>\) are not available.

TABLE 23-1: PMP SUPPORTED CONFIGURATIONS
\begin{tabular}{|c|c|c|c|}
\hline Pins & \begin{tabular}{c} 
Alternate PMP \\
Pin Functions
\end{tabular} & \begin{tabular}{c} 
100-pin \\
Devices
\end{tabular} & \begin{tabular}{c} 
64-pin \\
Devices
\end{tabular} \\
\hline \hline PMD<7:0> & \begin{tabular}{c} 
Multiplexed \\
PMA \(<7: 0>\) and \\
PMA \(<15: 8>\)
\end{tabular} & X & X \\
\hline PMD<15:8> & \begin{tabular}{c} 
Multiplexed \\
PMA<7:0> and \\
PMA<15:8>
\end{tabular} & X & - \\
\hline PMA<0> & PMALL & X & X \\
\hline PMA<1> & PMALH & X & X \\
\hline PMA<13:2> & - & X & X \\
\hline PMA<14> & PMCS1 or & X & X \\
\hline PMA<15> & PMCS2 & X & X \\
\hline PMA<21:16> & - & X & - \\
\hline PMA<22> & PMCS1A & X & - \\
\hline PMA<23> & PMCS2A & X & - \\
\hline PMRD & PMWR & X & X \\
\hline PMWR & PMENB & X & X \\
\hline
\end{tabular}

\section*{ADRMUX<1:0> bits:}
\(11=\) All 16 bits of address are multiplexed with the 16 bits of data (PMA<15:0>/PMD<15:0>) using two phases.
\(10=\) All 16 bits of address are multiplexed with the lower 8 bits of data (PMA<15:8>/PMA<7:0>/ PMD<7:0>) using three phases
\(01=\) Lower 8 bits of address are multiplexed with lower 8 bits of data (PMA<7:0>/PMD<7:0>)
\(00=\) Address and data pins are not multiplexed

\section*{PIC32MK GP/MC Family}

FIGURE 23-1: PMP MODULE PINOUT AND CONNECTIONS TO EXTERNAL DEVICES

23.1 Control Registers

Legend: \(\quad \mathrm{x}=\) unknown value on Reset; - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV Registers" for more

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 23-1: PMCON: PARALLEL PORT CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Bit \\
Range
\end{tabular} & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & - & - & DUALBUF & EXADR \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & ON \({ }^{(1)}\) & - & SIDL & \multicolumn{2}{|l|}{ADRMUX<1:0>} & PMPTTL & PTWREN & PTRDEN \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{2}{|r|}{CSF<1:0> \({ }^{(2)}\)} & ALP( \({ }^{(2)}\) & CS2P \({ }^{(2)}\) & CS1P(2) & - & WRSP & RDSP \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-24 Unimplemented: Read as ' 0 '
bit 23 RDSTART: Start Read Cycle on PMP Bus bit
1 = Start a ready cycle on the PMP bus
\(0=\) No effect
Note: This bit is cleared by hardware at the end of the read cycle when the BUSY bit (PMMODE<15>) is equal to ' 0 '.
bit 22-18 Unimplemented: Read as ' 0 '
bit 17 DUALBUF: Parallel Master Port Dual Read/Write Buffer Enable bit
This bit is only valid in Master mode.
1 = PMP uses separate registers for reads and writes
Reads: PMRADDR and PMRDIN
Writes: PMRWADDR and PMDOUT
\(0=\) PMP uses legacy registers for reads and writes
Reads/Writes: PMADDR and PMRDIN
bit 16 EXADR: Parallel Master Port Extended 24-bit Addressing bit (Master mode only)
1 = PMP 24-bit addressing is enabled
0 = PMP 24-bit addressing is disabled
bit 15 ON: Parallel Master Port Enable bit \({ }^{(1)}\)
1 = PMP is enabled
\(0=\) PMP is disabled, no off-chip access performed
bit 14 Unimplemented: Read as ' 0 '
bit 13 SIDL: Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode
0 = Continue module operation in Idle mode
Note 1: When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON control bit.
2: These bits have no effect when their corresponding pins are used as address lines.

\section*{REGISTER 23-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)}
bit 12-11 ADRMUX<1:0>: Address/Data Multiplexing Selection bits
\(11=\) All 16 -bit of address are multiplexed with the 16 -bits of data (PMA<15:0> or PMD<15:0>) using two phases
\(10=\) All 16-bit of address are multiplexed with the lower 8 -bits of data (PMA<15:8>, PMA<7:0>, or \(P M D<7: 0>\) ) using three phases
01 = Lower 8-bits of address are multiplexed with lower 8-bits of data (PMA<7:0> or PMD<7:0>)
00 = Address and data pins are not multiplexed
Note: The ADRMUX bits are independent of the MODE16 bit. Therefore, if ADDRMUX = 11 and MODE16 = 0, only the lower 8 bits of the address will be driven out. Additionally, if ADDRMUX \(=10\) and MODE16 \(=1\), the upper 8 bits of the data will be driven out on \(P M D<15: 8>\).
bit 10 PMPTTL: PMP Module TTL Input Buffer Select bit
1 = PMP module uses TTL input buffers
\(0=\) PMP module uses Schmitt Trigger input buffer
bit 9 PTWREN: Write Enable Strobe Port Enable bit
\(1=\) PMWR/PMENB port is enabled
\(0=\) PMWR/PMENB port is disabled
bit 8 PTRDEN: Read/Write Strobe Port Enable bit
1 = PMRD/PMWR port is enabled
\(0=\) PMRD/PMWR port is disabled
bit 7-6 CSF<1:0>: Chip Select Function bits \({ }^{(2)}\)
11 = Reserved
\(10=\) PMCS2/(a) and PMCS1/(a) used as Chip Select
01 = PMCS2/(a) used as Chip Select, PMCS1/(a) used as address bit 14 or ( 22 when EXADR \(=1\) )
\(00=\) PMCS2/(a) and PMCS1/(a) used as address bits ( 15 and 14) or ( 23 and 22 when EXADR \(=1\) )
Note: When the CSx bit is used as an address, it is subject to auto-increment/decrement.
bit \(5 \quad\) ALP: Address Latch Polarity bit \({ }^{(2)}\)
\(1=\) Active-high (PMCS2) / (PMPCS2a)
\(0=\) Active-low (PMCS2) / (PMPCS2a)
Note: When the PMCS2/(a) pin is used as an address pin, the setting of the CS2P bit does not affect the polarity.
bit \(4 \quad\) CS2P: Chip Select 1 Polarity bit \({ }^{(2)}\)
1 = Active-high (PMCS2) / (PMPCS2a)
\(0=\) Active-low (PMCS2) / (PMPCS2a)
When the PMCS2/PMPCS2a pin is used as an address pin, the setting of the CS2P bit does not affect the polarity.
bit \(3 \quad\) CS1P: Chip Select 0 Polarity bit \({ }^{(2)}\)
\(1=\) Active-high (PMCS1) / (PMPCS1a)
\(0=\) Active-low (PMCS1) / (PMPCS1a)
Note: When the PMCS1/PMPCS1a pin is used as an address pin, the setting of the CS1P bit does not affect the polarity.
bit 2 Unimplemented: Read as ' 0 '
Note 1: When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON control bit.
2: These bits have no effect when their corresponding pins are used as address lines.

\section*{PIC32MK GP/MC Family}

REGISTER 23-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)
bit 1 WRSP: Write Strobe Polarity bit
For Slave Modes and Master mode 2 (MODE<1:0> = 00,01,10):
1 = Write strobe active-high (PMWR)
\(0=\) Write strobe active-low (PMWR)
For Master mode 1 (MODE<1:0> = 11):
1 = Enable strobe active-high (PMENB)
0 = Enable strobe active-low (PMENB)
bit \(0 \quad\) RDSP: Read Strobe Polarity bit
For Slave modes and Master mode 2 (MODE<1:0> = 00,01,10):
1 = Read Strobe active-high (PMRD)
0 = Read Strobe active-low (PMRD)
For Master mode 1 (MODE<1:0> = 11):
1 = Read/write strobe active-high (PMRD/PMWR)
\(0=\) Read/write strobe active-low (PMRD/PMWR)
Note 1: When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON control bit.
2: These bits have no effect when their corresponding pins are used as address lines.

REGISTER 23-2: PMMODE: PARALLEL PORT MODE REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & \(\mathrm{U}-0\) & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & BUSY & \multicolumn{2}{|c|}{IRQM<1:0>} & \multicolumn{2}{|c|}{INCM<1:0>} & MODE16 & \multicolumn{2}{|l|}{MODE<1:0>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{2}{|l|}{WAITB<1:0> \({ }^{(1)}\)} & \multicolumn{4}{|c|}{WAITM<3:0> \({ }^{(1)}\)} & \multicolumn{2}{|l|}{WAITE<1:0> \({ }^{(1)}\)} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15 BUSY: Busy bit (Master mode only)
1 = Port is busy
\(0=\) Port is not busy
bit 14-13 IRQM<1:0>: Interrupt Request Mode bits
11 = Reserved, do not use
\(10=\) Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA<1:0> =11 (Addressable Slave mode only)
\(01=\) Interrupt generated at the end of the read/write cycle
\(00=\) No Interrupt generated
bit 12-11 INCM<1:0>: Increment Mode bits
11 = Slave mode read and write buffers auto-increment (MODE<1:0> = 00 only)
\(10=\) Decrement ADDR<15:0> by 1 every read/write cycle \({ }^{(2)}\)
01 = Increment ADDR<15:0> by 1 every read/write cycle \({ }^{(2)}\)
\(00=\) No increment or decrement of address
bit 10 MODE16: 8-bit/16-bit Data Mode bit
\(1=16\)-bit mode: a read or write to the data register invokes a single 16-bit transfer
\(0=8\)-bit mode: a read or write to the data register invokes a single 8-bit transfer
bit 9-8 MODE<1:0>: Parallel Port Mode Select bits
11 = PMP mode, control signals (PMA<23/15:0>, PMD<23/15:0>, PMCS2(a), PMCS1(a), PMPRD/PMWR, PMENB)
\(10=\) PMP mode, control signals (PMA<23/15:0>, PMD<23/15:0>, PMCS2(a), PMCS1(a), PMPRD, PMWR (byte_enable))
01 = Enhanced PSP mode, control signals (PMPRD, PMWR, PMCS1, PMD \(<7: 0>\), and PMA \(<1: 0>\) )
00 = Legacy Parallel Slave Port mode, control signals (PMPRD, PMWR, PMCS1, and PMD<7:0>)
bit 7-6 WAITB<1:0>: Data Setup to Read/Write Strobe Wait States bits \({ }^{(1)}\)
11 = Data wait of 4 TPB; multiplexed address phase of 4 TPB
\(10=\) Data wait of 3 TPB; multiplexed address phase of 3 TPB
01 = Data wait of 2 TPB; multiplexed address phase of 2 TPB
00 = Data wait of 1 TPB; multiplexed address phase of 1 TPB (default)
Note 1: Whenever WAITM \(<3: 0>=0000\), WAITB and WAITE bits are ignored and forced to 1 TPBCLK cycle for a write operation; WAITB \(=1\) TPBCLK cycle, WAITE \(=0\) TPBCLK cycles for a read operation.
2: Address bits, A15 and A14, are not subject to automatic increment/decrement if configured as Chip Select CS2 and CS1.
3: These pins are active when MODE16 = 1 (16-bit mode).

\section*{PIC32MK GP/MC Family}

REGISTER 23-2: PMMODE: PARALLEL PORT MODE REGISTER (CONTINUED)
bit 5-2 WAITM<3:0>: Data Read/Write Strobe Wait States bits \({ }^{(1)}\)
1111 = Wait of 16 TPB
-
-
-
0001 = Wait of 2 TPB
0000 = Wait of 1 TPB (default)
bit 1-0 WAITE<1:0>: Data Hold After Read/Write Strobe Wait States bits \({ }^{(1)}\)
\(11=\) Wait of 4 TPB
\(10=\) Wait of 3 Tрв
01 = Wait of 2 TpB
\(00=\) Wait of 1 TPB (default)
For Read operations:
\(11=\) Wait of 3 Tpв
\(10=\) Wait of 2 Tpв
01 = Wait of 1 TPB
\(00=\) Wait of 0 TPB (default)
Note 1: Whenever WAITM<3:0> \(=0000\), WAITB and WAITE bits are ignored and forced to 1 TPBCLK cycle for a write operation; WAITB = 1 TPBCLK cycle, WAITE \(=0\) TPBCLK cycles for a read operation.
2: Address bits, A15 and A14, are not subject to automatic increment/decrement if configured as Chip Select CS2 and CS1.
3: These pins are active when MODE16 = 1 (16-bit mode).

REGISTER 23-3: PMADDR: PARALLEL PORT ADDRESS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{3}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & CS2a & CS1a & \multicolumn{6}{|c|}{\multirow[b]{2}{*}{ADDR<21:16>}} \\
\hline & WADDR23 & WADDR22 & & & & & & \\
\hline \multirow{3}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & RW-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & CS2 & CS1 & \multicolumn{6}{|c|}{\multirow[t]{2}{*}{ADDR<13:8>}} \\
\hline & ADDR15 & ADDR14 & & & & & & \\
\hline \multirow[t]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ADDR<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-24 Unimplemented: Read as ' 0 '
bit 23 CS2a: Chip Select 2a bit
This bit is only valid when the CSF \(<1: 0>\) bits \(=10\) or 01 .
\(1=\) Chip Select \(2 a\) is enabled
\(0=\) Chip Select \(2 a\) is disabled
bit 23 WADDR23: Address bits
This bit is only valid when the CSF<1:0> bits = 00 and the EXADR bit \(=1\) and the DUALBUF bit \(=0\).
bit 22 CS1a: Chip Select 1a bit
This bit is only valid when the CSF<1:0> bits \(=10\).
1 = Chip Select 1a is enabled
\(0=\) Chip Select 1a is disabled
bit 22 WADDR22: Address bits
This bit is only valid when the CSF \(<1: 0>\) bits \(=00\) and the EXADR bit \(=1\) and the DUALBUF bit \(=0\).
bit 21-16 ADDR<21:16>: Address bits
These bits are only valid when the EXADR bit = 1 and the DUALBUF bit \(=0\).
bit 15 CS2: Chip Select 2 bit
This bit is only valid when the CSF<1:0> bits \(=10\) or 01 and the EXADR bit \(=0\).
\(1=\) Chip Select 2 is enabled
\(0=\) Chip Select 2 is disabled
bit 15 ADDR<15>: Target Address bit 15
This bit is only valid when the \(C S F<1: 0>\) bits \(=10\) or 01 and the EXADDR bit \(=0\).
bit 14 CS1: Chip Select 1 bit
This bit is only valid when the CSF<1:0> bits \(=10\) or 01 or EXADR bit \(=0\).
\(1=\) Chip Select 1 is enabled
\(0=\) Chip Select 1 is disabled
bit 14 ADDR<14>: Target Address bit 14
This bit is only valid when the CSF \(<1: 0>\) bits \(=01\) or 00 or EXADR bit \(=1\).
bit 13-0 ADDR<13:0>: Address bits
Note: If the DUALBUF bit \((\mathrm{PMCON}<17>)=0\), the bits in this register control both read and write target addressing. If the DUALBUF bit \(=1\), the bits in this register are not used. In this instance, use the PMRADDR register for Read operations and the PMWADDR register for Write operations.

\section*{PIC32MK GP/MC Family}

REGISTER 23-4: PMDOUT: PARALLEL PORT OUTPUT DATA REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Bit \\
Range
\end{tabular} & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DATAOUT<15:8>} \\
\hline \multirow[t]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DATAOUT<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 DATAOUT<15:0>: Port Data Output bits
This register is used for Read operations in the Enhanced Parallel Slave mode and Write operations for Dual Buffer Master mode.
In Dual Buffer Master mode, the DUALBUF bit (PMPCON \(<17>\) ) \(=1\), a write to the MSB triggers the transaction on the PMP port. When MODE16 = 1, MSB = DATAOUT<15:8>. When MODE16 = 0, MSB = DATAOUT<7:0>.

Note: In Master mode, a read will return the last value written to the register. In Slave mode, a read will return indeterminate results.

\section*{REGISTER 23-5: PMDIN: PARALLEL PORT INPUT DATA REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DATAIN<15:8>} \\
\hline \multirow[t]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DATAIN<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 DATAIN<15:0>: Port Data Input bits
This register is used for both Parallel Master Port mode and Enhanced Parallel Slave mode.
In Parallel Master mode, a write to the MSB triggers the write transaction on the PMP port. Similarly, a read to the MSB triggers the read transaction on the PMP port.
When MODE16 \(=1\), MSB \(=\) DATAIN \(<15: 8>\). When MODE16 \(=0\), MSB \(=\) DATAIN \(<7: 0>\).

\footnotetext{
Note: This register is not used in Dual Buffer Master mode (i.e., DUALBUF bit (PMPCON<17>) = 1).
}

\section*{PIC32MK GP/MC Family}

REGISTER 23-6: PMAEN: PARALLEL PORT PIN ENABLE REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{PTEN<23:16>} \\
\hline & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline 15:8 & \multicolumn{2}{|l|}{PTEN<15:14>(1)} & \multicolumn{6}{|c|}{PTEN<13:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{6}{|c|}{PTEN<7:2>} & \multicolumn{2}{|l|}{PTEN<1:0> \({ }^{(2)}\)} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-24 Unimplemented: Write ' 0 '; ignore read
bit 23-16 PTEN<23:16>: Port Enable bits
Valid if the EXADR bit is enabled in Master mode only. PAD enables for PMPCS2a, PMPCS1a, and ADDR<21:16>.
bit 15-14 PTEN<15:14>: PMCSx Address Port Enable bits
\(1=\) PMA15 and PMA14 function as either PMA<15:14> or PMCS2 and PMCS1 \({ }^{(1)}\)
\(0=\) PMA15 and PMA14 function as port I/O
bit 13-2 PTEN<13:2>: PMP Address Port Enable bits
\(1=\mathrm{PMA}<13: 2>\) function as PMP address lines
\(0=\) PMA<13:2> function as port I/O
bit 1-0 PTEN<1:0>: PMALH/PMALL Address Port Enable bits
\(1=\) PMA1 and PMAO function as either PMA<1:0> or PMALH and PMALL \({ }^{(2)}\)
\(0=\) PMA1 and PMA0 pads function as port I/O
Note 1: The use of these pins as PMA15/PMA14 or CS2/CS1 is selected by the CSF \(<1: 0>\) bits ( \(\mathrm{PMCON}<7: 6>\) ).
2: The use of these pins as PMA1/PMA0 or PMALH/PMALL depends on the Address/Data Multiplex mode selected by the ADRMUX<1:0> bits in the PMCON register.

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 23-7: PMSTAT: PARALLEL PORT STATUS REGISTER (SLAVE MODES ONLY)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Bit \\
Range
\end{tabular}} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(23: 16\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(15: 8\)} & \(\mathrm{R}-0\) & \(\mathrm{RW}-0, \mathrm{HS}, \mathrm{SC}\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{R}-0\) & \(\mathrm{R}-0\) & \(\mathrm{R}-0\) & \(\mathrm{R}-0\) \\
\cline { 2 - 9 } & IBF & IBOV & - & - & IB 3 F & IB 2 F & IB 1 F & IBOF \\
\hline \multirow{2}{*}{\(7: 0\)} & \(\mathrm{R}-1\) & \(\mathrm{RW}-0, \mathrm{HS}, \mathrm{SC}\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{R}-1\) & \(\mathrm{R}-1\) & \(\mathrm{R}-1\) & \(\mathrm{R}-1\) \\
\cline { 2 - 9 } & OBE & OBUF & - & - & OB 3 E & OB 2 E & OB 1 E & OB 0 E \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & HS = Hardware Set & SC = Software Cleared \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15 IBF: Input Buffer Full Status bit
1 = All writable input buffer registers are full
0 = Some or all of the writable input buffer registers are empty
bit 14 IBOV: Input Buffer Overflow Status bit
1 = A write attempt to a full input byte buffer occurred (must be cleared in software)
0 = No overflow occurred
bit 13-12 Unimplemented: Read as ' 0 '
bit 11-8 IBxF: Input Buffer ' \(x\) ' Status Full bits
\(1=\) Input Buffer contains data that has not been read (reading buffer will clear this bit)
0 = Input Buffer does not contain any unread data
bit 7 OBE: Output Buffer Empty Status bit
1 = All readable output buffer registers are empty
\(0=\) Some or all of the readable output buffer registers are full
bit 6 OBUF: Output Buffer Underflow Status bit
1 = A read occurred from an empty output byte buffer (must be cleared in software)
\(0=\) No underflow occurred
bit 5-4 Unimplemented: Read as ' 0 '
bit 3-0 OBxE: Output Buffer ' \(x\) ' Status Empty bits
1 = Output buffer is empty (writing data to the buffer will clear this bit)
\(0=\) Output buffer contains data that has not been transmitted

\section*{PIC32MK GP/MC Family}

REGISTER 23-8: PMWADDR: PARALLEL PORT WRITE ADDRESS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & Bit
\[
30 / 22 / 14 / 6
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{3}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & CS2a & CS1a & \multicolumn{6}{|c|}{\multirow{2}{*}{WADDR<21:16>}} \\
\hline & WADDR23 & WADDR22 & & & & & & \\
\hline \multirow{3}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & WCS2 & WCS1 & \multicolumn{6}{|c|}{\multirow[b]{2}{*}{WADDR<13:8>}} \\
\hline & WADDR15 & WADDR14 & & & & & & \\
\hline \multirow[t]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{WADDR<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & W = Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \\
&
\end{tabular}
bit 31-24 Unimplemented: Read as ' 0 ’
bit 23 CS2a: Chip Select 2a bit
This bit is only valid when the CSF<1:0> bits = 10 or 01 .
\(1=\) Chip Select \(2 a\) is active
\(0=\) Chip Select \(2 a\) is inactive
bit 23 WADDR<23>: Target Address bit 23
This bit is only valid when the CSF \(<1: 0>\) bits \(=00\) and the EXADR bit \(=1\) and the DUALBUF bit \(=1\).
bit 22 CS1a: Chip Select 1a bit
This bit is only valid when the CSF<1:0> bits \(=10\).
1 = Chip Select 1a is active
\(0=\) Chip Select 1a is inactive
bit 22 WADDR<22>: Target Address bit 22
This bit is only valid when the CSF \(<1: 0>\) bits \(=00\) and the EXADR bit \(=1\) and the DUALBUF bit \(=1\).
bit 21-16 WADDR<21:16>: Address bits
This bit is only valid when the EXADR bit = 1 and the DUALBUF bit \(=1\).
bit 15 WCS2: Chip Select 2 bit
This bit is only valid when the CSF<1:0> bits \(=10\) or 01 .
\(1=\) Chip Select 2 is active
\(0=\) Chip Select 2 is inactive
bit 15 WADDR<15>: Target Address bit 15
This bit is only valid when the CSF<1:0> bits \(=00\).
bit 14 WCS1: Chip Select 1 bit
This bit is only valid when the CSF<1:0> bits \(=10\).
\(1=\) Chip Select 1 is active
\(0=\) Chip Select 1 is inactive
bit 14 WADDR<14>: Target Address bit 14
This bit is only valid when the CSF<1:0> bits \(=00\) or 01 .
bit 13-0 WADDR<13:0>: Address bits

Note: This register is only used when the DUALBUF bit (PMCON<17>) is set to ' 1 '.

\section*{PIC32MK GP/MC Family}

REGISTER 23-9: PMRADDR: PARALLEL PORT READ ADDRESS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{array}{|c|}
\mathrm{Bit} \\
26 / 18 / 10 / 2
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{3}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & CS2a & CS1a & \multicolumn{6}{|c|}{\multirow[b]{2}{*}{RADDR<21:16>}} \\
\hline & RADDR23 & RADDR22 & & & & & & \\
\hline \multirow{3}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & RCS2 & RCS1 & \multicolumn{6}{|c|}{\multirow[t]{2}{*}{RADDR<13:8>}} \\
\hline & RADDR15 & RADDR14 & & & & & & \\
\hline \multirow[t]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{RADDR<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & W = Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
&
\end{tabular}
bit 31-24 Unimplemented: Read as ' 0 '
bit 23 CS2a: Chip Select 2a bit
This bit is only valid when the CSF<1:0> bits \(=10\) or 01 .
\(1=\) Chip Select 2a is active
\(0=\) Chip Select 2a is inactive
bit 23 RADDR<23>: Target Address bit 23
This bit is only valid when the CSF \(<1: 0>\) bits \(=00\) and the EXADR bit \(=1\) and the DUALBUF bit \(=1\).
bit 22 CS1a: Chip Select 1a bit
This bit is only valid when the \(C S F<1: 0>\) bits \(=10\).
\(1=\) Chip Select 1 a is active
\(0=\) Chip Select 1a is inactive
bit 22 RADDR<22>: Target Address bit 22
This bit is only valid when the CSF \(<1: 0>\) bits \(=00\) and the EXADR bit \(=1\) and the DUALBUF bit \(=1\).
bit 21-16 RADDR<21:16>: Address bits
This bit is only valid when the EXADR bit = 1 and the DUALBUF bit = 1 .
bit 15 RCS2: Chip Select 2 bit
This bit is only valid when the \(C S F<1: 0>\) bits \(=10\) or 01 .
\(1=\) Chip Select 2 is active
\(0=\) Chip Select 2 is inactive (RADDR15 function is selected)
bit 15 RADDR<15>: Target Address bit 15
This bit is only valid when the CSF<1:0> bits \(=00\).
bit 14 RCS1: Chip Select 1 bit
This bit is only valid when the CSF<1:0> bits \(=10\).
\(1=\) Chip Select 1 is active
\(0=\) Chip Select 1 is inactive (RADDR14 function is selected)
bit 14 RADDR<14>: Target Address bit 14
This bit is only valid when the CSF \(<1: 0>\) bits \(=00\) or 01 .
bit 13-0 RADDR<13:0>: Address bits

Note: This register is only used when the DUALBUF bit (PMCON<17>) is set to ' 1 '.

\section*{PIC32MK GP/MC Family}

REGISTER 23-10: PMRDIN: PARALLEL PORT READ INPUT DATA REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 27/19/11/3 }}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{RDATAIN<15:8>} \\
\hline \multirow[t]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{RDATAIN<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{llll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-8 RDATAIN<15:8>: Port Data < 15:8> Input bits
Only valid when MODE16 \(=1\). Used for read operations in Dual Buffer Master mode only.
bit 7-0 RDATAIN<7:0>: Port Data <7:0> Input bits
Used for read operations in Dual Buffer Master mode only.

Note: \(\quad\) This register is only used when the DUALBUF bit (PMCON<17>) is set to ' 1 ' and exclusively for reads. If the DUALBUF bit is ' 0 ', the PMDIN register (Register 23-5) is used for reads instead of PMRDIN.

\section*{PIC32MK GP/MC Family}

\section*{PIC32MK GP/MC Family}

\subsection*{24.0 REAL-TIME CLOCK AND CALENDAR (RTCC)}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Lowpower optimization provides extended battery lifetime while keeping track of time.
The following are key features of the RTCC module:
- Time: hours, minutes and seconds
- 24-hour format (military time)
- Visibility of one-half second period
- Provides calendar: Weekday, date, month and year
- Alarm intervals are configurable for half of a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month, and one year
- Alarm repeat with decrementing counter
- Alarm with indefinite repeat: Chime
- Year range: 2000 to 2099
- Leap year correction
- BCD format for smaller firmware overhead
- Optimized for long-term battery operation
- Fractional second synchronization
- User calibration of the clock crystal frequency with auto-adjust
- Calibration range: \(\pm 0.66\) seconds error per month
- Calibrates up to 260 ppm of crystal error
- Uses external 32.768 kHz crystal or 32 kHz internal oscillator
- Alarm pulse, seconds clock, or internal clock output on RTCC pin (not in VBAT power domain, requires VDD)

FIGURE 24-1: RTCC BLOCK DIAGRAM


\section*{PIC32MK GP/MC Family}
24.1 RTCC Control Registers
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0000} & \multirow[t]{2}{*}{RTCCON} & 31:16 & - & - & - & - & - & - & \multicolumn{10}{|l|}{CAL<9:0>} & 0000 \\
\hline & & 15:0 & ON & - & SIDL & - & - & \multicolumn{2}{|l|}{RTCCLKSEL<1:0>} & \multicolumn{2}{|l|}{RTCOUTSEL<1:0>} & RTCCLKON & - & - & RTCWREN & RTCSYNC & HALFSEC & RTCOE & 0000 \\
\hline \multirow[t]{2}{*}{0010} & \multirow[t]{2}{*}{RTCALRM} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & ALRMEN & CHIME & PIV & ALRMSYNC & \multicolumn{4}{|l|}{AMASK<3:0>} & \multicolumn{8}{|l|}{ARPT<7:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0020} & \multirow[t]{2}{*}{RTCTIME} & 31:16 & \multicolumn{4}{|l|}{HR10<3:0>} & \multicolumn{4}{|l|}{HR01<3:0>} & \multicolumn{4}{|l|}{MIN10<3:0>} & \multicolumn{4}{|l|}{MIN01<3:0>} & xxxx \\
\hline & & 15:0 & \multicolumn{4}{|l|}{SEC10<3:0>} & \multicolumn{4}{|l|}{SEC01<3:0>} & - & - & - & - & - & - & - & - & \(\times \times 00\) \\
\hline \multirow[t]{2}{*}{0030} & \multirow[t]{2}{*}{RTCDATE} & 31:16 & \multicolumn{4}{|l|}{YEAR10<3:0>} & \multicolumn{4}{|l|}{YEAR01<3:0>} & \multicolumn{4}{|l|}{MONTH10<3:0>} & \multicolumn{4}{|l|}{MONTH01<3:0>} & \(x \times x x\) \\
\hline & & 15:0 & \multicolumn{4}{|l|}{DAY10<3:0>} & \multicolumn{4}{|l|}{DAY01<3:0>} & \multicolumn{2}{|l|}{- \({ }^{\text {a }}\)} & - & - & \multicolumn{4}{|l|}{WDAY01<3:0>} & xx00 \\
\hline \multirow[t]{2}{*}{0040} & \multirow[t]{2}{*}{ALRMTIME} & 31:16 & \multicolumn{4}{|l|}{HR10<3:0>} & \multicolumn{4}{|l|}{HR01<3:0>} & \multicolumn{4}{|l|}{MIN10<3:0>} & \multicolumn{4}{|l|}{MINO1<3:0>} & \(x \times x x\) \\
\hline & & 15:0 & \multicolumn{4}{|l|}{SEC10<3:0>} & \multicolumn{4}{|l|}{SEC01<3:0>} & - & - & - & - & - & - & - & - & \(\times \times 00\) \\
\hline \multirow[t]{2}{*}{0050} & \multirow[t]{2}{*}{ALRMDATE} & 31:16 & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{MONTH10<3:0>} & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{MONTH01<3:0>}} & 00xx \\
\hline & & 15:0 & \multicolumn{4}{|l|}{DAY10<3:0>} & \multicolumn{4}{|l|}{DAY01<3:0>} & - & - & - & - & & & & & xx0x \\
\hline
\end{tabular}
Note 1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV Registers" for more

REGISTER 24-1: RTCCON: REAL-TIME CLOCK AND CALENDAR CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{array}{|c|}
\text { Bit } \\
30 / 22 / 14 / 6
\end{array}
\] & \[
\begin{array}{|c}
\text { Bit } \\
29 / 21 / 13 / 5
\end{array}
\] & \[
\begin{array}{|c|}
\text { Bit } \\
28 / 20 / 12 / 4
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{array}{|c|}
\text { Bit } \\
26 / 18 / 10 / 2
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & - & - & \multicolumn{2}{|r|}{CAL<9:8>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 \\
\hline & \multicolumn{8}{|c|}{CAL<7:0>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & R/W-0 & U-0 & U-0 & R/W-0 & R/W-0 & RW-0 \\
\hline & ON(1) & - & SIDL & - & - & \multicolumn{2}{|l|}{RTCCLKSEL<1:0>} & \[
\begin{gathered}
\text { RTC } \\
\text { OUTSEL<1>(2) }
\end{gathered}
\] \\
\hline & R/W-0 & R-0 & U-0 & U-0 & R/W-0 & R-0 & R-0 & R/W-0 \\
\hline 7:0 & \[
\begin{gathered}
\text { RTC } \\
\text { OUTSEL<0> }
\end{gathered}
\] & \[
\begin{gathered}
\text { RTC } \\
\text { CLKON }^{(5)}
\end{gathered}
\] & - & - & \[
\begin{gathered}
\text { RTC } \\
\text { WREN }^{(3)}
\end{gathered}
\] & RTC SYNC & HALFSEC \({ }^{(4)}\) & RTCOE \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & 0 ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-26 Unimplemented: Read as ' 0 '
bit 25-16 CAL<9:0>: Real-Time Clock Drift Calibration bits, which contain a signed 10-bit integer value 0111111111 = Maximum positive adjustment, adds 511 real-time clock pulses every one minute
-
\(0000000001=\) Minimum positive adjustment, adds 1 real-time clock pulse every one minute
\(0000000000=\) No adjustment
1111111111 = Minimum negative adjustment, subtracts 1 real-time clock pulse every one minute
\(\cdot\)
1000000000 = Maximum negative adjustment, subtracts 512 real-time clock pulses every one minute
bit 15 ON: RTCC On bit \({ }^{(1)}\)
\(1=\) RTCC module is enabled
\(0=\) RTCC module is disabled
bit 14 Unimplemented: Read as ' 0 '
bit 13 SIDL: Stop in Idle Mode bit
1 = Disables RTCC operation when CPU enters Idle mode
\(0=\) Continue normal operation when CPU enters Idle mode
bit 12-11 Unimplemented: Read as ' 0 '

Note 1: The ON bit is only writable when RTCWREN \(=1\).
2: Requires \(\operatorname{RTCOE}=1(\operatorname{RTCCON}<0>)\) for the output to be active.
3: The RTCWREN bit can be set only when the write sequence is enabled.
4: This bit is read-only. It is cleared to ' 0 ' on a write to the seconds bit fields (RTCTIME<14:8>).
5: This bit is undefined when RTCCLKSEL<1:0> \(=00\) (LPRC is the clock source).

\footnotetext{
Note: This register is reset only on a POR.
}

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 24-1: RTCCON: REAL-TIME CLOCK AND CALENDAR CONTROL REGISTER}
bit 10-9 RTCCLKSEL<1:0>: RTCC Clock Select bits
When a new value is written to these bits, the Seconds Value register should also be written to properly reset the clock prescalers in the RTCC.
11 = Reserved
10 = Reserved
\(01=\) RTCC uses the external 32.768 kHz Secondary Oscillator (SOSC)
\(00=\) RTCC uses the internal 32 kHz oscillator (LPRC)
bit 8-7 RTCOUTSEL<1:0>: RTCC Output Data Select bits \({ }^{(2)}\)
11 = Reserved
\(10=\) RTCC Clock is presented on the RTCC pin
01 = Seconds Clock is presented on the RTCC pin
\(00=\) Alarm Pulse is presented on the RTCC pin when the alarm interrupt is triggered
bit \(6 \quad\) RTCCLKON: RTCC Clock Enable Status bit \({ }^{(5)}\)
1 = RTCC Clock is actively running
\(0=\) RTCC Clock is not running
bit 5-4 Unimplemented: Read as ' 0 '
bit 3 RTCWREN: Real-Time Clock Value Registers Write Enable bit \({ }^{(3)}\)
1 = Real-Time Clock Value registers can be written to by the user
\(0=\) Real-Time Clock Value registers are locked out from being written to by the user
bit 2 RTCSYNC: Real-Time Clock Value Registers Read Synchronization bit
1 = Real-time clock value registers can change while reading (due to a rollover ripple that results in an invalid data read). If the register is read twice and results in the same data, the data can be assumed to be valid.
\(0=\) Real-time clock value registers can be read without concern about a rollover ripple
bit 1 HALFSEC: Half-Second Status bit \({ }^{(4)}\)
\(1=\) Second half period of a second
\(0=\) First half period of a second
bit \(0 \quad\) RTCOE: RTCC Output Enable bit
\(1=\) RTCC output is enabled
\(0=\) RTCC output is not enabled
Note 1: The ON bit is only writable when RTCWREN \(=1\).
2: Requires \(\operatorname{RTCOE}=1(\operatorname{RTCCON}<0>)\) for the output to be active.
3: The RTCWREN bit can be set only when the write sequence is enabled.
4: This bit is read-only. It is cleared to ' 0 ' on a write to the seconds bit fields (RTCTIME<14:8>).
5: This bit is undefined when RTCCLKSEL<1:0> \(=00\) (LPRC is the clock source).
Note: \(\quad\) This register is reset only on a POR.

REGISTER 24-2: RTCALRM: REAL-TIME CLOCK ALARM CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
27 / 19 / 11 / 3
\end{array}
\] & \[
\begin{array}{|c}
\hline \text { Bit } \\
26 / 18 / 10 / 2
\end{array}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[t]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & ALRMEN \({ }^{(1,2)}\) & \(\mathrm{CHIME}^{(2)}\) & PIV \({ }^{(2)}\) & ALRMSYNC & \multicolumn{4}{|c|}{AMASK<3:0> \({ }^{(2)}\)} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & RW-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ARPT<7:0> \({ }^{(2)}\)} \\
\hline & & & & & & & & \\
\hline \multicolumn{9}{|l|}{Legend:} \\
\hline \multicolumn{3}{|l|}{\(\mathrm{R}=\) Readable bit} & \multicolumn{2}{|l|}{W = Writable bit} & \multicolumn{4}{|l|}{\(\mathrm{U}=\) Unimplemented bit, read as '0'} \\
\hline \multicolumn{3}{|l|}{-n = Value at POR} & \multicolumn{2}{|l|}{' 1 ' = Bit is set} & \multicolumn{2}{|l|}{' 0 ' = Bit is cleared} & \multicolumn{2}{|l|}{\(x=\) Bit is unknown} \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15 ALRMEN: Alarm Enable bit \({ }^{(1,2)}\)
1 = Alarm is enabled
0 = Alarm is disabled
bit 14 CHIME: Chime Enable bit \({ }^{(2)}\)
\(1=\) Chime is enabled \(-\mathrm{ARPT}<7: 0>\) is allowed to rollover from \(0 \times 00\) to \(0 \times \mathrm{FF}\)
\(0=\) Chime is disabled - ARPT<7:0> stops once it reaches \(0 \times 00\)
bit 13 PIV: Alarm Pulse Initial Value bit \({ }^{(2)}\)
When ALRMEN \(=0\), PIV is writable and determines the initial value of the Alarm Pulse. When ALRMEN \(=1\), PIV is read-only and returns the state of the Alarm Pulse.
bit 12 ALRMSYNC: Alarm Sync bit
\(1=A R P T<7: 0>\) and ALRMEN may change as a result of a half second rollover during a read.
The ARPT must be read repeatedly until the same value is read twice. This must be done since multiple bits may be changing.
\(0=\) ARPT<7:0> and ALRMEN can be read without concerns of rollover because the prescaler is more than 32 real-time clocks away from a half-second rollover
bit 11-8 AMASK<3:0>: Alarm Mask Configuration bits \({ }^{(2)}\)
0000 = Every half-second
0001 = Every second
0010 = Every 10 seconds
0011 = Every minute
0100 = Every 10 minutes
0101 = Every hour
0110 = Once a day
0111 = Once a week
1000 = Once a month
1001 = Once a year (except when configured for February 29, once every four years)
1010 = Reserved
1011 = Reserved
11xx = Reserved
Note 1: Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> \(=00\) and CHIME \(=0\).
2: \(\quad\) This field should not be written when the RTCC ON bit = ' 1 ' \((\operatorname{RTCCON}<15>)\) and ALRMSYNC \(=1\).

\section*{Note: \(\quad\) The RTCALRM register is reset on a \(\overline{\text { MCLR }}\), Power-on Reset (POR), or any time on an exit from Deep Sleep or VBAT mode.}

\section*{PIC32MK GP/MC Family}

REGISTER 24-2: RTCALRM: REAL-TIME CLOCK ALARM CONTROL REGISTER (CONTINUED)
bit 7-0 ARPT<7:0>: Alarm Repeat Counter Value bits \({ }^{(2)}\)
11111111 = Alarm will trigger 256 times
-
.
\(00000000=\) Alarm will trigger one time
The counter decrements on any alarm event. The counter only rolls over from \(0 \times 00\) to \(0 x F F\) if \(\mathrm{CHIME}=1\).
Note 1: Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> \(=00\) and CHIME \(=0\).
2: \(\quad\) This field should not be written when the RTCC ON bit = ' 1 ' \((\operatorname{RTCCON}<15>)\) and ALRMSYNC \(=1\).
Note: \(\quad\) The RTCALRM register is reset on a \(\overline{\text { MCLR }}\), Power-on Reset (POR), or any time on an exit from Deep Sleep or VBAT mode.

REGISTER 24-3: RTCTIME: REAL-TIME CLOCK TIME VALUE REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & \multicolumn{4}{|c|}{HR10<3:0>} & \multicolumn{4}{|c|}{HR01<3:0>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & \multicolumn{4}{|c|}{MIN10<3:0>} & \multicolumn{4}{|c|}{MIN01<3:0>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & \multicolumn{4}{|c|}{SEC10<3:0>} & \multicolumn{4}{|c|}{SEC01<3:0>} \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline & & & & & & & & \\
\hline \multicolumn{9}{|l|}{Legend:} \\
\hline \multicolumn{3}{|l|}{\(\mathrm{R}=\) Readable bit} & \multicolumn{2}{|l|}{W = Writable bit} & \multicolumn{4}{|l|}{\(\mathrm{U}=\) Unimplemented bit, read as ' 0 '} \\
\hline \multicolumn{3}{|l|}{\(-n=\) Value at POR} & \multicolumn{2}{|l|}{' 1 ' = Bit is set} & \multicolumn{2}{|l|}{' 0 ' = Bit is cleared} & \multicolumn{2}{|l|}{\(x=\) Bit is unknown} \\
\hline
\end{tabular}
bit 31-28 HR10<3:0>: Binary-Coded Decimal Value of Hours bits, 10 digits; contains a value from 0 to 2
bit 27-24 HR01<3:0>: Binary-Coded Decimal Value of Hours bits, 1 digit; contains a value from 0 to 9
bit 23-20 MIN10<3:0>: Binary-Coded Decimal Value of Minutes bits, 10 digits; contains a value from 0 to 5
bit 19-16 MIN01<3:0>: Binary-Coded Decimal Value of Minutes bits, 1 digit; contains a value from 0 to 9
bit 15-12 SEC10<3:0>: Binary-Coded Decimal Value of Seconds bits, 10 digits; contains a value from 0 to 5
bit 11-8 SEC01<3:0>: Binary-Coded Decimal Value of Seconds bits, 1 digit; contains a value from 0 to 9
bit 7-0 Unimplemented: Read as ' 0 '

Note: \(\quad\) This register is only writable when RTCWREN \(=1\) (RTCCON<3>).

\section*{PIC32MK GP/MC Family}

REGISTER 24-4: RTCDATE: REAL-TIME CLOCK DATE VALUE REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & \multicolumn{4}{|c|}{YEAR10<3:0>} & \multicolumn{4}{|c|}{YEAR01<3:0>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & \multicolumn{4}{|c|}{MONTH10<3:0>} & \multicolumn{4}{|c|}{MONTH01<3:0>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & \multicolumn{4}{|c|}{DAY10<3:0>} & \multicolumn{4}{|c|}{DAY01<3:0>} \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & - & - & - & - & \multicolumn{4}{|c|}{WDAY01<3:0>} \\
\hline & & & & & & & & \\
\hline \multicolumn{9}{|l|}{Legend:} \\
\hline \multicolumn{3}{|l|}{\(\mathrm{R}=\) Readable bit} & \multicolumn{2}{|l|}{W = Writable bit} & \multicolumn{4}{|l|}{\(\mathrm{U}=\) Unimplemented bit, read as '0'} \\
\hline \multicolumn{3}{|l|}{-n = Value at POR} & \multicolumn{2}{|l|}{' 1 ' = Bit is set} & \multicolumn{2}{|l|}{' 0 ' = Bit is cleared} & \multicolumn{2}{|l|}{\(x=\) Bit is unknown} \\
\hline
\end{tabular}
bit 31-28 YEAR10<3:0>: Binary-Coded Decimal Value of Years bits, 10 digits
bit 27-24 YEAR01<3:0>: Binary-Coded Decimal Value of Years bits, 1 digit
bit 23-20 MONTH10<3:0>: Binary-Coded Decimal Value of Months bits, 10 digits; contains a value from 0 to 1
bit 19-16 MONTH01<3:0>: Binary-Coded Decimal Value of Months bits, 1 digit; contains a value from 0 to 9
bit 15-12 DAY10<3:0>: Binary-Coded Decimal Value of Days bits, 10 digits; contains a value from 0 to 3
bit 11-8 DAY01<3:0>: Binary-Coded Decimal Value of Days bits, 1 digit; contains a value from 0 to 9
bit 7-4 Unimplemented: Read as ' 0 '
bit 3-0 WDAY01<3:0>: Binary-Coded Decimal Value of Weekdays bits, 1 digit; contains a value from 0 to 6

Note: \(\quad\) This register is only writable when RTCWREN \(=1\) (RTCCON<3>).

REGISTER 24-5: ALRMTIME: ALARM TIME VALUE REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & \multicolumn{4}{|c|}{HR10<3:0>} & \multicolumn{4}{|c|}{HR01<3:0>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & \multicolumn{4}{|c|}{MIN10<3:0>} & \multicolumn{4}{|c|}{MIN01<3:0>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-x & RW-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & \multicolumn{4}{|c|}{SEC10<3:0>} & \multicolumn{4}{|c|}{SEC01<3:0>} \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline & & & & & & & & \\
\hline \multicolumn{9}{|l|}{Legend:} \\
\hline \multicolumn{3}{|l|}{\(\mathrm{R}=\) Readable bit} & \multicolumn{2}{|l|}{W = Writable bit} & \multicolumn{4}{|l|}{\(\mathrm{U}=\) Unimplemented bit, read as '0'} \\
\hline \multicolumn{3}{|l|}{\(-\mathrm{n}=\) Value at POR} & \multicolumn{2}{|l|}{' 1 ' = Bit is set} & \multicolumn{2}{|l|}{' 0 ' = Bit is cleared} & \multicolumn{2}{|l|}{\(x=\) Bit is unknown} \\
\hline
\end{tabular}
bit 31-28 HR10<3:0>: Binary Coded Decimal value of hours bits, 10 digits; contains a value from 0 to 2
bit 27-24 HR01<3:0>: Binary Coded Decimal value of hours bits, 1 digit; contains a value from 0 to 9
bit 23-20 MIN10<3:0>: Binary Coded Decimal value of minutes bits, 10 digits; contains a value from 0 to 5
bit 19-16 MIN01<3:0>: Binary Coded Decimal value of minutes bits, 1 digit; contains a value from 0 to 9
bit 15-12 SEC10<3:0>: Binary Coded Decimal value of seconds bits, 10 digits; contains a value from 0 to 5
bit 11-8 SEC01<3:0>: Binary Coded Decimal value of seconds bits, 1 digit; contains a value from 0 to 9
bit 7-0 Unimplemented: Read as ' 0 '

\section*{PIC32MK GP/MC Family}

REGISTER 24-6: ALRMDATE: ALARM DATE VALUE REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
\text { 29/21/13/5 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
26 / 18 / 10 / 2
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & R/W-x & R/W-x & R/W-x & RW-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & \multicolumn{4}{|c|}{MONTH10<3:0>} & \multicolumn{4}{|c|}{MONTH01<3:0>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & \multicolumn{4}{|c|}{DAY10<1:0>} & \multicolumn{4}{|c|}{DAY01<3:0>} \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & - & - & - & - & \multicolumn{4}{|c|}{WDAY01<3:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}

\section*{bit 31-24 Unimplemented: Read as ' 0 '}
bit 23-20 MONTH10<3:0>: Binary Coded Decimal value of months bits, 10 digits; contains a value from 0 to 1
bit 19-16 MONTH01<3:0>: Binary Coded Decimal value of months bits, 1 digit; contains a value from 0 to 9
bit 15-12 DAY10<3:0>: Binary Coded Decimal value of days bits, 10 digits; contains a value from 0 to 3
bit 11-8 DAY01<3:0>: Binary Coded Decimal value of days bits, 1 digit; contains a value from 0 to 9
bit 7-4 Unimplemented: Read as ' 0 '
bit 3-0 WDAY01<3:0>: Binary Coded Decimal value of weekdays bits, 1 digit; contains a value from 0 to 6

\subsection*{25.0 12-BIT HIGH-SPEED SUCCESSIVE APPROXIMATION REGISTER (SAR) ANALOG-TODIGITAL CONVERTER (ADC)}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 22. "12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)" (DS60001344) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The 12-bit High-Speed Successive Approximation Register (SAR) analog-to-digital converter (ADC) includes the following features:
- 12-bit resolution
- Seven ADC modules with dedicated Sample and Hold (S\&H) circuits
- Two dedicated ADC modules can be combined in Turbo mode to provide double conversion rate
- Up to 45 analog input sources, in addition to the internal CTMU, VBAT, internal voltage reference and internal temperature sensor
- Single-ended and/or differential inputs
- Supports touch sense applications
- Four digital comparators
- Four digital filters supporting two modes:
- Oversampling mode
- Averaging mode
- Early interrupt generation resulting in faster processing of converted data
- Designed for power conversion and general purpose applications
- Operation during Sleep and Idle modes

A simplified block diagram of the ADC module is illustrated in Figure 25-1.
The 12-bit HS SAR ADC has up to six dedicated ADC modules (ADC0-ADC5) and one shared ADC module (ADC7). The dedicated ADC modules use a single input (or its alternate) and are intended for high-speed and precise sampling of time-sensitive or transient inputs. The shared ADC module incorporates a multiplexer on the input to facilitate a larger group of inputs, with slower sampling, and provides flexible automated scanning option through the input scan logic.

For each ADC module, the analog inputs are connected to the S\&H capacitor. The clock, sampling time, and output data resolution for each ADC module can be set independently. The ADC module performs the conversion of the input analog signal based on the configurations set in the registers. When conversion is complete, the final result is stored in the result buffer for the specific analog input and is passed to the digital filter and digital comparator if configured to use data from this particular sample. Input to ADCx mapping is illustrated in Figure 25-2.

\subsection*{25.1 Activation Sequence}

The following ADCx activation sequence is to be followed at all times:
Step 1: Initialize the ADC calibration values by copying them from the factory programmed DEVADCx Flash locations starting at 0xBFC45000 into the ADCxCFG registers starting at 0xBF887D00, respectively.
Then, configure the AICPMPEN bit (ADCCON1<12> and the IOANCPEN bit (CFGCON \(<7>\) ) \(=1\) if and only if VDD is less than 2.5 V . The default is ' 0 ', which assumes VDD is greater than or equal to 2.5 V .
Step 2: The user writes all the essential ADC configuration SFRs including the ADC control clock and all ADC core clocks setup:
- ADCCON1, keeping the ON bit \(=0\)
- ADCCON2, especially paying attention to ADCDIV<6:0> and SAMC<9:0>
- ADCANCON, keeping all analog enables ANENx bit \(=0\)
- ADCCON3, keeping all DIGEN5x \(=0\), especially paying attention to ADCSEL<1:0>, CONCLKDIV <5:0>, and VREFSEL<2:0>
- ADCxTIME, especially paying attention to ADCDIVx<6:0> and SAMCx<9:0>
- ADCTRGMODE, ADCIMCONx, ADCTRGSNS, ADCCSSx, ADCGIRQENx, ADCTRGx, ADCBASE
- Comparators, Filters, etc.

Step 3: The user sets the ON bit to ' 1 ', which enables the ADC control clock.
Step 4: The user waits for the interrupt/polls the status bit BGVRRDY = 1, which signals that the device analog environment (band gap and Vref) is ready.
Step 5: The user sets the ANENx bit to ' 1 ' for the ADC SAR Cores needed (which internally in the ADC module enables the control clock to generate by division the core clocks for the desired ADC SAR Cores, which in turn enables the bias circuitry for these ADC SAR Cores).

\section*{PIC32MK GP/MC Family}

Step 6: The user waits for the interrupt/polls the warm-up ready bits WKRDYx = 1, which signals that the respective ADC SAR Cores are ready to operate.
Step 7: The user sets the DIGENx bit to ' 1 ', which enables the digital circuitry to immediately begin processing incoming triggers to perform data conversions.
Note: For the best optimized CPU and ISR performance, refer to TABLE 8-1: "ISR Latency Information". To complete the optimization, the user application should define ISRs that use the 'at vector' attribute (see Table 8-1). The CPU interrupt latency is \(\sim 43\) SYSCLK cycles if no other interrupts are pending. If not using ADC DMA, and the ADC combined sum throughput rate of all the ADC modules in use is greater than (SYSCLK/ 43) \(=2.8\) Msps, it is recommended to use the ADC CPU early interrupt generation, defined in the ADCxTIME and ADCEIENx registers (see Register 25-33, Register 25-34, and Register 25-35). This will reduce the probability of the ADC results being overwritten by the next conversion before the CPU can read the previous ADC results. Do not use the early interrupts if using the ADC in the DMA module.

Do not activate ADC triggers sources until after ADC has been completely initialized, enabled, and warm up time complete.

NOTE: If using ADC DMA, ADC source clock must be SYSCLK only.

Dedicated Class 1 ADCx Throughput rate \(=\)
1/((Sample time + Conversion time)(TAD))
\(=1 /((\) SAMC+\# bit resolution+1)(TAD))
Example:
SAMC \(=3\) TAD, 12 -bit mode, TAD \(=16.667 \mathrm{~ns}=60\)
MHz:
Throughput rate \(=1 /((3+12+1)(16.667 \mathrm{~ns}))\)
\[
\begin{aligned}
& =1 /(16 * 16.667 \mathrm{~ns}) \\
& =3.75 \mathrm{Msps}
\end{aligned}
\]

TABLE 25-1: PIC32MKXXX BASED ON A 60 MHz Tad CLOCK (16.667 ns)
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{c} 
Number of \\
Class 1 \\
Interleaved \\
ADC Modules \\
(12-bit mode)
\end{tabular} & \begin{tabular}{c} 
TAD Trigger \\
Spacing and \\
Sampling time \\
(SAMC)
\end{tabular} & \begin{tabular}{c} 
Max. effective \\
sampling rate
\end{tabular} \\
\hline \hline 2 & 8 & 7.50 Msps \\
\hline 3 & 6 & 10.00 Msps \\
\hline 4 & 4 & 15.00 Msps \\
\hline 5 & 4 & 15.00 Msps \\
\hline 6 & 3 & 20.00 Msps \\
\hline
\end{tabular}

Note 1: Interleaved ADCs in this context means connecting the same analog source signal to multiple dedicated Class_1 ADCs (that is, \(A D C 0-A D C 5)\), and using independent staggered trigger sources accordingly for each interleaved ADC.

FIGURE 25-1: ADC BLOCK DIAGRAM


\section*{PIC32MK GP/MC Family}

FIGURE 25-2: S\&H BLOCK DIAGRAM


PIC32MK GP/MC Family
25.2 ADC Control Registers
TABLE 25-2: ADC REGISTER MAP
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{Register
Name} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & \(27 / 11\) & 26/10 & 25/9 & 24/8 & 23/7 & \(22 / 6\) & \(21 / 5\) & \(20 / 4\) & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{7000} & \multirow[t]{2}{*}{ADCCON1} & 31:16 & TRBEN & TRBERR & \multicolumn{3}{|l|}{TRBMST<2:0>} & \multicolumn{3}{|l|}{TRBSLV<2:0>} & FRACT & \multicolumn{2}{|l|}{SELRES<1:0>} & \multicolumn{5}{|l|}{STRGSRC<4:0>} & 0600 \\
\hline & & 15:0 & ON & - & SIDL & AICPMPEN & CVDEN & FSSCLKEN & FSPBCLKEN & - & - & \multicolumn{3}{|l|}{IRQVS<2:0>} & STRGLVL & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{7010} & \multirow[t]{2}{*}{ADCCON2} & 31:16 & BGVRRDY & REFFLT & EOSRDY & \multicolumn{3}{|l|}{CVDCPL<2:0>} & \multicolumn{10}{|l|}{SAMC<9:0>} & 0000 \\
\hline & & 15:0 & BGVRIEN & REFFLTIEN & EOSIEN & ADCEIOVR & - & & \multicolumn{2}{|l|}{ADCEIS<2:0>} & - & \multicolumn{7}{|l|}{CDIV<6:0>} & 00 \\
\hline \multirow[t]{2}{*}{7020} & \multirow[t]{2}{*}{ADCCON3} & 31:16 & \multicolumn{2}{|l|}{ADCSEL<1:0>} & \multicolumn{6}{|l|}{CONCLKDIV<5:0>} & DIGEN7 & - & DIGEN5 & DIGEN4 & & DIGEN2 & DIGEN1 & DIGENO & 0000 \\
\hline & & 15:0 & \multicolumn{3}{|l|}{REFSEL<2} & TRGSUSP & UPDIEN & UPDRDY & SAMP & RQCNVRT & GLSWTRG & GSWTRG & \multicolumn{6}{|l|}{ADINSEL<5:0>} & 00 \\
\hline \multirow[t]{2}{*}{7030} & \multirow[t]{2}{*}{ADCTRGMODE} & 31:16 & - & - & - & - & \multicolumn{2}{|l|}{SH5ALT <1:0>} & \multicolumn{2}{|l|}{SH4ALT<1:0>} & \multicolumn{2}{|l|}{SH3ALT <1:0>} & \multicolumn{2}{|l|}{SH2ALT<1:0>} & \multicolumn{2}{|l|}{SH1ALT<1:0>} & \multicolumn{2}{|l|}{SHOALT<1:0>} & 0000 \\
\hline & & 15:0 & - & - & STRGEN5 & STRGEN4 & STRGEN3 & STRGEN2 & STRGEN1 & STRGENO & - & - & SSAMPEN5 & SSAMPEN4 & SSAMPEN3 & SSAMPEN2 & SSAMPEN1 & SSAMPENO & 00 \\
\hline \multirow[t]{2}{*}{7040} & \multirow[t]{2}{*}{ADCIMCON1} & 31:16 & DIFF15 & SIGN15 & DIFF14 & SIGN14 & DIFF13 & SIGN13 & DIFF12 & SIGN12 & DIFF11 & SIGN11 & DIFF10 & SIGN10 & DIFF9 & SIGN9 & DIFF8 & SIGN8 & 0000 \\
\hline & & 15:0 & DIFF7 & SIGN7 & DIFF6 & SIGN6 & DIFF5 & SIGN5 & DIFF4 & SIGN4 & DIFF3 & SIGN3 & DIFF2 & SIGN2 & DIFF1 & SIGN1 & DIFF0 & SIGNO & 000 \\
\hline \multirow[t]{2}{*}{7050} & \multirow[t]{2}{*}{ADCIMCON2} & 31:16 & - & - & - & - & - & - & - & - & DIFF27 & SIGN27 & DIFF26 & SIGN26 & DIFF25 & SIGN25 & DIFF24 & SIGN24 & 0000 \\
\hline & & 15:0 & DIFF23 \({ }^{(1)}\) & SIGN23 \({ }^{(1)}\) & DIFF22 \({ }^{(1)}\) & SIGN22 \({ }^{(1)}\) & DIFF21 \({ }^{(1)}\) & SIGN21 \({ }^{(1)}\) & D1FF20 \({ }^{(1)}\) & SIGN20(1) & DIFF19 & SIGN19 & DIFF18 & SIGN18 & DIFF17 & SIGN17 & DIFF16 & SIGN16 & 00 \\
\hline \multirow[t]{2}{*}{7060} & \multirow[t]{2}{*}{ADCIMCON3} & 31:16 & DIFF47 \({ }^{(1)}\) & SIGN47 \({ }^{(1)}\) & DIFF46 \({ }^{(1)}\) & SIGN46 \({ }^{(1)}\) & DIFF45 \({ }^{(1)}\) & SIGN45 \({ }^{(1)}\) & - & - & - & - & - & - & DIFF41 \({ }^{(1)}\) & SIGN41(1) & DIFF40 \({ }^{(1)}\) & SIGN40 \({ }^{(1)}\) & 0000 \\
\hline & & 15:0 & DIFF39 \({ }^{(1)}\) & SIGN39(1) & DIFF38 \({ }^{(1)}\) & SIGN38 \({ }^{(1)}\) & DIFF37(1) & SIGN37(1) & D1FF36 \({ }^{(1)}\) & SIGN36(1) & DIFF35 \({ }^{(1)}\) & SIGN35(1) & DIFF34 \({ }^{(1)}\) & SIGN34 \({ }^{(1)}\) & DIFF33 \({ }^{(1)}\) & SIGN33 \({ }^{(1)}\) & - & - & 0000 \\
\hline \multirow[t]{2}{*}{7070} & \multirow[t]{2}{*}{ADCIMCON4} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & DIFF49 & SIGN49 & DIFF48 & SIGN48 & 000 \\
\hline \multirow[t]{2}{*}{7080} & \multirow[t]{2}{*}{ADCGIRQEN1} & 31:16 & - & - & - & - & AGIEN27 & AGIEN26 & AGIEN25 & AGIEN24 & AGIEN23 \({ }^{(1)}\) & AGIEN22 \({ }^{(1)}\) & AGIEN21 \({ }^{(1)}\) & AGIEN20 \({ }^{\text {(1) }}\) & AGIEN19 & AGIEN18 & AGIEN17 & AGIEN16 & ข000 \\
\hline & & 15:0 & AGIEN15 & AGIEN14 & AGIEN13 & AGIEN12 & AGIEN11 & AGIEN10 & AGIEN9 & AGIEN8 & AGIEN7 & AGIEN6 & AGIEN5 & AGIEN4 & AGIEN3 & AGIEN2 & AGIEN1 & AGIENo & 0000 \\
\hline \multirow[t]{2}{*}{7090} & \multirow[t]{2}{*}{ADCGIRQEN2} & 31:16 & - & - & - & - & - & - & - & - & - & - & AGIEN53 \({ }^{(3)}\) & AGIEN52 \({ }^{(3)}\) & AGIEN51 \({ }^{(3)}\) & AGIEN50 \({ }^{(3)}\) & AGIEN49 & AGIEN48 & 00 \\
\hline & & 15:0 & AGIEN47 \({ }^{(1)}\) & AGIEN46 \({ }^{(1)}\) & AGIEN45 \({ }^{(1)}\) & - & - & - & AGIEN41 \({ }^{(1)}\) & AGIEN40 \({ }^{(1)}\) & AGIEN39 \({ }^{(1)}\) & AGIEN38 \({ }^{(1)}\) & AGIEN37 \({ }^{(1)}\) & AGIEN36 \({ }^{(1)}\) & AGIEN35 \({ }^{(1)}\) & AGIEN34 \({ }^{(1)}\) & AGIEN33 \({ }^{(1)}\) & AGIEN32 \({ }^{(1)}\) & (1)0000000 \\
\hline \multirow[t]{2}{*}{70A0} & \multirow[t]{2}{*}{ADCCSS1} & 31:16 & - & - & - & - & CSS27 & CSs26 & Css25 & CSs24 & Css23 \({ }^{(1)}\) & Css22 \({ }^{(1)}\) & Css21 \({ }^{(1)}\) & Css20 \({ }^{(1)}\) & CSS19 & CSs18 & CSS17 & CSS16 & 0000 \\
\hline & & 15:0 & Css15 & Css14 & CsS13 & Css12 & CSS11 & Css10 & Cs59 & Css8 & Cs57 & Css6 & Css5 & CsS4 & Css3 & Css2 & Css1 & Csso & 0000 \\
\hline \multirow[t]{2}{*}{7080} & \multirow[t]{2}{*}{ADCCss2} & 31:16 & - & - & - & - & - & - & - & - & - & - & CSS53 & CSs52 & - & Css50 & CSS49 & CSS48 & 0000 \\
\hline & & 15:0 & CsS47(1) & Css46 \({ }^{(1)}\) & Css45 \({ }^{(1)}\) & - & - & - & CsS41 \({ }^{(1)}\) & Css40 \({ }^{(1)}\) & Css39(1) & Css38 \({ }^{(1)}\) & \(\operatorname{css} 37{ }^{(1)}\) & Css36 \({ }^{(1)}\) & Css35 \({ }^{(1)}\) & Css34 \({ }^{(1)}\) & Css33 \({ }^{(1)}\) & - & 0000 \\
\hline \multirow[t]{2}{*}{7000} & \multirow[t]{2}{*}{ADCDSTAT1} & 31:16 & - & - & - & - & ARDY27 & ARDY26 & ARDY25 & ARDY24 & ARDY23 \({ }^{(1)}\) & ARDY22 \({ }^{(1)}\) & ARDY2 \({ }^{(1)}\) & ARDY20 \({ }^{(1)}\) & ARDY19 & ARDY18 & ARDY17 & ARDY16 & 00 \\
\hline & & 15:0 & ARDY15 & ARDY14 & ARDY13 & ARDY12 & ARDY11 & ARDY10 & ARDY9 & ARDY8 & ARDY7 & ARDY6 & ARDY5 & ARDY4 & ARDY3 & ARDY2 & ARDY1 & ARDYO & 000 \\
\hline \multirow[t]{2}{*}{7000} & \multirow[t]{2}{*}{ADCDSTAT2} & 31:16 & - & - & - & - & - & - & - & - & - & - & ARDY53 & ARDY52 & - & ARDY50 & ARDY49 & ARDY48 & 000 \\
\hline & & 15:0 & ARDY47(1) & ARDY46 \({ }^{(1)}\) & ARDY45(1) & - & - & - & ARDY41 \({ }^{(1)}\) & ARDY40 \({ }^{(1)}\) & ARDY3911 & ARDY38 \({ }^{(1)}\) & ARDY37 \({ }^{(1)}\) & ARDY36 \({ }^{(1)}\) & ARDY35(1) & ARDY34 \({ }^{(1)}\) & ARDY33 \({ }^{(1)}\) & - & 0000 \\
\hline \multirow[t]{2}{*}{70E0} & \multirow[t]{2}{*}{ADCCMPEN1} & 31:16 & - & - & - & - & CMPE27 & CMPE26 & CMPE25 & CMPE24 & CMPE23 \({ }^{(1)}\) & CMPE22(1) & CMPE21 \({ }^{(1)}\) & CMPE20 \({ }^{(1)}\) & CMPE19 & CMPE 18 & CMPE17 & CMPE16 & 00 \\
\hline & & 15:0 & CMPE15 & CMPE14 & CMPE13 & CMPE12 & CMPE11 & CMPE10 & CMPE9 & CMPE8 & CMPE7 & CMPE6 & CMPE5 & CMPE4 & СMPE3 & CMPE2 & CMPE1 & CMPEO & 0000 \\
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{ADCCMP1} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{DCMPH 1 <15:0>}} & 000 \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & 0000 \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
TABLE 25-2: ADC REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & \(21 / 5\) & \(20 / 4\) & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{7100} & \multirow[t]{2}{*}{ADCCMPEN2} & 31:16 & - & - & - & - & CMPE27 & CMPE26 & CMPE25 & CMPE24 & CMPE23 \({ }^{(1)}\) & CMPE22 \({ }^{(1)}\) & CMPE21 \({ }^{(1)}\) & CMPE20 \({ }^{(1)}\) & CMPE19 & CMPE18 & CMPE17 & CMPE16 & 0000 \\
\hline & & 15:0 & CMPE15 & CMPE14 & CMPE13 & CMPE12 & CMPE11 & CMPE10 & CMPE9 & CMPE8 & CMPE7 & CMPE6 & CMPE5 & CMPE4 & CMPE3 & CMPE2 & CMPE1 & CMPE0 & 0000 \\
\hline \multirow[t]{2}{*}{7110} & \multirow[t]{2}{*}{ADCCMP2} & 31:16 & \multicolumn{16}{|l|}{DCMPH < 15:0>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DCMPLO<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7120} & \multirow[t]{2}{*}{ADCCMPEN3} & 31:16 & - & - & - & - & CMPE27 & CMPE26 & CMPE25 & CMPE24 & CMPE23 \({ }^{(1)}\) & CMPE22 \({ }^{(1)}\) & CMPE21 \({ }^{(1)}\) & CMPE20 \({ }^{(1)}\) & CMPE19 & CMPE18 & CMPE17 & CMPE16 & 0000 \\
\hline & & 15:0 & CMPE15 & CMPE14 & CMPE13 & CMPE12 & CMPE11 & CMPE10 & CMPE9 & CMPE8 & CMPE7 & CMPE6 & CMPE5 & CMPE4 & CMPE3 & CMPE2 & CMPE1 & CMPE0 & 0000 \\
\hline \multirow[t]{2}{*}{7130} & \multirow[t]{2}{*}{ADCCMP3} & 31:16 & \multicolumn{16}{|l|}{DCMPH \(<15: 0\) >} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DCMPLO<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7140} & \multirow[t]{2}{*}{ADCCMPEN4} & 31:16 & - & - & - & - & CMPE27 & CMPE26 & CMPE25 & CMPE24 & CMPE23 \({ }^{(1)}\) & CMPE22 \({ }^{(1)}\) & CMPE21 \({ }^{(1)}\) & CMPE20 \({ }^{(1)}\) & CMPE19 & CMPE18 & CMPE17 & CMPE16 & 0000 \\
\hline & & 15:0 & CMPE15 & CMPE14 & CMPE13 & CMPE12 & CMPE11 & CMPE10 & CMPE9 & CMPE8 & CMPE7 & CMPE6 & CMPE5 & CMPE4 & CMPE3 & CMPE2 & CMPE1 & CMPE0 & 0000 \\
\hline \multirow[t]{2}{*}{7150} & \multirow[t]{2}{*}{ADCCMP4} & 31:16 & \multicolumn{16}{|l|}{DCMPH < 15:0>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DCMPLO<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{71A0} & \multirow[t]{2}{*}{ADCFLTR1} & 31:16 & AFEN & DATA16EN & DFMODE & \multicolumn{3}{|l|}{OVRSAM<2:0>} & AFGIEN & AFRDY & - - & - & - & \multicolumn{5}{|l|}{CHNLID<4:0>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{FLTRDATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{71B0} & \multirow[t]{2}{*}{ADCFLTR2} & 31:16 & AFEN & DATA16EN & DFMODE & \multicolumn{3}{|l|}{OVRSAM<2:0>} & AFGIEN & AFRDY & - - & - & - & \multicolumn{5}{|l|}{CHNLID<4:0>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{FLTRDATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{\[
71 \mathrm{Co}
\]} & \multirow[t]{2}{*}{ADCFLTR3} & 31:16 & AFEN & DATA16EN & DFMODE & \multicolumn{3}{|l|}{OVRSAM<2:0>} & AFGIEN & AFRDY & - & - & - & \multicolumn{5}{|l|}{CHNLID<4:0>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{FLTRDATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{71D0} & \multirow[t]{2}{*}{ADCFLTR4} & 31:16 & AFEN & DATA16EN & DFMODE & \multicolumn{3}{|l|}{OVRSAM<2:0>} & AFGIEN & AFRDY & - & - & - & \multicolumn{5}{|l|}{CHNLID<4:0>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{FLTRDATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7200} & \multirow[t]{2}{*}{ADCTRG1} & 31:16 & - & - & - & \multicolumn{5}{|l|}{TRGSRC3<4:0>} & - & - & - & \multicolumn{5}{|l|}{TRGSRC2<4:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{5}{|l|}{TRGSRC1<4:0>} & - & - & - & & & GSRC0<4: & & & 0000 \\
\hline \multirow[t]{2}{*}{\[
7210
\]} & \multirow[t]{2}{*}{ADCTRG2} & 31:16 & - & - & - & \multicolumn{5}{|l|}{TRGSRC7<4:0>} & - & - & - & \multicolumn{5}{|l|}{TRGSRC6<4:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{5}{|l|}{TRGSRC5<4:0>} & - & - & - & \multicolumn{5}{|l|}{TRGSRC4<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7220} & \multirow[t]{2}{*}{ADCTRG3} & 31:16 & - & - & - & \multicolumn{5}{|l|}{TRGSRC11<4:0>} & - & - & - & \multicolumn{5}{|l|}{TRGSRC10<4:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{5}{|l|}{TRGSRC9<4:0>} & - & - & - & \multicolumn{5}{|l|}{TRGSRC8<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7230} & \multirow[t]{2}{*}{ADCTRG4} & 31:16 & - & - & - & \multicolumn{5}{|l|}{TRGSRC15<4:0>} & - & - & - & \multicolumn{5}{|l|}{TRGSRC14<4:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{5}{|l|}{TRGSRC13<4:0>} & - & - & - & \multicolumn{5}{|l|}{TRGSRC12<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7240} & \multirow[t]{2}{*}{ADCTRG5} & 31:16 & - & - & - & \multicolumn{5}{|l|}{\[
\text { TRGSRC } 19<4: 0 \gg^{(1)}
\]} & - & - & - & \multicolumn{5}{|l|}{TRGSRC18<4:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{5}{|l|}{TRGSRC17<4:0>} & - & - & - & \multicolumn{5}{|l|}{TRGSRC16<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7250} & \multirow[t]{2}{*}{ADCTRG6(1)} & 31:16 & - & - & - & \multicolumn{5}{|l|}{TRGSRC23<4:0>} & - & - & - & \multicolumn{5}{|l|}{TRGSRC22<4:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{5}{|l|}{TRGSRC21<4:0>} & - & - & - & \multicolumn{5}{|l|}{TRGSRC20<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{\[
7260
\]} & \multirow[t]{2}{*}{ADCTRG7} & 31:16 & - & - & - & \multicolumn{5}{|l|}{TRGSRC27<4:0>} & - & - & - & \multicolumn{5}{|l|}{TRGSRC26<4:0>} & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{5}{|l|}{TRGSRC25<4:0>} & - & - & - & \multicolumn{5}{|l|}{TRGSRC24<4:0>} & 0000 \\
\hline
\end{tabular}

\footnotetext{
Note 1: This bit or register is not available on 64-pin devices.
}

PIC32MK GP/MC Family
TABLE 25-2: ADC REGISTER MAP (CONTINUED)


\footnotetext{

} \begin{tabular}{l}
\(\pm\) \\
\(\mathbf{Z}\) \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
ADC REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & \(25 / 9\) & 24/8 & 23/7 & 22/6 & 21/5 & \(20 / 4\) & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{73E0} & \multirow[t]{2}{*}{ADCEISTAT1} & 31:16 & - & - & - & - & EIRDY27 & EIRDY26 & EIRDY25 & EIRDY24 & EIRDY23(1) & EIRDY22 \({ }^{(1)}\) & EIRDY21 \({ }^{(1)}\) & EIRDY20 \({ }^{(1)}\) & EIRDY19 & EIRDY18 & EIRDY17 & EIRDY16 & 0000 \\
\hline & & 15:0 & EIRDY15 & EIRDY14 & EIRDY13 & EIRDY12 & EIRDY11 & EIRDY10 & EIRDY9 & EIRDY8 & EIRDY7 & EIRDY6 & EIRDY5 & EIRDY4 & EIRDY3 & EIRDY2 & EIRDY1 & EIRDY0 & 0000 \\
\hline \multirow[t]{2}{*}{73F0} & \multirow[t]{2}{*}{ADCEISTAT2} & 31:16 & - & - & - & - & - & - & - & - & - & - & EIRDY53 & EIRDY52 & - & EIRDY50 & EIRDY49 & EIRDY48 & 0000 \\
\hline & & 15:0 & EIRDY47(1) & EIRDY46 \({ }^{(1)}\) & EIRDY45 \({ }^{(1)}\) & - & - & - & EIRDY41 \({ }^{(1)}\) & EIRDY40 \({ }^{(1)}\) & EIRDY39 \({ }^{(1)}\) & EIRDY38 \({ }^{(1)}\) & EIRDY37 \({ }^{(1)}\) & EIRDY36 \({ }^{(1)}\) & EIRDY35 \({ }^{(1)}\) & EIRDY34 \({ }^{(1)}\) & EIRDY33 \({ }^{(1)}\) & - & 0000 \\
\hline \multirow[t]{2}{*}{7400} & \multirow[t]{2}{*}{ADCANCON} & 31:16 & - & - & - & - & \multicolumn{4}{|l|}{WKUPCLKCNT<3:0>} & WKIEN7 & - & WKIEN5 & WKIEN4 & WKIEN3 & WKIEN2 & WKIEN1 & WKIENO & 0000 \\
\hline & & 15:0 & WKRDY7 & - & WKRDY5 & WKRDY4 & WKRDY3 & WKRDY2 & WKRDY1 & WKRDYO & ANEN7 & - & ANEN5 & ANEN4 & ANEN3 & ANEN2 & ANEN1 & ANENO & 0000 \\
\hline \multirow[t]{2}{*}{7600} & \multirow[t]{2}{*}{ADCDATAO} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7610} & \multirow[t]{2}{*}{ADCDATA1} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7620} & \multirow[t]{2}{*}{ADCDATA2} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7630} & \multirow[t]{2}{*}{ADCDATA3} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7640} & \multirow[t]{2}{*}{ADCDATA4} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7650} & \multirow[t]{2}{*}{ADCDATA5} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{\[
7660
\]} & \multirow[t]{2}{*}{ADCDATA6} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7670} & \multirow[t]{2}{*}{ADCDATA7} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{DATA<15:0>}} & 0000 \\
\hline \multirow[t]{2}{*}{\[
7680 \text {. }
\]} & \multirow[t]{2}{*}{ADCDATA8} & 31:16 & & & & & & & & & & & & & & & & & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7690} & \multirow[t]{2}{*}{ADCDATA9} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{76A0} & \multirow[t]{2}{*}{ADCDATA10} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{DATA<15:0>}} & 0000 \\
\hline \multirow[t]{2}{*}{76B0} & \multirow[t]{2}{*}{ADCDATA11} & 31:16 & & & & & & & & & & & & & & & & & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{76C0} & \multirow[t]{2}{*}{ADCDATA12} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{DATA<15:0>}} & 0000 \\
\hline \multirow[t]{2}{*}{76D0} & \multirow[t]{2}{*}{ADCDATA13} & 31:16 & & & & & & & & & & & & & & & & & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline
\end{tabular}

PIC32MK GP/MC Family

TABLE 25-2: ADC REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{Register} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{n
\(\stackrel{0}{0}\)
¢
¢
¢} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{7840} & \multirow[t]{2}{*}{ADCDATA36 \({ }^{(1)}\)} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7850} & \multirow[t]{2}{*}{ADCDATA37 \({ }^{(1)}\)} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7860} & \multirow[t]{2}{*}{ADCDATA38 \({ }^{(1)}\)} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7870} & \multirow[t]{2}{*}{ADCDATA39 \({ }^{(1)}\)} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7880} & \multirow[t]{2}{*}{ADCDATA40 \({ }^{(1)}\)} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7890} & \multirow[t]{2}{*}{ADCDATA41 \({ }^{(1)}\)} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{78D0} & \multirow[t]{2}{*}{ADCDATA45 \({ }^{(1)}\)} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{78E0} & \multirow[t]{2}{*}{ADCDATA46 \({ }^{(1)}\)} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{78F0} & \multirow[t]{2}{*}{ADCDATA47 \({ }^{(1)}\)} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7900} & \multirow[t]{2}{*}{ADCDATA48} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7910} & \multirow[t]{2}{*}{ADCDATA49} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7920} & \multirow[t]{2}{*}{ADCDATA50 \({ }^{(2)}\)} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{\[
7940
\]} & \multirow[t]{2}{*}{ADCDATA52 \({ }^{(2)}\)} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7950} & \multirow[t]{2}{*}{ADCDATA53 \({ }^{(2)}\)} & 31:16 & \multicolumn{16}{|l|}{DATA<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DATA<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{7E00} & \multirow[t]{2}{*}{ADCSYSCFGO} & 31:16 & - & - & - & - & AN27 & AN26 & AN25 & AN24 & AN23 \({ }^{(1)}\) & AN22 \({ }^{(1)}\) & AN21 \({ }^{(1)}\) & AN20 \({ }^{(1)}\) & AN19 & AN18 & AN17 & AN16 & 0FxF \\
\hline & & 15:0 & AN15 & AN14 & AN13 & AN12 & AN11 & AN10 & AN9 & AN8 & AN7 & AN6 & AN5 & AN4 & AN3 & AN2 & AN1 & ANO & FFFF \\
\hline \multirow[t]{2}{*}{7E10} & \multirow[t]{2}{*}{ADCSYSCFG1} & 31:16 & - & - & - & - & - & - & - & - & - & - & AN53 \({ }^{(1)}\) & AN52 \({ }^{(1)}\) & - & AN50(1) & AN49 & AN48 & 00xx \\
\hline & & 15:0 & AN47 \({ }^{(1)}\) & AN46 \({ }^{(1)}\) & AN45 \({ }^{(1)}\) & - & - & - & AN41 \({ }^{(1)}\) & AN40 \({ }^{(1)}\) & AN39(1) & AN38 \({ }^{(1)}\) & AN37 \({ }^{(1)}\) & AN36 \({ }^{(1)}\) & AN35 \({ }^{(1)}\) & AN34 \({ }^{(1)}\) & AN33 \({ }^{(1)}\) & - & xxxx \\
\hline \multirow[t]{2}{*}{7D00} & \multirow[t]{2}{*}{ADC0CFG \({ }^{(3)}\)} & 31:16 & \multicolumn{16}{|l|}{ADCCFG<31:16>} & 0000 \\
\hline & & 15:0 & & & & & & & & ADCCF & 15:0> & & & & & & & & 0000 \\
\hline \multicolumn{19}{|l|}{\begin{tabular}{l}
Note 1: This bit or register is not available on 64-pin devices. \\
This register is for internal ADC input sources (i.e., VBAT, and CTMU Temperature Sensor. \\
Before enabling the ADC, the user application must initialize the ADC calibration values by copying them from the factory programmed DEVADCx Flash locations starting at 0xBFC45000 into the ADCxCFG reg 0xBF887D00, respectively.
\end{tabular}} & \\
\hline
\end{tabular}
ADC REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline stosəy IIV & ¢ & \[
\begin{aligned}
& \bullet \bullet \\
& \stackrel{\circ}{\circ} \\
& \hline
\end{aligned}
\] & ¢ & \[
\begin{array}{r|}
\hline \stackrel{\circ}{\odot} \\
\stackrel{2}{\circ}
\end{array}
\] & \[
\begin{aligned}
& \hline \stackrel{\circ}{\otimes} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \hline \stackrel{\circ}{\circ} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \bullet \bullet \\
& \stackrel{\rightharpoonup}{\circ} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \bullet \bullet \\
& \stackrel{\circ}{\circ} \\
& \hline
\end{aligned}
\] & \[
\] & ® \({ }_{\circ}^{+}\) & \[
\begin{aligned}
& \hline \stackrel{+}{\otimes} \\
& \hline
\end{aligned}
\] & \(\stackrel{\otimes}{\circ}\) \\
\hline
\end{tabular}


\footnotetext{
This bit or register is not available on 64-pin devices.
This register is for internal ADC input sources (i.e., VBAT, and CTMU Temperature Sensor. Before enabling the ADC
\(0 \times B F 887 D 00\), respectively
\(\stackrel{2}{2}\)
}

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 25-1: ADCCON1: ADC CONTROL REGISTER 1}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
\text { 29/21/13/5 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R-0, HS, HC & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & TRBEN & TRBERR & \multicolumn{3}{|c|}{TRBMST<2:0>} & \multicolumn{3}{|c|}{TRBSLV<2:0>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-1 & R/W-1 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & FRACT & \multicolumn{2}{|l|}{SELRES<1:0>} & \multicolumn{5}{|c|}{STRGSRC<4:0>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 \\
\hline & ON & & SIDL & AICPMPEN & CVDEN & FSSCLKEN & FSPBCLKEN & - \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & \multicolumn{3}{|c|}{IRQVS<2:0>} & STRGLVL & \multicolumn{3}{|c|}{DMABL<2:0>} \\
\hline
\end{tabular}
\begin{tabular}{|lll}
\hline Legend: & HC = Hardware Set & HS = Hardware Cleared \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31 TRBEN: Turbo Channel Enable bit
1 = Enable the Turbo channel
0 = Disable the Turbo channel
bit 30 TRBERR: Turbo Channel Error Status bit
\(1=\) An error occurred while setting the Turbo channel and Turbo channel function to be disabled regardless of the TRBEN bit being set to ' 1 '.
\(0=\) Turbo channel error did not occur
Note: The status of this bit is valid only after the TRBEN bit is set.
bit 29-27 TRBMST<2:0>: Turbo Master ADCx bits
111 = Reserved
\(110=\) Reserved
101 = ADC5
100 = ADC4
011 = ADC3
010 = ADC2
001 = ADC1
000 = ADC0
bit 26-24 TRBSLV<2:0>: Turbo Slave ADCx bits
111 = Reserved
\(110=\) Reserved
101 = ADC5
100 = ADC4
011 = ADC3
010 = ADC2
001 = ADC1
000 = ADC0
bit 23 FRACT: Fractional Data Output Format bit
1 = Fractional
0 = Integer
bit 22-21 SELRES<1:0>: Shared ADC7 (i.e., AN6-AN53) Resolution bits
\(11=12\) bits (default)
\(10=10\) bits
\(01=8\) bits
\(00=6\) bits

\section*{REGISTER 25-1: ADCCON1: ADC CONTROL REGISTER 1 (CONTINUED)}
bit 20-16 STRGSRC<4:0>: Scan Trigger Source Select bits
11111 = Reserved
11110 = Reserved
11101 = PWM Generator 6 Current-Limit (Motor Control only)
11100 = PWM Generator 5 Current-Limit (Motor Control only)
11011 = PWM Generator 4 Current-Limit (Motor Control only)
11010 = PWM Generator 3 Current-Limit (Motor Control only)
11001 = PWM Generator 2 Current-Limit (Motor Control only)
11000 = PWM Generator 1 Current-Limit (Motor Control only)
10111 = Reserved
10110 = Reserved
10101 = Reserved
10100 = CTMU trip
10011 = Output Compare 4 period end
\(10010=\) Output Compare 3 period end
10001 = Output Compare 2 period end
10000 = Output Compare 1 period end
01111 = PWM Generator 6 trigger (Motor Control only)
01110 = PWM Generator 5 trigger (Motor Control only)
01101 = PWM Generator 4 trigger (Motor Control only)
01100 = PWM Generator 3 trigger (Motor Control only)
01011 = PWM Generator 2 trigger (Motor Control only)
01010 = PWM Generator 1 trigger (Motor Control only)
01001 = Secondary PWM time base (Motor Control only)
01000 = Primary PWM time base (Motor Control only)
00111 = General Purpose Timer5
00110 = General Purpose Timer3
00101 = General Purpose Timer1
\(00100=\) INTO
00011 = Scan trigger
\(00010=\) Software level trigger
00001 = Software edge trigger
00000 = No Trigger
Note: These triggers only apply to implemented analog inputs AN32-AN53. For ANO-AN27 refer to ADCTRG1-ADCTRG7.
ON: ADC Module Enable bit
\(1=\) ADC module is enabled
\(0=\) ADC module is disabled
Note: The ON bit should be set only after the ADC module has been configured.
Unimplemented: Read as ' 0 '
bit 13 SIDL: Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode
\(0=\) Continue module operation in Idle mode

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 25-1: ADCCON1: ADC CONTROL REGISTER 1 (CONTINUED)}
bit 12 AICPMPEN: Analog Input Charge Pump Enable bit
1 = Analog input charge pump is enabled
0 = Analog input charge pump is disabled (default)
Note 1: For proper analog operation at VDD less than 2.5 V , the AICPMPEN bit must be \(=1\), and the IOANCPEN bit in the CFGCON register must be set to ' 1 '. This bit must not be set if VDD is greater than 2.5 V .
2: ADC throughput rate performance is reduced, as defined in the following table, if AICPMPEN \(=\) 1 or IOANCPEN \((\) CFGCON<7) \(=1\).
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline ADC0 & ADC1 & ADC2 & ADC3 & ADC4 & ADC5 & ADC7 & \begin{tabular}{c} 
Maximum Sum of Total \\
ADC Throughputs
\end{tabular} \\
\hline \hline ON & OFF & OFF & OFF & OFF & OFF & OFF & 2 Msps \\
\hline ON & ON & OFF & OFF & OFF & OFF & OFF & 4 Msps \\
\hline ON & ON & ON & OFF & OFF & OFF & OFF & 5 Msps \\
\hline OFF & OFF & OFF & ON & OFF & OFF & OFF & 2 Msps \\
\hline OFF & OFF & OFF & ON & ON & OFF & OFF & 4 Msps \\
\hline OFF & OFF & OFF & ON & ON & ON & OFF & 5 Msps \\
\hline OFF & OFF & OFF & ON & ON & ON & ON & 5 Msps \\
\hline ON & ON & ON & ON & OFF & OFF & OFF & 7 Msps \\
\hline ON & ON & ON & ON & ON & OFF & OFF & 9 Msps \\
\hline ON & ON & ON & ON & ON & ON & OFF & 10 Msps \\
\hline ON & OFF & OFF & ON & ON & ON & ON & 7 Msps \\
\hline ON & ON & OFF & ON & ON & ON & ON & 9 Msps \\
\hline ON & ON & ON & ON & ON & ON & ON & 10 Msps \\
\hline
\end{tabular}
bit 11 CVDEN: Capacitive Voltage Division Enable bit
1 = CVD operation is enabled
\(0=\) CVD operation is disabled
bit 10 FSSCLKEN: Bypass Fast Synchronous DMA System Clock to ADC Control Clock
1 = Bypass synchronizer logic for DMA system clock to ADC control clocks
\(0=\) Enable clock synchronizers for non-synchronized DMA to ADC clock sources
NOTE: Synchronizers required if ADCCON3<ADCSEL> = REFCLK3, or ADCCON3<ADCSEL> = FRC and FRC is not SYSCLK source otherwise this bit is \(\mathrm{n} / \mathrm{a}\).
bit 9 FSPBCLKEN: Bypass Fast Synchronous Peripheral Bus Clock to ADC Control Clock
1 = Bypass synchronizer logic for peripheral clock to ADC control clocks
0 = Enable clock synchronizers for non-synchronized peripheral clock to ADC control clocks
NOTE: Synchronizers required if ADCCON3<ADCSEL> = REFCLK3, or ADCCON3<ADCSEL> = FRC and FRC is not SYSCLK source otherwise this bit is \(n / a\).
bit 8-7 Unimplemented: Read as ' 0 '

\section*{REGISTER 25-1: ADCCON1: ADC CONTROL REGISTER 1 (CONTINUED)}
bit 6-4 IRQVS<2:0>: Interrupt Vector Shift bits
To determine interrupt vector address, this bit specifies the amount of left shift done to the AIRDYx status bits in the ADCDSTAT1 and ADCDSTAT2 registers, prior to adding with the ADCBASE register.
Interrupt Vector Address = Read Value of ADCBASE and Read Value of ADCBASE = Value written to ADCBASE \(+x \ll \operatorname{IRQVS}<2: 0>\), where ' \(x\) ' is the smallest active input ID from the ADCDSTAT1 or ADCDSTAT2 registers (which has highest priority).
\(111=\) Shift x left 7 bit position
\(110=\) Shift \(x\) left 6 bit position
\(101=\) Shift x left 5 bit position
\(100=\) Shift x left 4 bit position
011 = Shift x left 3 bit position
\(010=\) Shift x left 2 bit position
\(001=\) Shift x left 1 bit position
000 = Shift x left 0 bit position
bit 3 STRGLVL: Scan Trigger High Level/Positive Edge Sensitivity bit
\(1=\) Scan trigger is high level sensitive. Once STRIG mode is selected (TRGSRCx<4:0> in the ADCTRGx register), the scan trigger will continue for all selected analog inputs, until the STRIG option is removed.
\(0=\) Scan trigger is positive edge sensitive. Once STRIG mode is selected (TRGSRCx<4:0> in the ADCTRGx register), only a single scan trigger will be generated, which will complete the scan of all selected analog inputs.
bit 2-0 DMABL<2:0>: DMA to System RAM Buffer Length Size bits
These bits define the number of locations in system memory allocated per analog input for DMA interface use.
Because each output data is 16 -bit wide, one location consists of 2 bytes. Therefore the actual size reserved in the System RAM follows the formula: RAM Buffer Length in bytes \(=2(\mathrm{DMABL}+1)\).
The DMABL field can also be thought of as a "Left Shift Amount +1 " needed for the channel ID to create the DMA byte address offset to be added to the contents of ADDMAB in order to obtain the byte address of the beginning of the System RAM buffer area allocated for the given channel.
111 = Allocates 128 locations in system memory to each analog input, actually 256 bytes
110 = Allocates 64 locations in system memory to each analog input, actually 128 bytes
101 = Allocates 32 locations in system memory to each analog input, actually 64 bytes
\(100=\) Allocates 16 locations in system memory to each analog input, actually 32 bytes
011 = Allocates 8 locations in system memory to each analog input, actually 16 bytes
\(010=\) Allocates 4 locations in system memory to each analog input, actually 8 bytes
\(001=\) Allocates 2 locations in system memory to each analog input, actually 4 bytes
000 = Allocates 1 location in system memory to each analog input, actually 2 bytes

\section*{PIC32MK GP/MC Family}

REGISTER 25-2: ADCCON2: ADC CONTROL REGISTER 2
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & BGVRRDY & REFFLT & EOSRDY & \multicolumn{3}{|c|}{CVDCPL<2:0>} & \multicolumn{2}{|r|}{SAMC<9:8>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{SAMC<7:0>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-O & R/W-0 & R/W-0 & R/W-0 \\
\hline & BGVRIEN & REFFLTIEN & EOSIEN & ADCEIOVR & - & \multicolumn{3}{|c|}{ADCEIS<2:0>} \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & \multicolumn{7}{|c|}{ADCDIV<6:0>} \\
\hline
\end{tabular}
\begin{tabular}{|llll}
\hline Legend: & \(H C=\) Hardware Set & \(H S=\) Hardware Cleared \(r=\) Reserved \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0 '=\) Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31 BGVRRDY: Band Gap Voltage/ADC Reference Voltage Status bit
1 = Both band gap voltage and ADC reference voltages (VREF) are ready
\(0=\) Either or both band gap voltage and ADC reference voltages (VREF) are not ready
Data processing is valid only after BGVRRDY is set by hardware, so the application code must check that the BGVRRDY bit is set to ensure data validity. This bit set to ' 0 ' when ON (ADCCON1<15>) \(=0\).
REFFLT: Band Gap/VREF/AVdd BOR Fault Status bit
1 = Fault in band gap or the VREF voltage while the ON bit (ADCCON1<15>) was set. Most likely a band gap or VREF fault will be caused by a BOR of the analog VDD supply.
\(0=\) Band gap and VREF voltage are working properly
This bit is cleared when the ON bit \((\operatorname{ADCCON} 1<15>)=0\) and the BGVRRDY bit \(=1\).
bit 29 EOSRDY: End of Scan Interrupt Status bit
1 = All analog inputs are considered for scanning through the scan trigger (all analog inputs specified in the ADCCSS1 and ADCCSS2 registers) have completed scanning
\(0=\) Scanning has not completed
This bit is cleared when ADCCON2<31:24> are read in software.
bit 28-26 CVDCPL<2:0>: Capacitor Voltage Divider (CVD) Setting bits
\(111=7\) * \(2.5 \mathrm{pF}=17.5 \mathrm{pF}\)
\(110=6\) * \(2.5 \mathrm{pF}=15 \mathrm{pF}\)
\(101=5\) * \(2.5 \mathrm{pF}=12.5 \mathrm{pF}\)
\(100=4\) * \(2.5 \mathrm{pF}=10 \mathrm{pF}\)
\(011=3\) * \(2.5 \mathrm{pF}=7.5 \mathrm{pF}\)
\(010=2\) * \(2.5 \mathrm{pF}=5 \mathrm{pF}\)
\(001=1 * 2.5 \mathrm{pF}=2.5 \mathrm{pF}\)
\(000=0\) * \(2.5 \mathrm{pF}=0 \mathrm{pF}\)
Note: These bits are available only on shared ADC7 inputs AN6-AN49. Once enabled (CVDCPL<2:0>) > 000), the internal capacitors are internally connected to all ADC7 inputs. To determine user ADC sampling time requirements (SAMC<9:0> bits (ADCCON2<25:16>)) with CVDCPL selection, refer to Table 36-41: "ADC Sample Times with CVD Enabled".
```

REGISTER 25-2: ADCCON2: ADC CONTROL REGISTER 2 (CONTINUED)
bit 25-16 SAMC<9:0>: Sample Time for the Shared ADC (ADC7) bits
1111111111 = 1025 TAD
•
.
0000000001 = 3 TAD
0000000000 = 2 TAD
Where TAD = period of the ADC conversion clock for the Shared ADC (ADC7) controlled by the
ADCDIV<6:0> bits.
Note: Unlike the High-Speed Class 1 ADC modules, the trigger event for the shared Class 3 ADC7 module initiates the SAMC sampling sequence, rather than the convert sequence.
Shared ADC7 Throughput rate:
$=((1 /(($ Sample time + Conversion Time)(TAD))) / Number of ADC inputs used in scan list)
$=((1 /((S A M C+$ Number of Bit Resolution +1$)($ TAD $))) /$ Number of ADC inputs used in scan list $)$

```

\section*{Example:}
```

Scan mode enabled with two ANx inputs in the scan list (i.e., ADCCSSx<CSSy>),
SAMC = 4 TAD, 12-bit mode, TAD $=16.667 \mathrm{~ns}=60 \mathrm{MHz}$ :
Throughput rate $=((1 /((4+12+1)(16.667 \mathrm{~ns}))) / 2)$

$$
\begin{aligned}
& =((1 /(17 * 16.667 \mathrm{~ns})) / 2) \\
& =1.764706 \mathrm{msps}
\end{aligned}
$$

bit 15 BGVRIEN: Band Gap/Vref Voltage Ready Interrupt Enable bit
1 = Interrupt will be generated when the BGVRDDY bit is set
$0=$ No interrupt is generated when the BGVRRDY bit is set
bit 14 REFFLTIEN: Band Gap/VREF Voltage Fault Interrupt Enable bit
1 = Interrupt will be generated when the REFFLT bit is set
$0=$ No interrupt is generated when the REFFLT bit is set
bit 13 EOSIEN: End of Scan Interrupt Enable bit
1 = Interrupt will be generated when EOSRDY bit is set
$0=$ No interrupt is generated when the EOSRDY bit is set
bit 12 ADCEIOVR: Early Interrupt Request Override bit
1 = Early interrupt generation is overridden and interrupt generation is controlled by the ADCGIRQEN1 and ADCGIRQEN2 registers
0 = Early interrupt generation is not overridden and interrupt generation is controlled by the ADCEIEN1 and ADCEIEN2 registers
Unimplemented: Read as ' 0 '
bit 10-8 ADCEIS<2:0>: Shared ADC (ADC7) Early Interrupt Select bits
These bits select the number of clocks (TAD7) prior to the arrival of valid data that the associated interrupt is generated.
111 = The data ready interrupt is generated 8 ADC clocks prior to end of conversion
$110=$ The data ready interrupt is generated 7 ADC clocks prior to end of conversion
-
-
001 = The data ready interrupt is generated 2 ADC module clocks prior to end of conversion
$000=$ The data ready interrupt is generated 1 ADC module clock prior to end of conversion

```

Note: All options are available when the selected resolution, set by the SELRES<1:0> bits (ADCCON1<22:21>), is 12 -bit or 10 -bit. For a selected resolution of 8 -bit, options from ' 000 ' to ' 101 ' are valid. For a selected resolution of 6 -bit, options from ' 000 ' to ' 011 ' are valid.

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 25-2: ADCCON2: ADC CONTROL REGISTER 2 (CONTINUED)}
bit 6-0
ADCDIV<6:0>: Shared ADC (ADC7) Clock Divider bits
\(1111111=254\) * \(\mathrm{TQ}=\) TAD
-
\(0000011=6\) * \(T Q=\) TAD
\(0000010=4\) * \(\mathrm{TQ}=\mathrm{TAD}\)
\(0000001=2\) * \(\mathrm{TQ}=\mathrm{TAD}\)
0000000 = Reserved
The ADCDIV<6:0> bits divide the ADC control clock (TQ) to generate the clock for the Shared ADC, ADC7 (TAD7).

REGISTER 25-3: ADCCON3: ADC CONTROL REGISTER 3
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
26 / 18 / 10 / 2
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{2}{|l|}{ADCSEL<1:0>} & \multicolumn{6}{|c|}{CONCLKDIV<5:0>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & DIGEN7 & - & DIGEN5 & DIGEN4 & DIGEN3 & DIGEN2 & DIGEN1 & DIGEN0 \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R-0, HS, HC & R/W-0 & R-0, HS, HC \\
\hline & \multicolumn{3}{|c|}{VREFSEL<2:0>} & TRGSUSP & UPDIEN & UPDRDY & SAMP \({ }^{(1,2,3,4)}\) & RQCNVRT \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R-0, HS, HC & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & GLSWTRG & GSWTRG & \multicolumn{6}{|c|}{ADINSEL<5:0>} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & HC = Hardware Set & HS = Hardware Cleared \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & ' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-30 ADCSEL<1:0>: Analog-to-Digital Clock Source (TCLK) bits
11 = SYSCLK (Required if using DMA for ADC)
10 = REFCLK3
01 = FRC
\(00=\) PBCLK5
bit 29-24 CONCLKDIV<5:0>: Analog-to-Digital Control Clock (TQ) Divider bits
\(111111=126\) * TCLK \(=\) TQ
-
-
\(000011=6 *\) TCLK \(=\) TQ
\(000010=4\) * TCLK \(=\) TQ
\(000001=2\) * TcLK \(=\) TQ
\(000000=\) TCLK \(=\) TQ
bit 23 DIGEN7: Shared ADC (ADC7) Digital Enable bit
1 = ADC7 is digital enabled
\(0=\) ADC7 is digital disabled
bit 22 Unimplemented: Read as ' 0 '
bit 21 DIGEN5: ADC5 Digital Enable bit
\(1=\) ADC5 is digital enabled (required for active operation)
\(0=\) ADC5 is digital disabled (power-saving mode)
bit 20 DIGEN4: ADC4 Digital Enable bit
\(1=\) ADC4 is digital enabled (required for active operation)
\(0=\) ADC4 is digital disabled (power-saving mode)
Note 1: The SAMP bit has the highest priority and setting this bit will keep the S\&H circuit in Sample mode until the bit is cleared. Also, usage of the SAMP bit will cause settings of SAMC<9:0> bits (ADCCON2<25:16>) to be ignored.
2: The SAMP bit only connects analog inputs to the shared ADC, ADC7. All Class 1 analog inputs are not affected by the SAMP bit.
3: The SAMP bit is not a self-clearing bit and it is the responsibility of application software to first clear this bit and only after setting the RQCNVRT bit to start the analog-to-digital conversion (ADC).
4: Normally, when the SAMP and RQCNVRT bits are used by software routines, all TRGSRCx<4:0> bits and STRGSRC<4:0> bits should be set to ' 00000 ' to disable all external hardware triggers and prevent them from interfering with the software-controlled sampling command signal SAMP and with the softwarecontrolled trigger RQCNVRT.

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 25-3: ADCCON3: ADC CONTROL REGISTER 3 (CONTINUED)}
bit 19 DIGEN3: ADC3 Digital Enable bit
\(1=\) ADC3 is digital enabled (required for active operation)
\(0=\) ADC3 is digital disabled (power-saving mode)
bit 18 DIGEN2: ADC2 Digital Enable bit
1 = ADC2 is digital enabled (required for active operation)
\(0=\) ADC2 is digital disabled (power-saving mode)
bit 17 DIGEN1: ADC1 Digital Enable bit
1 = ADC1 is digital enabled (required for active operation)
\(0=\) ADC1 is digital disabled (power-saving mode)
bit 16 DIGENO: ADCO Digital Enable bit
\(1=\) ADCO is digital enabled (required for active operation)
0 = ADC0 is digital disabled (power-saving mode)
bit 15-13 VREFSEL<2:0>: Voltage Reference (VREF) Input Selection bits
\begin{tabular}{|c|c|c|}
\hline VREFSEL<2:0> & ADC VREFH & ADC VREFL \\
\hline \hline \(1 \times x\) & Reserved & Reserved \\
\hline 011 & VREF+ & VREF- \\
\hline 010 & AVDD & VREF- \\
\hline 001 & VREF+ & AVSS \\
\hline 000 & AVDD & AVSS \\
\hline
\end{tabular}
bit 12 TRGSUSP: Trigger Suspend bit
1 = Triggers are blocked from starting a new analog-to-digital conversion, but the ADC module is not disabled 0 = Triggers are not blocked
bit 11 UPDIEN: Update Ready Interrupt Enable bit
1 = Interrupt will be generated when the UPDRDY bit is set by hardware
\(0=\) No interrupt is generated
bit 10 UPDRDY: ADC Update Ready Status bit
1 = ADC SFRs can be updated
0 = ADC SFRs cannot be updated
Note: This bit is only active while the TRGSUSP bit is set and there are no more running conversions of any ADC modules.
bit 9 SAMP: Shared ADC7 Analog Input Sampling Enable bit \({ }^{(1,2,3,4)}\)
1 = The ADC S\&H amplifier is sampling
\(0=\) The ADC S\&H amplifier is holding
bit \(8 \quad\) RQCNVRT: Individual ADC Input Conversion Request bit
This bit and its associated ADINSEL<5:0> bits enable the user to individually request an analog-to-digital conversion of an analog input through software.
\(1=\) Trigger the conversion of the selected ADC input as specified by the ADINSEL<5:0> bits
\(0=\) Do not trigger the conversion
Note: This bit is automatically cleared in the next ADC clock cycle.

Note 1: The SAMP bit has the highest priority and setting this bit will keep the S\&H circuit in Sample mode until the bit is cleared. Also, usage of the SAMP bit will cause settings of SAMC \(<9: 0>\) bits (ADCCON2<25:16>) to be ignored.
2: The SAMP bit only connects analog inputs to the shared ADC, ADC7. All Class 1 analog inputs are not affected by the SAMP bit.
3: The SAMP bit is not a self-clearing bit and it is the responsibility of application software to first clear this bit and only after setting the RQCNVRT bit to start the analog-to-digital conversion (ADC).
4: Normally, when the SAMP and RQCNVRT bits are used by software routines, all TRGSRCx<4:0> bits and STRGSRC<4:0> bits should be set to ' 000000 ' to disable all external hardware triggers and prevent them from interfering with the software-controlled sampling command signal SAMP and with the softwarecontrolled trigger RQCNVRT.

\section*{REGISTER 25-3: ADCCON3: ADC CONTROL REGISTER 3 (CONTINUED)}
bit 7 GLSWTRG: Global Level Software Trigger bit
1 = Trigger conversion for ADC inputs that have selected the GLSWTRG bit as the trigger signal, either through the associated TRGSRC<4:0> bits in the ADCTRGx registers or through the STRGSRC<4:0> bits in the ADCCON1 register
\(0=\) Do not trigger an analog-to-digital conversion
bit 6 GSWTRG: Global Software Trigger bit
1 = Trigger conversion for ADC inputs that have selected the GSWTRG bit as the trigger signal, either through the associated TRGSRC<4:0> bits in the ADCTRGx registers or through the STRGSRC<4:0> bits in the ADCCON1 register
\(0=\) Do not trigger an analog-to-digital conversion
Note: This bit is automatically cleared in the next ADC clock cycle.

Note 1: The SAMP bit has the highest priority and setting this bit will keep the S\&H circuit in Sample mode until the bit is cleared. Also, usage of the SAMP bit will cause settings of SAMC<9:0> bits (ADCCON2<25:16>) to be ignored.
2: The SAMP bit only connects analog inputs to the shared ADC, ADC7. All Class 1 analog inputs are not affected by the SAMP bit.
3: The SAMP bit is not a self-clearing bit and it is the responsibility of application software to first clear this bit and only after setting the RQCNVRT bit to start the analog-to-digital conversion (ADC).
4: Normally, when the SAMP and RQCNVRT bits are used by software routines, all TRGSRCx<4:0> bits and STRGSRC<4:0> bits should be set to ' 00000 ' to disable all external hardware triggers and prevent them from interfering with the software-controlled sampling command signal SAMP and with the softwarecontrolled trigger RQCNVRT.

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 25-3: ADCCON3: ADC CONTROL REGISTER 3 (CONTINUED)}
bit 5-0 ADINSEL<5:0>: Analog Input Select bits
These bits select the analog input to be converted when the RQCNVRT bit is set.
111111 = Reserved
-
.
110110 = Reserved
110101 = CTMU Temperature Sensor (internal AN53)
\(110100=\) Vвat/2 (internal AN52)
110011 = Reserved
110010 = IVREF 1.2 V (internal AN50)
110001 = AN49
-
\(\stackrel{\rightharpoonup}{\circ}\)
101101 = AN45
101100 = Reserved
.
.
101010 = Reserved
101001 = AN41
.
-
100001 = AN33
100000 = Reserved
-
.
011100 = Reserved
011011 = AN27
-
.
000000 = ANO
Note: AN20-AN23, AN33-AN41, and AN45-AN47 are not available on 64-pin devices. Refer to TABLE 1-1: "ADC Analog Pinout I/O Descriptions" for details.

Note 1: The SAMP bit has the highest priority and setting this bit will keep the S\&H circuit in Sample mode until the bit is cleared. Also, usage of the SAMP bit will cause settings of SAMC<9:0> bits (ADCCON2<25:16>) to be ignored.
2: The SAMP bit only connects analog inputs to the shared ADC, ADC7. All Class 1 analog inputs are not affected by the SAMP bit.
3: The SAMP bit is not a self-clearing bit and it is the responsibility of application software to first clear this bit and only after setting the RQCNVRT bit to start the analog-to-digital conversion (ADC).
4: Normally, when the SAMP and RQCNVRT bits are used by software routines, all TRGSRCx<4:0> bits and STRGSRC<4:0> bits should be set to ' 000000 ' to disable all external hardware triggers and prevent them from interfering with the software-controlled sampling command signal SAMP and with the softwarecontrolled trigger RQCNVRT.

REGISTER 25-4: ADCTRGMODE: ADC TRIGGERING MODE FOR DEDICATED ADC REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & \multicolumn{2}{|l|}{SH5ALT<1:0>} & \multicolumn{2}{|l|}{SH4ALT<1:0>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{2}{|l|}{SH3ALT<1:0>} & \multicolumn{2}{|l|}{SH2ALT<1:0>} & \multicolumn{2}{|l|}{SH1ALT<1:0>} & \multicolumn{2}{|l|}{SH0ALT<1:0>} \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & STRGEN5 & STRGEN4 & STRGEN3 & STRGEN2 & STRGEN1 & STRGEN0 \\
\hline \multirow{2}{*}{7:0} & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & SSAMPEN5 & SSAMPEN4 & SSAMPEN3 & SSAMPEN2 & SSAMPEN1 & SSAMPENO \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
bit 31-28 Unimplemented: Read as ' 0 '
bit 27-26 SH5ALT<1:0>: ADC5 Analog Input Select bit
\(11=\) AN25 \({ }^{(1)}\)
\(10=\) AN6 \(^{(1)}\)
\(01=A N 2^{(1)}\)
00 = AN5
bit 25-24 SH4ALT<1:0>: ADC4 Analog Input Select bit
\(11=\) ANO \({ }^{(1)}\)
\(10=\) AN \(9^{(1)}\)
\(01=A N 1{ }^{(1)}\)
00 = AN4
bit 23-22 SH3ALT<1:0>: ADC3 Analog Input Select bit
\(11=\) AN26 \({ }^{(1)}\)
\(10=\) AN8 \({ }^{(1)}\)
\(01=A N 0^{(1)}\)
\(00=\) AN3
bit 21-20 SH2ALT<1:0>: ADC2 Analog Input Select bit
\(11=\) AN25 \({ }^{(1)}\)
\(10=\) ANG \(^{(1)}\)
\(01=\) AN5 \({ }^{(1)}\)
\(00=\) AN2
bit 19-18 SH1ALT<1:0>: ADC1 Analog Input Select bit
\(11=\) ANO \(^{(1)}\)
\(10=\mathrm{AN7}^{(1)}\)
\(01=A N 4{ }^{(1)}\)
\(00=\) AN1
bit 17-16 SH0ALT<1:0>: ADC0 Analog Input Select bit
\[
\begin{aligned}
& 11=\text { AN }^{(1)} 4^{(1)} \\
& 10=\text { AN5 } \\
& (1) \\
& 01=\text { AN3 } \\
& 00 \\
& 00
\end{aligned}
\]
bit 15-14 Unimplemented: Read as ' 0 '
Note 1: Regardless of which alternate input is selected by SHxALT, for ADCO-ADC5 only, all control and results are handled by the native SHxALT = ‘ 0 b00 input. For example, SH0ALT = ‘ \(0 \mathrm{~b} 11=\) AN24. However, from a software and silicon hardware control and results register perspective, the user must initialize the ADC0 module as if AN24 were actually ANO.

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 25-4: ADCTRGMODE: ADC TRIGGERING MODE FOR DEDICATED ADC REGISTER}
bit 13 STRGEN5: ADC5 Presynchronized Triggers bit
1 = ADC5 uses presynchronized triggers
0 = ADC5 does not use presynchronized triggers
bit 12 STRGEN4: ADC4 Presynchronized Triggers bit 1 = ADC4 uses presynchronized triggers 0 = ADC4 does not use presynchronized triggers
bit 11 STRGEN3: ADC3 Presynchronized Triggers bit 1 = ADC3 uses presynchronized triggers \(0=\) ADC3 does not use presynchronized triggers
bit 10 STRGEN2: ADC2 Presynchronized Triggers bit 1 = ADC2 uses presynchronized triggers 0 = ADC2 does not use presynchronized triggers
bit 9 STRGEN1: ADC1 Presynchronized Triggers bit 1 = ADC1 uses presynchronized triggers \(0=\) ADC1 does not use presynchronized triggers
bit 8 STRGENO: ADC0 Presynchronized Triggers bit 1 = ADC0 uses presynchronized triggers 0 = ADC0 does not use presynchronized triggers
bit 7-6 Unimplemented: Read as ‘0’
bit 5 SSAMPEN5: ADC5 Synchronous Sampling bit
1 = ADC5 uses synchronous sampling for the first sample after being idle or disabled 0 = ADC5 does not use synchronous sampling
bit 4 SSAMPEN4: ADC4 Synchronous Sampling bit
1 = ADC4 uses synchronous sampling for the first sample after being idle or disabled
0 = ADC4 does not use synchronous sampling
bit 3 SSAMPEN3: ADC3 Synchronous Sampling bit
1 = ADC3 uses synchronous sampling for the first sample after being idle or disabled
0 = ADC3 does not use synchronous sampling
bit 2 SSAMPEN2: ADC2Synchronous Sampling bit
1 = ADC2 uses synchronous sampling for the first sample after being idle or disabled
0 = ADC2 does not use synchronous sampling
bit 1 SSAMPEN1: ADC1 Synchronous Sampling bit
1 = ADC1 uses synchronous sampling for the first sample after being idle or disabled
0 = ADC1 does not use synchronous sampling
bit 0 SSAMPENO: ADCO Synchronous Sampling bit
1 = ADC0 uses synchronous sampling for the first sample after being idle or disabled 0 = ADCO does not use synchronous sampling

Note 1: Regardless of which alternate input is selected by SHxALT, for ADCO-ADC5 only, all control and results are handled by the native SHxALT = ‘0b00 input. For example, SH0ALT = ‘ 0 b 11 = AN24. However, from a software and silicon hardware control and results register perspective, the user must initialize the ADCO module as if AN24 were actually ANO.

REGISTER 25-5: ADCIMCON1: ADC INPUT MODE CONTROL REGISTER 1
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{ Bit Range } & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\cline { 2 - 10 } & DIFF15 & SIGN15 & DIFF14 & SIGN14 & DIFF13 & SIGN13 & DIFF12 & SIGN12 \\
\hline \multirow{2}{*}{\(23: 16\)} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\cline { 2 - 10 } & DIFF11 & SIGN11 & DIFF10 & SIGN10 & DIFF9 & SIGN9 & DIFF8 & SIGN8 \\
\hline \multirow{2}{*}{\(15: 8\)} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\cline { 2 - 10 } & DIFF7 & SIGN7 & DIFF6 & SIGN6 & DIFF5 & SIGN5 & DIFF4 & SIGN4 \\
\hline \multirow{2}{*}{\(7: 0\)} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\cline { 2 - 10 } & DIFF3 & SIGN3 & DIFF2 & SIGN2 & DIFF1 & SIGN1 & DIFF0 & SIGN0 \\
\hline
\end{tabular}
\begin{tabular}{|lll}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 31 DIFF15: AN15 Mode bit
1 = Selects AN15 differential input pair as AN15+ and AN1-
\(0=\) AN15 is using Single-ended mode
bit 30
SIGN:15 AN15 Signed Data Mode bit
1 = AN15 is using Signed Data mode
\(0=\) AN15 is using Unsigned Data mode
bit 29
DIFF14: AN14 Mode bit
1 = Selects AN14 differential input pair as AN14+ and AN1-
\(0=\) AN14 is using Single-ended mode
bit 28
SIGN14: AN14 Signed Data Mode bit
1 = AN14 is using Signed Data mode
\(0=\) AN14 is using Unsigned Data mode
bit 27 DIFF13: AN13 Mode bit
1 = Selects AN13 differential input pair as AN13+ and AN1-
\(0=\) AN13 is using Single-ended mode
bit 26 SIGN13: AN13 Signed Data Mode bit
\(1=\) AN13 is using Signed Data mode
0 = AN13 is using Unsigned Data mode
bit 25 DIFF12: AN12 Mode bit
1 = Selects AN12 differential input pair as AN12+ and AN1-
\(0=\) AN12 is using Single-ended mode
bit 24 SIGN12: AN12 Signed Data Mode bit
\(1=\) AN12 is using Signed Data mode
0 = AN12 is using Unsigned Data mode
bit 23
DIFF11: AN11 Mode bit
1 = Selects AN11 differential input pair as AN11+ and AN1-
\(0=\) AN11 is using Single-ended mode
bit 22
SIGN11: AN11 Signed Data Mode bit
1 = AN11 is using Signed Data mode
\(0=\) AN11 is using Unsigned Data mode

\section*{PIC32MK GP/MC Family}
```

REGISTER 25-5: ADCIMCON1: ADC INPUT MODE CONTROL REGISTER }1\mathrm{ (CONTINUED)
bit 21 DIFF10: AN10 Mode bit
1 = Selects AN10 differential input pair as AN10+ and AN1-
0 = AN10 is using Single-ended mode
bit 20 SIGN10: AN10 Signed Data Mode bit
1 = AN10 is using Signed Data mode
0 = AN10 is using Unsigned Data mode
DIFF9: AN9 Mode bit
1 = Selects AN9 differential input pair as AN9+ and AN1-
0 = AN9 is using Single-ended mode
SIGN9: AN9 Signed Data Mode bit
1 = AN9 is using Signed Data mode
0 = AN9 is using Unsigned Data mode
DIFF8: AN }8\mathrm{ Mode bit
1 = Selects AN8 differential input pair as AN8+ and AN1-
0 = AN8 is using Single-ended mode
SIGN8: AN8 Signed Data Mode bit
1 = AN8 is using Signed Data mode
0 = AN8 is using Unsigned Data mode
DIFF7: AN7 Mode bit
1 = Selects AN7 differential input pair as AN7+ and AN1-
0 = AN7 is using Single-ended mode
SIGN7: AN7 Signed Data Mode bit
1 = AN7 is using Signed Data mode
0 = AN7 is using Unsigned Data mode
DIFF6: AN6 Mode bit
1 = Selects AN6 differential input pair as AN6+ and AN1-
0 = AN6 is using Single-ended mode
SIGN6: AN6 Signed Data Mode bit
1 = AN6 is using Signed Data mode
0 = AN6 is using Unsigned Data mode
DIFF5: AN5 Mode bit
1 = Selects AN5 differential input pair as AN5+ and AN11-
0 = AN5 is using Single-ended mode
SIGN5: AN5 Signed Data Mode bit
1 = AN5 is using Signed Data mode
0 = AN5 is using Unsigned Data mode
bit 9
DIFF4: AN4 Mode bit
1 = Selects AN4 differential input pair as AN4+ and AN10-
0 = AN4 is using Single-ended mode
bit 8 SIGN4: AN4 Signed Data Mode bit
1 = AN4 is using Signed Data mode
0 = AN4 is using Unsigned Data mode
bit 7 DIFF3: AN3 Mode bit
1 = Selects AN3 differential input pair as AN3+ and AN27-
0 = AN3 is using Single-ended mode
SIGN3: AN3 Signed Data Mode bit
1 = AN3 is using Signed Data mode
0 = AN3 is using Unsigned Data mode

```
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{REGISTER 25-5: ADCIMCON1: ADC INPUT MODE CONTROL REGISTER 1 (CONTINUED)} \\
\hline bit 5 & DIFF2: AN2 Mode bit \\
\hline & 1 = Selects AN2 differential input pair as AN2+ and AN8- \\
\hline & \(0=\) AN2 is using Single-ended mode \\
\hline \multirow[t]{3}{*}{bit 4} & SIGN2: AN2 Signed Data Mode bit \\
\hline & 1 = AN2 is using Signed Data mode \\
\hline & \(0=\) AN2 is using Unsigned Data mode \\
\hline \multirow[t]{3}{*}{bit 3} & DIFF1: AN1 Mode bit \\
\hline & 1 = Selects AN1 differential input pair as AN1+ and AN7- \\
\hline & \(0=\) AN1 is using Single-ended mode \\
\hline \multirow[t]{3}{*}{bit 2} & SIGN1: AN1 Signed Data Mode bit \\
\hline & \(1=\) AN1 is using Signed Data mode \\
\hline & \(0=\) AN1 is using Unsigned Data mode \\
\hline \multirow[t]{3}{*}{bit 1} & DIFFO: ANO Mode bit \\
\hline & 1 = Selects AN0 differential input pair as AN0+ and AN6- \\
\hline & \(0=\) ANO is using Single-ended mode \\
\hline \multirow[t]{3}{*}{bit 0} & SIGNO: ANO Signed Data Mode bit \\
\hline & 1 = ANO is using Signed Data mode \\
\hline & \(0=\) ANO is using Unsigned Data mode \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

REGISTER 25-6: ADCIMCON2: ADC INPUT MODE CONTROL REGISTER 2
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
29 / 21 / 13 / 5
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & DIFF27 & SIGN27 & DIFF26 & SIGN26 & DIFF25 & SIGN25 & DIFF24 & SIGN24 \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & DIFF23 \({ }^{(1)}\) & SIGN23 \({ }^{(1)}\) & DIFF22 \({ }^{(1)}\) & SIGN22 \({ }^{(1)}\) & DIFF21 \({ }^{(1)}\) & SIGN21 \({ }^{(1)}\) & DIFF20 \({ }^{(1)}\) & SIGN20 \({ }^{(1)}\) \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & DIFF19 & SIGN19 & DIFF18 & SIGN18 & DIFF17 & SIGN17 & DIFF16 & SIGN16 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared \\
\end{tabular}
bit 31-24 Unimplemented: Read as '0'
bit 23 DIFF27: AN27 Mode bit
1 = Selects AN27 differential pair input as AN27+ and AN1-
\(0=\) AN27 is using Single-ended mode
bit 22 SIGN27: AN27 Signed Data Mode bit
1 = AN27 is using Signed Data mode
\(0=\) AN27 is using Unsigned Data mode
bit 21 DIFF26: AN26 Mode bit
1 = Selects AN26 differential pair input as AN26+ and AN1-
0 = AN26 is using Single-ended mode
bit 20 SIGN26: AN26 Signed Data Mode bit
1 = AN26 is using Signed Data mode
\(0=\) AN26 is using Unsigned Data mode
bit 19 DIFF25: AN25 Mode bit
1 = Selects AN25 differential pair input as AN25+ and AN1-
0 = AN25 is using Single-ended mode
bit 18 SIGN25: AN25 Signed Data Mode bit
1 = AN25 is using Signed Data mode
\(0=\) AN25 is using Unsigned Data mode
bit 17 DIFF24: AN24 Mode bit
1 = Selects AN24 differential pair input as AN24+ and AN1-
\(0=\) AN24 is using Single-ended mode
bit 16 SIGN24: AN24 Signed Data Mode bit
1 = AN24 is using Signed Data mode
0 = AN24 is using Unsigned Data mode
bit 15
DIFF23: AN23 Mode bit \({ }^{(1)}\)
1 = Selects AN23 differential pair input as AN23+ and AN1-
\(0=\) AN23 is using Single-ended mode

Note 1: This bit is not available on 64-pin devices.
```

REGISTER 25-6: ADCIMCON2: ADC INPUT MODE CONTROL REGISTER 2 (CONTINUED)
bit 14 SIGN23: AN23 Signed Data Mode bit (1)
1 = AN23 is using Signed Data mode
0 = AN23 is using Unsigned Data mode
bit 13 DIFF22: AN22 Mode bit (1)
1 = Selects AN22 differential pair input as AN22+ and AN1-
0 = AN22 is using Single-ended mode
bit 12 SIGN22: AN22 Signed Data Mode bit (1)
1 = AN22 is using Signed Data mode
0 = AN22 is using Unsigned Data mode
DIFF21: AN21 Mode bit (}\mp@subsup{}{}{(1)
1 = Selects AN21 differential pair input as AN21+ and AN1-
0 = AN21 is using Single-ended mode
bit 10 SIGN21: AN21 Signed Data Mode bit (1)
1 = AN21 is using Signed Data mode
0 = AN21 is using Unsigned Data mode
bit 9 DIFF20: AN20 Mode bit (1)
1 = Selects AN20 differential pair input as AN20+ and AN1-
0 = AN20 is using Single-ended mode
SIGN20: AN20 Signed Data Mode bit }\mp@subsup{}{}{(1)
1 = AN20 is using Signed Data mode
0 = AN20 is using Unsigned Data mode
bit 7 DIFF19: AN19 Mode bit
1 = Selects AN19 differential pair input as AN19+ and AN1-
0 = AN19 is using Single-ended mode
bit 6 SIGN19: AN19 Signed Data Mode bit
1 = AN19 is using Signed Data mode
0 = AN19 is using Unsigned Data mode
bit 5 DIFF18: AN18 Mode bit
1 = Selects AN18 differential pair input as AN18+ and AN1-
0 = AN18 is using Single-ended mode
bit 4 SIGN18: AN18 Signed Data Mode bit
1 = AN18 is using Signed Data mode
0 = AN18 is using Unsigned Data mode
bit 3 DIFF17: AN17 Mode bit
1 = Selects AN17 differential pair input as AN17+ and AN1-
0 = AN17 is using Single-ended mode
bit 2 SIGN17: AN17 Signed Data Mode bit
1 = AN17 is using Signed Data mode
0 = AN17 is using Unsigned Data mode
bit 1 DIFF16: AN16 Mode bit
1 = Selects AN16 differential pair input as AN16+ and AN1-
0 = AN16 is using Single-ended mode
bit 0 SIGN16: AN16 Signed Data Mode bit
1 = AN16 is using Signed Data mode
0 = AN16 is using Unsigned Data mode

```

Note 1: This bit is not available on 64 -pin devices.

\section*{PIC32MK GP/MC Family}

REGISTER 25-7: ADCIMCON3: ADC INPUT MODE CONTROL REGISTER 3
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c}
\text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 \\
\hline & DIFF47 \({ }^{(1)}\) & SIGN47 \({ }^{(1)}\) & DIFF46 \({ }^{(1)}\) & SIGN46 \({ }^{(1)}\) & DIFF45 \({ }^{(1)}\) & SIGN45 \({ }^{(1)}\) & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & DIFF41 \({ }^{(1)}\) & SIGN41 \({ }^{(1)}\) & DIFF40 \({ }^{(1)}\) & SIGN40 \({ }^{(1)}\) \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & DIFF39 \({ }^{(1)}\) & SIGN39 \({ }^{(1)}\) & DIFF38 \({ }^{(1)}\) & SIGN38 \({ }^{(1)}\) & DIFF37 \({ }^{(1)}\) & SIGN37 \({ }^{(1)}\) & DIFF36 \({ }^{(1)}\) & SIGN36 \({ }^{(1)}\) \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 \\
\hline & DIFF35 \({ }^{(1)}\) & SIGN35 \({ }^{(1)}\) & DIFF34 \({ }^{(1)}\) & SIGN34 \({ }^{(1)}\) & DIFF33 \({ }^{(1)}\) & SIGN33 \({ }^{(1)}\) & - & - \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\(x=\) Bit is unknown
\end{tabular}
bit 31 DIFF47: AN47 Mode bit \({ }^{(1)}\)
1 = Selects AN47 differential input pair as AN47+ and AN1-
\(0=\) AN47 is using Single-ended mode
bit \(30 \quad\) SIGN47: AN47 Signed Data Mode bit \({ }^{(1)}\)
1 = AN41 is using Signed Data mode
\(0=\) AN41 is using Unsigned Data mode
bit 29 DIFF46: AN46 Mode bit \({ }^{(1)}\)
1 = Selects AN46 differential input pair as AN46+ and AN1-
\(0=\) AN41 is using Single-ended mode
bit 28 SIGN46: AN46 Signed Data Mode bit \({ }^{(1)}\)
1 = AN46 is using Signed Data mode
0 = AN46 is using Unsigned Data mode
bit 27 DIFF45: AN45 Mode bit \({ }^{(1)}\)
1 = Selects AN45 differential input pair as AN45+ and AN1-
\(0=\) AN45 is using Single-ended mode
bit 26
SIGN46: AN45 Signed Data Mode bit \({ }^{(1)}\)
1 = AN45 is using Signed Data mode
0 = AN45 is using Unsigned Data mode
bit 25-20 Unimplemented: Read as '0'
bit 19 DIFF41: AN41 Mode bit \({ }^{(1)}\)
1 = Selects AN41 differential input pair as AN41+ and AN1-
\(0=\) AN41 is using Single-ended mode
bit 18 SIGN41: AN41 Signed Data Mode bit \({ }^{(1)}\)
1 = AN41 is using Signed Data mode
0 = AN41 is using Unsigned Data mode
bit 17 DIFF40: AN40 Mode bit \({ }^{(1)}\)
1 = Selects AN40 differential input pair as AN40+ and AN1-
\(0=\) AN40 is using Single-ended mode
bit 16 SIGN40: AN40 Signed Data Mode bit \({ }^{(1)}\)
1 = AN40 is using Signed Data mode
0 = AN40 is using Unsigned Data mode
Note 1: This bit is not available on 64-pin devices.


Note 1: This bit is not available on 64-pin devices.

\section*{PIC32MK GP/MC Family}

REGISTER 25-8: ADCIMCON4: ADC INPUT MODE CONTROL REGISTER 4
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c|}
\text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
\text { 29/21/13/5 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & DIFF49 & SIGN49 & DIFF48 & SIGN48 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' Bit is cleared \\
\hline
\end{tabular}
bit 31-4 Unimplemented: Read as '0'
bit 3 DIFF49: AN49 Mode bit
1 = Selects AN49 differential input pair as AN49+ and AN1-
0 = AN49 is using Single-ended mode
bit 2 SIGN49: AN41 Signed Data Mode bit
1 = AN49 is using Signed Data mode
0 = AN49 is using Unsigned Data mode
bit 1 DIFF48: AN48 Mode bit
1 = Selects AN40 differential input pair as AN48+ and AN1-
\(0=\) AN48 is using Single-ended mode
bit \(0 \quad\) SIGN48: AN48 Signed Data Mode bit
1 = AN48 is using Signed Data mode
\(0=\) AN48 is using Unsigned Data mode

\section*{PIC32MK GP/MC Family}

REGISTER 25-9: ADCGIRQEN1: ADC GLOBAL INTERRUPT ENABLE REGISTER 1
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 27/19/11/3 }}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & AGIEN27 & AGIEN26 & AGIEN25 & AGIEN24 \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & AGIEN23 \({ }^{(1)}\) & AGIEN22 \({ }^{(1)}\) & AGIEN21 \({ }^{(1)}\) & AGIEN20 \({ }^{(1)}\) & AGIEN19 & AGIEN18 & AGIEN17 & AGIEN16 \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & AGIEN15 & AGIEN14 & AGIEN13 & AGIEN12 & AGIEN11 & AGIEN10 & AGIEN9 & AGIEN8 \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & AGIEN7 & AGIEN6 & AGIEN5 & AGIEN4 & AGIEN3 & AGIEN2 & AGIEN1 & AGIENO \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{llll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared & \(x=\) Bit is unknown
\end{tabular}
bit 31-28 Unimplemented: Read as ' 0 '
bit 27-0 AGIEN27:AGIEN0: ADC Global Interrupt Enable bits
1 = Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)
\(0=\) Interrupts are disabled
Note 1: This bit is not available on 64-pin devices.

\section*{PIC32MK GP/MC Family}

REGISTER 25-10: ADCGIRQEN2: ADC GLOBAL INTERRUPT ENABLE REGISTER 2
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & Bit
\(31 / 23 / 15 / 7\) & \[
\begin{gathered}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{array}{c|}
\hline \text { Bit } \\
26 / 18 / 10 / 2
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & AGIEN53 & AGIEN52 & AGIEN51 & AGIEN50 & AGIEN49 & AGIEN48 \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline & AGIEN47 \({ }^{(1)}\) & AGIEN46 \({ }^{(1)}\) & AGIEN45 \({ }^{(1)}\) & - & - & - & AGIEN41 \({ }^{(1)}\) & AGIEN40 \({ }^{(1)}\) \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 \\
\hline & AGIEN39 \({ }^{(1)}\) & AGIEN38 \({ }^{(1)}\) & AGIEN37 \({ }^{(1)}\) & AGIEN36 \({ }^{(1)}\) & AGIEN35 \({ }^{(1)}\) & AGIEN34 \({ }^{(1)}\) & AGIEN33 \({ }^{(1)}\) & - \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared
\end{tabular} \(\mathrm{x=} \mathrm{Bit} \mathrm{is} \mathrm{unknown}\)

\section*{bit 31-22 Unimplemented: Read as ' 0 '}
bit 21-13 AGIEN53:AGIEN45 ADC Global Interrupt Enable bits
1 = Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT2 register)
\(0=\) Interrupts are disabled
bit 12-10 Unimplemented: Read as ' 0 '
bit 9-1 AGIEN41:AGIEN33 ADC Global Interrupt Enable bits
1 = Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT2 register)
\(0=\) Interrupts are disabled
bit \(0 \quad\) Unimplemented: Read as ' 0 '

Note 1: This bit is not available on 64 -pin devices.

REGISTER 25-11: ADCCSS1: ADC COMMON SCAN SELECT REGISTER 1
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{array}{|c|}
\text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{25 / 17 / 9 / 1}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & CSS27 & CSS26 & CSS25 & CSS24 \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & CSS23 \({ }^{(1)}\) & CSS22 \({ }^{(1)}\) & CSS21 \({ }^{(1)}\) & CSS20 \({ }^{(1)}\) & CSS19 & CSS18 & CSS17 & CSS16 \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & CSS15 & CSS14 & CSS13 & CSS12 & CSS11 & CSS10 & CSS9 & CSS8 \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & CSS7 & CSS6 & CSS5 & CSS4 & CSS3 & CSS2 & CSS1 & CSSO \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-28 Unimplemented: Read as ' 0 '
bit 27-0 CSS27:CSS0: Analog Common Scan Select bits
Analog inputs AN27-AN6 are always Class 3 shared ADC7.
1 = Select ANx for input scan (i.e., ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)
\(0=\) Skip AN \(x\) for input scan

Note 1: This bit is not available on 64 -pin devices.

Note 1: In addition to setting the appropriate bits in this register, Class 1 and Class 2 analog inputs must select the STRIG input as the trigger source if they are to be scanned through the CSSx bits. Refer to the bit descriptions in the ADCTRGx registers for selecting the STRIG option.
2: If a Class 1 or Class 2 input is included in the scan by setting the CSSx bit to ' 1 ' and by setting the TRGSRCx<4:0> bits to STRIG mode (' 0 b 11 ), the user application must ensure that no other triggers are generated for that input using the RQCNVRT bit in the ADCCON3 register or the hardware input or any digital filter. Otherwise, the scan behavior is unpredictable.

\section*{PIC32MK GP/MC Family}

REGISTER 25-12: ADCCSS2: ADC COMMON SCAN SELECT REGISTER 2
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-O & U-0 & R/W-0 & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & CSS53 \({ }^{(2)}\) & CSS52 \({ }^{(2)}\) & - & CSS50 \({ }^{(2)}\) & CSS49 & CSS48 \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline & CSS47 \({ }^{(1)}\) & CSS46 \({ }^{(1)}\) & CSS45 \({ }^{(1)}\) & - & - & - & CSS41 \({ }^{(1)}\) & CSS40 \({ }^{(1)}\) \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 \\
\hline & CSS39(1) & CSS38 \({ }^{(1)}\) & CSS37 \({ }^{(1)}\) & CSS36 \({ }^{(1)}\) & CSS35 \({ }^{(1)}\) & CSS34 \({ }^{(1)}\) & CSS33 \({ }^{(1)}\) & - \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & W \(=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & ' 1 ' \(=\) Bit is set & ' 0 ' = Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 31-22 Unimplemented: Read as '0’
bit 21-20 CSS53:CSS52: Analog Common Scan Select bits
1 = Select ANx for input scan
\(0=\) Skip AN \(x\) for input scan
bit 19 Unimplemented: Read as ' 0 '
bit 21-20 CSS50:CSS45: Analog Common Scan Select bits
1 = Select AN \(x\) for input scan
0 = Skip AN \(x\) for input scan
bit 9-1 CSS41:CSS33: Analog Common Scan Select bits
1 = Select AN \(x\) for input scan
\(0=\) Skip AN \(x\) for input scan
bit \(0 \quad\) Unimplemented: Read as ' 0 '

Note 1: This bit is not available on 64-pin devices.
2: CSS50-CSS53 are internal analog inputs with respect to (IVREF, IVref Temp, Vbat/2, and CTMU Temp).

REGISTER 25-13: ADCDSTAT1: ADC DATA READY STATUS REGISTER 1
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
28 / 20 / 12 / 4 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
26 / 18 / 10 / 2
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC \\
\hline & & & & & AIRDY27 & AIRDY26 & AIRDY25 & AIRDY24 \\
\hline \multirow[b]{2}{*}{23:16} & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC \\
\hline & AIRDY23 \({ }^{(1)}\) & AIRDY22 \({ }^{(1)}\) & AIRDY21 \({ }^{(1)}\) & AIRDY20 \({ }^{(1)}\) & AIRDY19 & AIRDY18 & AIRDY17 & AIRDY16 \\
\hline \multirow[t]{2}{*}{15:8} & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC \\
\hline & AIRDY15 & AIRDY14 & AIRDY13 & AIRDY12 & AIRDY11 & AIRDY10 & AIRDY9 & AIRDY8 \\
\hline \multirow[b]{2}{*}{7:0} & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC \\
\hline & AIRDY7 & AIRDY6 & AIRDY5 & AIRDY4 & AIRDY3 & AIRDY2 & AIRDY1 & AIRDY0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(H S=\) Hardware Set & \(H C=\) Hardware Cleared \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-28 Unimplemented: Read as ' 0 '
bit 27-0 AIRDY27:AIRDY0: Conversion Data Ready for Corresponding Analog Input Ready bits
1 = This bit is set when converted data is ready in the data register
\(0=\) This bit is cleared when the associated data register is read
Note 1: This bit is not available on 64-pin devices.

REGISTER 25-14: ADCDSTAT2: ADC DATA READY STATUS REGISTER 2
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC \\
\hline & - & - & AIRDY53 & AIRDY52 & AIRDY51 & AIRDY50 & AIRDY49 & AIRDY48 \\
\hline \multirow[b]{2}{*}{15:8} & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & U-0 & U-0 & U-0 & R-0, HS, HC & R-0, HS, HC \\
\hline & AIRDY47 \({ }^{(1)}\) & AIRDY46 \({ }^{(1)}\) & AIRDY45 \({ }^{(1)}\) & - & - & - & AIRDY41 \({ }^{(1)}\) & AIRDY40 \({ }^{(1)}\) \\
\hline \multirow[b]{2}{*}{7:0} & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & U-0 \\
\hline & AIRDY39 \({ }^{(1)}\) & AIRDY38 \({ }^{(1)}\) & AIRDY37 \({ }^{(1)}\) & AIRDY36 \({ }^{(1)}\) & AIRDY35 \({ }^{(1)}\) & AIRDY34 \({ }^{(1)}\) & AIRDY33 \({ }^{(1)}\) & - \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & HS = Hardware Set & HC = Hardware Cleared \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & ' 1 ' = Bit is set & ' 0 ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-22 Unimplemented: Read as ' 0 '
bit 23-13 AIRDY53:AIRDY45: Conversion Data Ready for Corresponding Analog Input Ready bits
1 = This bit is set when converted data is ready in the data register
\(0=\) This bit is cleared when the associated data register is read
bit 12-10 Unimplemented: Read as ' 0 '
bit 23-13 AIRDY41:AIRDY33: Conversion Data Ready for Corresponding Analog Input Ready bits
1 = This bit is set when converted data is ready in the data register
\(0=\) This bit is cleared when the associated data register is read
Note 1: This bit is not available on 64-pin devices.

\section*{PIC32MK GP/MC Family}

REGISTER 25-15: ADCCMPENx: ADC DIGITAL COMPARATOR ' \(x\) ' ENABLE REGISTER (' \(x\) ' = 1 THROUGH 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & CMPE27 & CMPE26 & CMPE25 & CMPE24 \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & CMPE23 \({ }^{(1)}\) & CMPE22 \({ }^{(1)}\) & CMPE21 \({ }^{(1)}\) & CMPE20 \({ }^{(1)}\) & CMPE19 & CMPE18 & CMPE17 & CMPE16 \\
\hline \multirow{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & CMPE15 & CMPE14 & CMPE13 & CMPE12 & CMPE11 & CMPE10 & CMPE9 & CMPE8 \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & CMPE7 & CMPE6 & CMPE5 & CMPE4 & CMPE3 & CMPE2 & CMPE1 & CMPE0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-28 Unimplemented: Read as ' 0 '
bit 27-0 CMPE27:CMPE0: ADC Digital Comparator ' \(x\) ' Enable bits
These bits enable conversion results corresponding to the Analog Input to be processed by the Digital Comparator. CMPE0 enables AN0, CMPE1 enables AN1, and so on.

Note 1: This bit is not available on 64-pin devices.

Note 1: CMPE \(x=A N x\), where ' \(x\) ' \(=0-31\) (Digital Comparator inputs are limited to AN0 through AN31).
2: Changing the bits in this register while the Digital Comparator is enabled (ENDCMP =1) can result in unpredictable behavior.

REGISTER 25-16: ADCCMPx: ADC DIGITAL COMPARATOR ' \(x\) ' LIMIT VALUE REGISTER ( \(\times x\) ' = 1 THROUGH 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DCMPHI<15:8> \({ }^{(1,2,3)}\)} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DCMPHI<7:0>(1,2,3)} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DCMPLO<15:8> \({ }^{(1,2,3)}\)} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DCMPLO<7:0> \({ }^{(1,2,3)}\)} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
&
\end{tabular}
bit 31-16 DCMPHI<15:0>: Digital Comparator ' \(x\) ' High Limit Value bits \({ }^{(1,2,3)}\)
These bits store the high limit value, which is used by digital comparator for comparisons with ADC converted data.
bit 15-0 DCMPLO<15:0>: Digital Comparator ' \(x\) ' Low Limit Value bits \({ }^{(1,2,3)}\)
These bits store the low limit value, which is used by digital comparator for comparisons with ADC converted data.

Note 1: Changing theses bits while the Digital Comparator is enabled (ENDCMP =1) can result in unpredictable behavior.
2: The format of the limit values should match the format of the ADC converted value in terms of sign and fractional settings.
3: For Digital Comparator 0 used in CVD mode, the DCMPHI<15:0> and DCMPLO \(<15: 0>\) bits must always be specified in signed format, as the CVD output data is differential and is always signed.

\section*{PIC32MK GP/MC Family}

REGISTER 25-17: ADCFLTRx: ADC DIGITAL FILTER 'x' REGISTER ('x' = 1 THROUGH 6)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c}
\text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & Bit 26/18/10/2 & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R-0, HS, HC \\
\hline & AFEN & DATA16EN & DFMODE & \multicolumn{3}{|c|}{OVRSAM<2:0>} & AFGIEN & AFRDY \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{CHNLID<4:0>} \\
\hline \multirow[b]{2}{*}{15:8} & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC \\
\hline & \multicolumn{8}{|c|}{FLTRDATA<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC \\
\hline & \multicolumn{8}{|c|}{FLTRDATA<7:0>} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(H S=\) Hardware Set & \(H C=\) Hardware Cleared \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31 AFEN: Digital Filter ' \(x\) ' Enable bit
1 = Digital filter is enabled
0 = Digital filter is disabled and the AFRDY status bit is cleared
bit 30 DATA16EN: Filter Significant Data Length bit
1 = All 16 bits of the filter output data are significant
\(0=\) Only the first 12 bits are significant, followed by four zeros
Note: This bit is significant only if DFMODE \(=1\) (Averaging Mode) and FRACT (ADCCON1<23>) \(=1\) (Fractional Output Mode).
bit 29 DFMODE: ADC Filter Mode bit
1 = Filter ' \(x\) ' works in Averaging mode
\(0=\) Filter ' \(x\) ' works in Oversampling Filter mode (default)
bit 28-26 OVRSAM<2:0>: Oversampling Filter Ratio bits
If DFMODE is ' 0 ':
\(111=128\) samples (shift sum 3 bits to right, output data is in 15.1 format)
\(110=32\) samples (shift sum 2 bits to right, output data is in 14.1 format)
\(101=8\) samples (shift sum 1 bit to right, output data is in 13.1 format)
\(100=2\) samples (shift sum 0 bits to right, output data is in 12.1 format)
\(011=256\) samples (shift sum 4 bits to right, output data is 16 bits)
\(010=64\) samples (shift sum 3 bits to right, output data is 15 bits)
\(001=16\) samples (shift sum 2 bits to right, output data is 14 bits)
\(000=4\) samples (shift sum 1 bit to right, output data is 13 bits)
If DFMODE is ' 1 ':
\(111=256\) samples ( 256 samples to be averaged)
\(110=128\) samples ( 128 samples to be averaged)
\(101=64\) samples ( 64 samples to be averaged)
\(100=32\) samples ( 32 samples to be averaged)
\(011=16\) samples ( 16 samples to be averaged)
\(010=8\) samples ( 8 samples to be averaged)
\(001=4\) samples ( 4 samples to be averaged)
\(000=2\) samples ( 2 samples to be averaged)
bit 25 AFGIEN: Digital Filter ' \(x\) ' Interrupt Enable bit
1 = Digital filter interrupt is enabled and is generated by the AFRDY status bit
\(0=\) Digital filter is disabled
Note 1: This selection is not available on 64-pin devices.

\section*{REGISTER 25-17: ADCFLTRx: ADC DIGITAL FILTER ' \(x\) ' REGISTER (' \(x\) ' = 1 THROUGH 6) (CONTINUED) \\ bit 24 AFRDY: Digital Filter ' \(x\) ' Data Ready Status bit \\ \(1=\) Data is ready in the FLTRDATA<15:0> bits \\ \(0=\) Data is not ready}

Note: This bit is cleared by reading the FLTRDATA<15:0> bits or by disabling the Digital Filter module (by setting AFEN to ' 0 ').
bit 23-21 Unimplemented: Read as ' 0 '
bit 20-16 CHNLID<4:0>: Digital Filter Analog Input Selection bits
These bits specify the analog input to be used as the oversampling filter data source.
11111 = Reserved
.
.
11100 = Reserved
11011 = AN27 input
\(11010=\) AN26 input
11001 = AN25 input
\(11000=\) AN24 input
\(10111=\) AN23 \({ }^{(1)}\) input
\(10110=\) AN22 \({ }^{(1)}\) input
\(10101=\) AN21 \({ }^{(1)}\) input
\(10100=\) AN20 \({ }^{(1)}\) input
10011 = AN19 input
.
.
\(10110=\) AN6 input
00101 = ADC5 Module
00100 = ADC4 Module
00011 = ADC3 Module
00010 = ADC2 Module
00001 = ADC1 Module
00000 = ADCO Module
Note: Only the first 32 analog inputs (Class 1 and Class 2) can use a digital filter.
bit 15-0 FLTRDATA<15:0>: Digital Filter ' \(x\) ' Data Output Value bits
The filter output data is as per the fractional format set in the FRACT (ADCCON1<23>) bit. The FRACT bit should not be changed while the filter is enabled. Changing the state of the FRACT bit after the operation of the filter ended will not update the value of FLTRDATA<15:0> to reflect the new format.

Note 1: This selection is not available on 64-pin devices.

\section*{PIC32MK GP/MC Family}

REGISTER 25-18: ADCTRG1: ADC TRIGGER SOURCE 1 REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & Bit 31/23/15/7 & Bit
\[
30 / 22 / 14 / 6
\] & Bit 29/21/13/5 & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC3<4:0>} \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC2<4:0>} \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC1<4:0>} \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC0<4:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\end{tabular}
bit 31-29 Unimplemented: Read as ' 0 '
bit 28-24 TRGSRC3<4:0>: Trigger Source for Conversion of ADC3 Module Select bits
11111 = Reserved
11110 = Reserved
11101 = PWM Generator 6 Current-Limit (Motor Control Variants Only)
11100 = PWM Generator 5 Current-Limit (Motor Control Variants Only)
11011 = PWM Generator 4 Current-Limit (Motor Control Variants Only)
11010 = PWM Generator 3 Current-Limit (Motor Control Variants Only)
11001 = PWM Generator 2 Current-Limit (Motor Control Variants Only)
11000 = PWM Generator 1 Current-Limit (Motor Control Variants Only)
10111 = Reserved
10110 = Reserved
10101 = Reserved
10100 = CTMU trip
10011 = Output Compare 4 (Rising Edge Only)
10010 = Output Compare 3 (Rising Edge Only)
10001 = Output Compare 2 (Rising Edge Only)
10000 = Output Compare 1 (Rising Edge Only)
01111 = PWM Generator 6 trigger (Motor Control Variants Only)
01110 = PWM Generator 5 trigger (Motor Control Variants Only)
01101 = PWM Generator 4 trigger (Motor Control Variants Only)
01100 = PWM Generator 3 trigger (Motor Control Variants Only)
01011 = PWM Generator 2 trigger (Motor Control Variants Only)
01010 = PWM Generator 1 trigger (Motor Control Variants Only)
01001 = Secondary Special Event trigger (Motor Control Variants Only)
01000 = Primary Special Event trigger (Motor Control Variants Only)
00111 = General Purpose Timer5
00110 = General Purpose Timer3
00101 = General Purpose Timer1
\(00100=\) INT0
00011 = Scan trigger (see Note)
\(00010=\) Software level trigger
00001 = Software edge trigger
\(00000=\) No Trigger
Note: For Scan Trigger, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits (ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSS bits to be set in the ADCCSSx registers.

\section*{bit 23-21 Unimplemented: Read as ' 0 '}

\section*{REGISTER 25-18: ADCTRG1: ADC TRIGGER SOURCE 1 REGISTER}
bit 20-16 TRGSRC2<4:0>: Trigger Source for Conversion of ADC2 Module Select bits See bits 28-24 for bit value definitions.
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 TRGSRC1<4:0>: Trigger Source for Conversion of ADC1 Module Select bits See bits 28-24 for bit value definitions.
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 TRGSRC0<4:0>: Trigger Source for Conversion of ADC0 Module Select bits See bits 28-24 for bit value definitions.

\section*{PIC32MK GP/MC Family}

REGISTER 25-19: ADCTRG2: ADC TRIGGER SOURCE 2 REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c}
\text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 27/19/11/3 }}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC7<4:0>} \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC6<4:0>} \\
\hline \multirow{2}{*}{15:8} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC5<4:0>} \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC4<4:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 31-29 Unimplemented: Read as ' 0 '
bit 28-24 TRGSRC7<4:0>: Trigger Source for Conversion of Analog Input AN7 Select bits 11111 = Reserved
11110 = Reserved
11101 = PWM Generator 6 Current-Limit (Motor Control Variants Only)
11100 = PWM Generator 5 Current-Limit (Motor Control Variants Only)
11011 = PWM Generator 4 Current-Limit (Motor Control Variants Only)
11010 = PWM Generator 3 Current-Limit (Motor Control Variants Only)
11001 = PWM Generator 2 Current-Limit (Motor Control Variants Only)
11000 = PWM Generator 1 Current-Limit (Motor Control Variants Only)
10111 = Reserved
10110 = Reserved
10101 = Reserved
10100 = CTMU trip
10011 = Output Compare 4 (Rising Edge Only)
10010 = Output Compare 3 (Rising Edge Only)
10001 = Output Compare 2 (Rising Edge Only)
10000 = Output Compare 1 (Rising Edge Only)
01111 = PWM Generator 6 trigger (Motor Control Variants Only)
01110 = PWM Generator 5 trigger (Motor Control Variants Only)
01101 = PWM Generator 4 trigger (Motor Control Variants Only)
01100 = PWM Generator 3 trigger (Motor Control Variants Only)
01011 = PWM Generator 2 trigger (Motor Control Variants Only)
01010 = PWM Generator 1 trigger (Motor Control Variants Only)
01001 = Secondary Special Event trigger (Motor Control Variants Only)
01000 = Primary Special Event trigger (Motor Control Variants Only)
00111 = General Purpose Timer5
00110 = General Purpose Timer3
00101 = General Purpose Timer1
\(00100=\) INTO
00011 = Scan trigger (see Note)
00010 = Software level trigger
00001 = Software edge trigger
00000 = No Trigger
Note: For Scan Trigger, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits (ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSS bits to be set in the ADCCSSx registers.
bit 23-21 Unimplemented: Read as ' 0 '

\section*{REGISTER 25-19: ADCTRG2: ADC TRIGGER SOURCE 2 REGISTER}
bit 20-16 TRGSRC6<4:0>: Trigger Source for Conversion of Analog Input AN6 Select bits See bits 28-24 for bit value definitions.
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 TRGSRC5<4:0>: Trigger Source for Conversion of ADC5 Module Select bits See bits 28-24 for bit value definitions.
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 TRGSRC4<4:0>: Trigger Source for Conversion of ADC4 Module Select bits See bits 28-24 for bit value definitions.

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 25-20: ADCTRG3: ADC TRIGGER SOURCE 3 REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC11<4:0>} \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC10<4:0>} \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC9<4:0>} \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC8<4:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) = Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 31-29 Unimplemented: Read as ' 0 '
bit 28-24 TRGSRC11<4:0>: Trigger Source for Conversion of Analog Input AN11 Select bits 11111 = Reserved
11110 = Reserved
11101 = PWM Generator 6 Current-Limit (Motor Control only)
11100 = PWM Generator 5 Current-Limit (Motor Control only)
11011 = PWM Generator 4 Current-Limit (Motor Control only)
11010 = PWM Generator 3 Current-Limit (Motor Control only)
11001 = PWM Generator 2 Current-Limit (Motor Control only)
11000 = PWM Generator 1 Current-Limit (Motor Control only)
10111 = Reserved
10110 = Reserved
10101 = Reserved
10100 = CTMU trip
10011 = Output Compare 4 (Rising Edge Only)
10010 = Output Compare 3 (Rising Edge Only)
10001 = Output Compare 2 (Rising Edge Only)
10000 = Output Compare 1 (Rising Edge Only)
01111 = PWM Generator 6 trigger (Motor Control only)
01110 = PWM Generator 5 trigger (Motor Control only)
01101 = PWM Generator 4 trigger (Motor Control only)
01100 = PWM Generator 3 trigger (Motor Control only)
01011 = PWM Generator 2 trigger (Motor Control only)
01010 = PWM Generator 1 trigger (Motor Control only)
01001 = Secondary Special Event trigger (Motor Control only)
01000 = Primary Special Event trigger (Motor Control only)
00111 = General Purpose Timer5
00110 = General Purpose Timer3
00101 = General Purpose Timer1
\(00100=\) INTO
00011 = Scan trigger (see Note)
00010 = Software level trigger
00001 = Software edge trigger
00000 = No Trigger
Note: For Scan Trigger, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits (ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSS bits to be set in the ADCCSSx registers.
bit 23-21 Unimplemented: Read as ' 0 '

\section*{REGISTER 25-20: ADCTRG3: ADC TRIGGER SOURCE 3 REGISTER}
bit 20-16 TRGSRC10<4:0>: Trigger Source for Conversion of Analog Input AN10 Select bits See bits 28-24 for bit value definitions.
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 TRGSRC9<4:0>: Trigger Source for Conversion of Analog Input AN9 Select bits See bits 28-24 for bit value definitions.
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 TRGSRC8<4:0>: Trigger Source for Conversion of Analog Input AN8 Select bits See bits 28-24 for bit value definitions.

\section*{PIC32MK GP/MC Family}

REGISTER 25-21: ADCTRG4: ADC TRIGGER SOURCE 4 REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC15<4:0>} \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC14<4:0>} \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC13<4:0>} \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC12<4:0>} \\
\hline
\end{tabular}

\section*{Legend:}

bit 31-29 Unimplemented: Read as ' 0 '
bit 28-24 TRGSRC15<4:0>: Trigger Source for Conversion of Analog Input AN15 Select bits
11111 = Reserved
11110 = Reserved
11101 = PWM Generator 6 Current-Limit (Motor Control only)
11100 = PWM Generator 5 Current-Limit (Motor Control only)
11011 = PWM Generator 4 Current-Limit (Motor Control only)
11010 = PWM Generator 3 Current-Limit (Motor Control only)
11001 = PWM Generator 2 Current-Limit (Motor Control only)
11000 = PWM Generator 1 Current-Limit (Motor Control only)
10111 = Reserved
10110 = Reserved
10101 = Reserved
10100 = CTMU trip
10011 = Output Compare 4 (Rising Edge Only)
10010 = Output Compare 3 (Rising Edge Only)
10001 = Output Compare 2 (Rising Edge Only)
10000 = Output Compare 1 (Rising Edge Only)
01111 = PWM Generator 6 trigger (Motor Control only)
01110 = PWM Generator 5 trigger (Motor Control only)
01101 = PWM Generator 4 trigger (Motor Control only)
01100 = PWM Generator 3 trigger (Motor Control only)
01011 = PWM Generator 2 trigger (Motor Control only)
01010 = PWM Generator 1 trigger (Motor Control only)
01001 = Secondary Special Event trigger (Motor Control only)
01000 = Primary Special Event trigger (Motor Control only)
00111 = General Purpose Timer5
00110 = General Purpose Timer3
00101 = General Purpose Timer1
\(00100=\) INTO
00011 = Scan trigger (see Note)
00010 = Software level trigger
00001 = Software edge trigger
00000 = No Trigger
Note: For Scan Trigger, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits (ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSS bits to be set in the ADCCSSx registers.

\section*{bit 23-21 Unimplemented: Read as ' 0 '}

\section*{REGISTER 25-21: ADCTRG4: ADC TRIGGER SOURCE 4 REGISTER}
bit 20-16 TRGSRC14<4:0>: Trigger Source for Conversion of Analog Input AN14 Select bits See bits 28-24 for bit value definitions.
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 TRGSRC13<4:0>: Trigger Source for Conversion of Analog Input AN13 Select bits See bits 28-24 for bit value definitions.
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 TRGSRC12<4:0>: Trigger Source for Conversion of Analog Input AN12 Select bits See bits 28-24 for bit value definitions.

\section*{PIC32MK GP/MC Family}

REGISTER 25-22: ADCTRG5: ADC TRIGGER SOURCE 5 REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC19<4:0> \({ }^{(1)}\)} \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC18<4:0>} \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC17<4:0>} \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC16<4:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{|c|c|c|}
\hline \(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-29 Unimplemented: Read as ' 0 '
bit 28-24 TRGSRC19<4:0>: Trigger Source for Conversion of Analog Input AN19 Select bits
11111 = Reserved
11110 = Reserved
11101 = PWM Generator 6 Current-Limit (Motor Control only)
11100 = PWM Generator 5 Current-Limit (Motor Control only)
11011 = PWM Generator 4 Current-Limit (Motor Control only)
11010 = PWM Generator 3 Current-Limit (Motor Control only)
11001 = PWM Generator 2 Current-Limit (Motor Control only)
11000 = PWM Generator 1 Current-Limit (Motor Control only)
10111 = Reserved
10110 = Reserved
10101 = Reserved
10100 = CTMU trip
10011 = Output Compare 4 (Rising Edge only)
10010 = Output Compare 3 (Rising Edge only)
10001 = Output Compare 2 (Rising Edge only)
10000 = Output Compare 1 (Rising Edge only)
01111 = PWM Generator 6 trigger (Motor Control only)
01110 = PWM Generator 5 trigger (Motor Control only)
01101 = PWM Generator 4 trigger (Motor Control only)
01100 = PWM Generator 3 trigger (Motor Control only)
01011 = PWM Generator 2 trigger (Motor Control only)
01010 = PWM Generator 1 trigger (Motor Control only)
01001 = Secondary Special Event trigger (Motor Control only)
01000 = Primary Special Event trigger (Motor Control only)
00111 = General Purpose Timer5
00110 = General Purpose Timer3
00101 = General Purpose Timer1
\(00100=\) INTO
00011 = Scan trigger (see Note)
00010 = Software level trigger
00001 = Software edge trigger
00000 = No Trigger
Note: For Scan Trigger, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits (ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSS bits to be set in the ADCCSSx registers.
Note 1: These bits are not available on 64-pin devices.

\section*{REGISTER 25-22: ADCTRG5: ADC TRIGGER SOURCE 5 REGISTER}
bit 23-21 Unimplemented: Read as ' 0 '
bit 20-16 TRGSRC18<4:0>: Trigger Source for Conversion of Analog Input AN18 Select bits See bits 28-24 for bit value definitions.
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 TRGSRC17<4:0>: Trigger Source for Conversion of Analog Input AN17 Select bits See bits 28-24 for bit value definitions.
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 TRGSRC16<4:0>: Trigger Source for Conversion of Analog Input AN16 Select bits See bits 28-24 for bit value definitions.

Note 1: These bits are not available on 64-pin devices.

\section*{PIC32MK GP/MC Family}

REGISTER 25-23: ADCTRG6: ADC TRIGGER SOURCE 6 REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC23<4:0>} \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC22<4:0>} \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC21<4:0>} \\
\hline \multirow[t]{2}{*}{7:0} & U-0 & U-0 & U-0 & RW-0 & R/W-0 & RW-0 & RW-0 & RW-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC20<4:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 31-29 Unimplemented: Read as ' 0 '
bit 28-24 TRGSRC23<4:0>: Trigger Source for Conversion of Analog Input AN23 Select bits
11111 = Reserved
\(11110=\) Reserved
11101 = PWM Generator 6 Current-Limit (Motor Control only)
11100 = PWM Generator 5 Current-Limit (Motor Control only)
11011 = PWM Generator 4 Current-Limit (Motor Control only)
11010 = PWM Generator 3 Current-Limit (Motor Control only)
11001 = PWM Generator 2 Current-Limit (Motor Control only)
11000 = PWM Generator 1 Current-Limit (Motor Control only)
10111 = Reserved
10110 = Reserved
10101 = Reserved
10100 = CTMU trip
10011 = Output Compare 4 (Rising Edge only)
10010 = Output Compare 3 (Rising Edge only)
10001 = Output Compare 2 (Rising Edge only)
10000 = Output Compare 1 (Rising Edge only)
01111 = PWM Generator 6 trigger (Motor Control only)
01110 = PWM Generator 5 trigger (Motor Control only)
01101 = PWM Generator 4 trigger (Motor Control only)
01100 = PWM Generator 3 trigger (Motor Control only)
01011 = PWM Generator 2 trigger (Motor Control only)
01010 = PWM Generator 1 trigger (Motor Control only)
01001 = Secondary Special Event trigger (Motor Control only)
01000 = Primary Special Event trigger (Motor Control only)
00111 = General Purpose Timer5
00110 = General Purpose Timer3
00101 = General Purpose Timer1
\(00100=\) INT0
00011 = Scan trigger (see the following Note)
00010 = Software level trigger
00001 = Software edge trigger
00000 = No Trigger
Note: For Scan Trigger, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits (ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSS bits to be set in the ADCCSSx registers.

\section*{Note: This register is not available on 64-pin devices.}
REGISTER 25-23: ADCTRG6: ADC TRIGGER SOURCE 6 REGISTER
bit 23-21 Unimplemented: Read as ' 0 '
bit 20-16 TRGSRC22<4:0>: Trigger Source for Conversion of Analog Input AN22 Select bitsSee bits 28-24 for bit value definitions.
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 TRGSRC21<4:0>: Trigger Source for Conversion of Analog Input AN21 Select bitsSee bits 28-24 for bit value definitions.
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 TRGSRC20<4:0>: Trigger Source for Conversion of Analog Input AN2O Select bitsSee bits 28-24 for bit value definitions.
Note: This register is not available on 64-pin devices.

\section*{PIC32MK GP/MC Family}

REGISTER 25-24: ADCTRG7: ADC TRIGGER SOURCE 7 REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC27<4:0>} \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC26<4:0>} \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC25<4:0>} \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{TRGSRC24<4:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 31-29 Unimplemented: Read as ' 0 '
bit 28-24 TRGSRC27<4:0>: Trigger Source for Conversion of Analog Input AN27 Select bits
11111 = Reserved
\(11110=\) Reserved
11101 = PWM Generator 6 Current-Limit (Motor Control only)
11100 = PWM Generator 5 Current-Limit (Motor Control only)
11011 = PWM Generator 4 Current-Limit (Motor Control only)
11010 = PWM Generator 3 Current-Limit (Motor Control only)
11001 = PWM Generator 2 Current-Limit (Motor Control only)
11000 = PWM Generator 1 Current-Limit (Motor Control only)
10111 = Reserved
10110 = Reserved
10101 = Reserved
10100 = CTMU trip
10011 = Output Compare 4 (Rising Edge only)
10010 = Output Compare 3 (Rising Edge only)
10001 = Output Compare 2 (Rising Edge only)
10000 = Output Compare 1 (Rising Edge only)
01111 = PWM Generator 6 trigger (Motor Control only)
01110 = PWM Generator 5 trigger (Motor Control only)
01101 = PWM Generator 4 trigger (Motor Control only)
01100 = PWM Generator 3 trigger (Motor Control only)
01011 = PWM Generator 2 trigger (Motor Control only)
01010 = PWM Generator 1 trigger (Motor Control only)
01001 = Secondary Special Event trigger (Motor Control only)
01000 = Primary Special Event trigger (Motor Control only)
00111 = General Purpose Timer5
00110 = General Purpose Timer3
00101 = General Purpose Timer1
00100 = INTO
00011 = Scan trigger (see Note)
\(00010=\) Software level trigger
00001 = Software edge trigger
00000 = No Trigger
Note: For Scan Trigger, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits (ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSS bits to be set in the ADCCSSx registers.

\section*{Note: This register is not available on 64-pin devices.}
REGISTER 25-24: ADCTRG7: ADC TRIGGER SOURCE 7 REGISTER
bit 23-21 Unimplemented: Read as ‘ 0 ’
bit 20-16 TRGSRC26<4:0>: Trigger Source for Conversion of Analog Input AN26 Select bitsSee bits 28-24 for bit value definitions.
bit 15-13 Unimplemented: Read as ' 0 'bit 12-8 TRGSRC25<4:0>: Trigger Source for Conversion of Analog Input AN25 Select bitsSee bits 28-24 for bit value definitions.
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 TRGSRC24<4:0>: Trigger Source for Conversion of Analog Input AN24 Select bitsSee bits 28-24 for bit value definitions.
Note: This register is not available on 64-pin devices.

\section*{PIC32MK GP/MC Family}

REGISTER 25-25: ADCCMPCON1: ADC DIGITAL COMPARATOR 1 CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 31/23/15/7 }}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
29 / 21 / 13 / 5
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
28 / 20 / 12 / 4
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC \\
\hline & \multicolumn{8}{|c|}{CVDDATA<15:8>} \\
\hline \multirow[b]{2}{*}{23:16} & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC \\
\hline & \multicolumn{8}{|c|}{CVDDATA<7:0>} \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC \\
\hline & - & - & \multicolumn{6}{|c|}{AINID<5:0>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R-0, HS, HC & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & ENDCMP & DCMPGIEN & DCMPED & IEBTWN & IEHIHI & IEHILO & IELOHI & IELOLO \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(\mathrm{HS}=\) Hardware Set & \(\mathrm{HC}=\) Hardware Cleared \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(\prime 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-16 CVDDATA<15:0>: CVD Data Status bits
In CVD mode, these bits obtain the CVD differential output data (subtraction of CVD positive and negative measurement), whenever a Digital Comparator interrupt is generated. The value in these bits is compliant with the FRACT bit (ADCCON1<23>) and is always signed.
bit 15-14 Unimplemented: Read as ' 0 '

\section*{REGISTER 25-25: ADCCMPCON1: ADC DIGITAL COMPARATOR 1 CONTROL REGISTER}
bit 13-8 AINID<5:0>: Digital Comparator 1 Analog Input Identification (ID) bits
When a digital comparator event occurs (DCMPED = 1), these bits identify the analog input being monitored by Digital Comparator 1.
In normal ADC mode, only analog inputs <31:0> can be processed by the Digital Comparator 1. The Digital Comparator 1 also supports the CVD mode, in which all Class 2 and Class 3 analog inputs may be stored in the AINID<5:0> bits.
111111 = Reserved
-
.
\(110110=\) Reserved
110101 = Internal AN53 (CTMU temperature sensor)
110101 = Internal AN52 (VBAt/2)
110101 = Reserved
110010 = Internal AN50 (IVREF 1.2V)
\(110001=\) AN49 is being monitored
-
.
\(101101=\) AN45 is being monitored
\(101100=\) Reserved
-
.
\(101010=\) Reserved
101001 = AN41 is being monitored
.
\(100001=\) AN33 is being monitored
\(111100=\) Reserved
-
-
\(111000=\) Reserved
111011 = AN27 is being monitored
.
-
\(000000=\) ANO is being monitored
Note: For 64-pin devices AN20-AN23 and AN33-AN47 inputs are not implemented.
bit 7 ENDCMP: Digital Comparator 1 Enable bit
\(1=\) Digital Comparator 1 is enabled
\(0=\) Digital Comparator 1 is not enabled, and the DCMPED status bit (ADCCMPOCON \(<5>\) ) is cleared
bit 6 DCMPGIEN: Digital Comparator 1 Global Interrupt Enable bit
1 = A Digital Comparator 1 interrupt is generated when the DCMPED status bit (ADCCMPOCON \(<5>\) ) is set 0 = A Digital Comparator 1 interrupt is disabled
bit 5 DCMPED: Digital Comparator 1 "Output True" Event Status bit
The logical conditions under which the digital comparator gets "True" are defined by the IEBTWN, IEHIHI, IEHILO, IELOHI, and IELOLO bits.

Note: This bit is cleared by reading the AINID \(<5: 0>\) bits or by disabling the Digital Comparator module (by setting ENDCMP to ' 0 ').
1 = Digital Comparator 1 output true event has occurred (output of Comparator is ' 1 ')
0 = Digital Comparator 1 output is false (output of comparator is ' 0 ')
bit 4 IEBTWN: Between Low/High Digital Comparator 1 Event bit
1 = Generate a digital comparator event when DCMPLO<15:0> \(\leq\) DATA \(<31: 0><\) DCMPHI<15:0>
\(0=\) Do not generate a digital comparator event

\section*{PIC32MK GP/MC Family}

REGISTER 25-25: ADCCMPCON1: ADC DIGITAL COMPARATOR 1 CONTROL REGISTER
bit 3 IEHIHI: High/High Digital Comparator 0 Event bit
\(1=\) Generate a Digital Comparator 0 Event when DCMPHI<15:0> \(\leq\) DATA<31:0> 0 = Do not generate an event
bit 2 IEHILO: High/Low Digital Comparator 0 Event bit
1 = Generate a Digital Comparator 0 Event when DATA<31:0> < DCMPHI<15:0> 0 = Do not generate an event
bit 1 IELOHI: Low/High Digital Comparator 0 Event bit
1 = Generate a Digital Comparator 0 Event when DCMPLO<15:0> \(\leq\) DATA<31:0>
0 = Do not generate an event
bit 0 IELOLO: Low/Low Digital Comparator 0 Event bit
1 = Generate a Digital Comparator 0 Event when DATA<31:0> < DCMPLO<15:0>
\(0=\) Do not generate an event

REGISTER 25-26: ADCCMPCONx: ADC DIGITAL COMPARATOR ' \(x\) ' CONTROL REGISTER ( \(\times x\) ' = 2 THROUGH 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
Bit \\
Range
\end{tabular}} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(23: 16\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(15: 8\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{R}-0, \mathrm{HS}, \mathrm{HC}\) & \(\mathrm{R}-0, \mathrm{HS}, \mathrm{HC}\) & \(\mathrm{R}-0, \mathrm{HS}, \mathrm{HC}\) & \(\mathrm{R}-0, \mathrm{HS}, \mathrm{HC}\) & \(\mathrm{R}-0, \mathrm{HS}, \mathrm{HC}\) \\
\cline { 2 - 10 } & \multirow{2}{*}{\(7: 0\)} & - & - & - & & \multicolumn{3}{|c|}{ AINID<4:0> } \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(H S=\) Hardware Set & \(H C=\) Hardware Cleared \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-13 Unimplemented: Read as ' 0 '
bit 12-8 AINID<4:0>: Digital Comparator 'x' Analog Input Identification (ID) bits
When a digital comparator event occurs (DCMPED = 1), these bits identify the analog input being monitored by the Digital Comparator.

Note: Only analog inputs <27:0> can be processed by the Digital Comparator module 'x' ('x' = 2-4).
11111 = Reserved
.
-
\(11100=\) Reserved
11011 = AN27
11010 = AN26
\(11001=\) AN25
\(11000=\) AN24
\(10111=\) AN23 \({ }^{(1)}\)
\(10110=\) AN22 \({ }^{(1)}\)
\(10101=\) AN2 \(1^{(1)}\)
\(10100=\) AN20 \({ }^{(1)}\)
\(10011=\) AN19
.
.
00001 = AN1
\(00000=\) ANO
bit 7 ENDCMP: Digital Comparator 'x' Enable bit
1 = Digital Comparator ' \(x\) ' is enabled
\(0=\) Digital Comparator ' \(x\) ' is not enabled, and the DCMPED status bit (ADCCMPxCON \(<5>\) ) is cleared
bit 6 DCMPGIEN: Digital Comparator 'x' Global Interrupt Enable bit
1 = A Digital Comparator ' \(x\) ' interrupt is generated when the DCMPED status bit (ADCCMPxCON \(<5>\) ) is set 0 = A Digital Comparator ' \(x\) ' interrupt is disabled

Note 1: This setting is not available on 64-pin devices.

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 25-26: ADCCMPCONx: ADC DIGITAL COMPARATOR ' \(x\) ’ CONTROL REGISTER ( \(\times x\) ' \(=2\) THROUGH 4) (CONTINUED)}
bit 5 DCMPED: Digital Comparator ' \(x\) ' "Output True" Event Status bit
The logical conditions under which the digital comparator gets "True" are defined by the IEBTWN, IEHIHI, IEHILO, IELOHI and IELOLO bits.
This bit is cleared by reading the AINID \(<5: 0>\) bits (ADCCMPCONx \(<13: 8>\) ) or by disabling the Digital Comparator module (by setting ENDCMP to ' 0 ').
1 = Digital Comparator ' \(x\) ' output true event has occurred (output of Comparator is ' 1 ')
0 = Digital Comparator ' \(x\) ' output is false (output of Comparator is ' 0 ')
bit 4 IEBTWN: Between Low/High Digital Comparator 'x' Event bit
1 = Generate a digital comparator event when the DCMPLO<15:0> bits \(\leq\) DATA \(<31: 0>\) bits
< DCMPHI<15:0> bits
0 = Do not generate a digital comparator event
bit 3 IEHIHI: High/High Digital Comparator 'x' Event bit
1 = Generate a Digital Comparator ' \(x\) ' Event when the DCMPHI<15:0> bits \(\leq\) DATA \(<31: 0>\) bits 0 = Do not generate an event
bit 2 IEHILO: High/Low Digital Comparator ' \(x\) ' Event bit
1 = Generate a Digital Comparator ' \(x\) ' Event when the DATA<31:0> bits < DCMPHI<15:0> bits \(0=\) Do not generate an event
bit 1 IELOHI: Low/High Digital Comparator ' \(x\) ' Event bit
1 = Generate a Digital Comparator ' \(x\) ' Event when the DCMPLO<15:0> bits \(\leq\) DATA \(<31: 0>\) bits 0 = Do not generate an event
bit 0 IELOLO: Low/Low Digital Comparator 'x' Event bit
1 = Generate a Digital Comparator ' \(x\) ' Event when the DATA<31:0> bits < DCMPLO<15:0> bits 0 = Do not generate an event

Note 1: This setting is not available on 64-pin devices.

\section*{PIC32MK GP/MC Family}

REGISTER 25-27: ADCBASE: ADC BASE REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
26 / 18 / 10 / 2
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ADCBASE<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ADCBASE<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\end{tabular}
bit 31-0 Unimplemented: Read as '0'
bit 15-0 ADCBASE<15:0>: ADC ISR Base Address bits
This register, when read, contains the base address of the user's ADC ISR jump table. The interrupt vector address is determined by the IRQVS<2:0> bits of the ADCCON1 register specifying the amount of left shift done to the AIRDYx status bits in the ADCDSTAT1 and ADCDSTAT2 registers, prior to adding with ADCBASE register.
Interrupt Vector Address = Read Value of ADCBASE and Read Value of ADCBASE \(=\) Value written to ADCBASE \(+x \ll \operatorname{IRQVS}<2: 0>\), where ' \(x\) ' is the smallest active analog input ID from the ADCDSTAT1 or ADCDSTAT2 registers (which has highest priority).

\section*{PIC32MK GP/MC Family}

REGISTER 25-28: ADCDSTAT: ADC DMA STATUS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & Bit
\[
30 / 22 / 14 / 6
\] & Bit 29/21/13/5 & Bit 28/20/12/4 & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & DMAEN & --- & RBFIE5 & RBFIE4 & RBFIE3 & RBFIE2 & RBFIE1 & RBFIE0 \\
\hline \multirow[b]{2}{*}{23:16} & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC \\
\hline & WOVERR & --- & RBF5 & RBF4 & RBF3 & RBF2 & RBF1 & RBF0 \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & DMACEN & --- & RAFIE5 & RAFIE4 & RAFIE3 & RAFIE2 & RAFIE1 & RAFIE0 \\
\hline \multirow[t]{2}{*}{7:0} & U-0 & U-0 & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC \\
\hline & --- & --- & RAF5 & RAF4 & RAF3 & RAF2 & RAF1 & RAF0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared \\
\(x=\) Bit is unknown
\end{tabular}
bit 31 DMAEN: Global ADC DMA Enable bit
1 = DMA interface is enabled
\(0=\) DMA interface is disabled
When DMAEN = 0, no data is being saved into internal SRAM, no SRAM Writes occur and the DMA interface logic is being kept in reset state.

Note: Before setting the DMAEN bit to ' 1 ', the user application must ensure that the BCHEN bit (ADCxTIME<23>) is configured as needed.
bit 30 Unimplemented: Read as '0'
bit 29-24 RBFIE5:RBFIE0: RAM DMA Buffer B Full Interrupt Enable bits for ADC5-ADC0
1 = Enable ping-pong DMA Buffer B interrupt requests for ADC5-ADC0
0 = Disable ping-pong DMA Buffer B interrupt requests for ADC5-ADC0
bit 23 WOVERR: DMA Transfer Error
This bit is set by hardware and cleared by hardware after a software read of the ADCDSTAT register. If this bit is set the ADC conversion results transferred by DMA are erroneous. Recommend discarding the entire ADC ram buffer data.
bit 22 Unimplemented: Read as '0'
bit 21-16 RBF5:RBF0: RAM DMA Buffer B Full Status bits for ADC5-ADC0
1 = RAM DMA ping-pong Buffer \(B\) is full
\(0=\) RAM DMA pin-pong Buffer B is not full
These bits are self-clearing upon being read by software. When RBFIEx \(=1\) and the RBFx bit status is set, the individual ADCx DMA interrupt request is generated.
bit 15
DMACEN: ADC DMA Buffer Sample Count Enable bit
The DMA interface will save the current sample count for each buffer in the table starting at the ADCCNTB address after each sample write into the corresponding buffer in the SRAM.
bit 14 Unimplemented: Read as ' 0 '
bit 13-8 RAFIE5:RAFIE0: RAM DMA Buffer A Full Interrupt Enable bits for ADC5-ADC0
1 = Enable ping-pong DMA Buffer A interrupt requests for ADC5-ADC0
0 = Disable ping-pong DMA Buffer A interrupt requests for ADC5-ADC0
bit 7-6 Unimplemented: Read as ' 0 ’
bit 5-0 RAF5:RAF0: RAM DMA Ping-Pong Buffer A Full Status bits for ADC5-ADC0
1 = RAM DMA ping-pong Buffer \(A\) is full
\(0=\) RAM DMA ping-pong Buffer \(A\) is not full
These bits are self-clearing upon being read by software. When RAFIEx \(=1\) and the RAFx bit status is set, the individual ADCx DMA interrupt request is generated.

Note: The individual Class 1 High-Speed ADC5-ADC0 modules have an independent DMA bus master and are completely separate from the assignable general purpose DMA channels.

REGISTER 25-29: ADCCNTB: ADC CHANNEL SAMPLE COUNT BASE ADDRESS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ADCCNTB<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ADCCNTB<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ADCCNTB<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ADCCNTB<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
- \(\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & ' 0 ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-0 ADCCNTB<31:0>: ADC Channel Count Base Address bits
SRAM address for the DMA interface at which to save the first class channel buffer A sample count values into the System RAM. If First Class Channel ' \(x\) ' (where ' \(x\) ' \(=0-5\) ), is ready with a new available sample data, and the DMA interface is currently saving data for Channel ' \(x\) ' to RAM Buffer ' \(z\) ' (where ' \(z\) ' \(==0\) means Buffer \(A\) and ' \(z\) ' \(==1\) means Buffer B, with ' \(z\) ' depending on ' \(x\) '), the DMA interface will increment ( +1 ) the 1 byte count value stored at System RAM address (ADCCNTB \(+2{ }^{*} x+z\) ). ADCCNTB works in conjunction with ADCDMAB. The DMA interface will use ADCCNTB to save the buffer sample counts only if the DMACEN bit in the ADCDSTAT register is set to ' 1 '.

REGISTER 25-30: ADCDMAB: ADC CHANNEL SAMPLE COUNT BASE ADDRESS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
28 / 20 / 12 / 4
\end{array}
\] & \[
\begin{array}{|c|}
\text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{array}{|c}
\hline \text { Bit } \\
26 / 18 / 10 / 2
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ADCDMAB<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ADCDMAB<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ADCDMAB<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ADCDMAB<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-0 ADCDMAB<31:0>: DMA Interface Base Address bits
Address at which to save first class channels data into the System RAM. If First Class Channel ' \(x\) ' (where ' \(x\) ' \(=0-5\) ), is ready with a new available sample data, and the DMA interface is currently saving data for Channel ' \(x\) ' to RAM Buffer ' \(z\) ' (where ' \(z\) ' \(==0\) means Buffer \(A\) and ' \(z\) ' == 1 means Buffer \(B\), ' \(z\) ' depending on ' \(x\) '), and the current DMA \(x\)-counter value is ' \(y\) ' (with ' \(y\) ' depending on ' \(x\) '), the DMA interface will store the 2-byte output data value at System RAM address (ADCDMAB + (2 * \(x+z\) ) * 2 (DMABL+1) +2 * y. Also, if the DMACEN bit in the ADCDSTAT register is set to ' 1 ', the DMA interface will store without delay the value ' \(y\) ' itself at the System RAM address (ADCCNTB +2 * \(x+z\) ).

\section*{PIC32MK GP/MC Family}

REGISTER 25-31: ADCDATAx: ADC OUTPUT DATA REGISTER ' \(x\) ' (' \(x\) ' = 0-27, 33-41, AND 45-53)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{DATA<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{DATA<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{DATA<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{DATA<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-0 DATA<31:0>: ADC Converted Data Output bits.

Note 1: The registers, ADCDATA23-20,ADCDATA41-33, and ADCDATA45-47, are not available on 64-pin devices.
2: The registers, ADCDATA32-28 and ADCDATA44-42, are not available on 64-pin and 100-pin devices.
3: When an alternate input is used as the input source for a dedicated ADC module, the data output is still read from the Primary input Data Output Register.
4: Reading the ADCDATAx register value after changing the FRACT bit converts the data into the format specified by FRACT bit.

REGISTER 25-32: ADCTRGSNS: ADC TRIGGER LEVEL/EDGE SENSITIVITY REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
28 / 20 / 12 / 4
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
\text { 26/18/10/2 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & LVL27 & LVL26 & LVL25 & LVL24 \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & LVL23 \({ }^{(1)}\) & LVL22 \({ }^{(1)}\) & LVL21 \({ }^{(1)}\) & LVL20 \({ }^{(1)}\) & LVL19 & LVL18 & LVL17 & LVL16 \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & LVL15 & LVL14 & LVL13 & LVL12 & LVL11 & LVL10 & LVL9 & LVL8 \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & LVL7 & LVL6 & LVL5 & LVL4 & LVL3 & LVL2 & LVL1 & LVL0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-28 Unimplemented: Read as ' 0 '
bit 27-0 LVL27:LVLO: Trigger Level and Edge Sensitivity bits
1 = Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)
\(0=\) Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)
Selecting edge trigger rather than level will add up to \(\pm 1\) TAD of uncertainty in the trigger event point due to trigger signal synchronization and clock phasing; means the actual trigger worst case could be up to 2 TAD after the actual trigger event thereby extending the sample time by the same amount.
Note 1: This bit is not available on 64-pin devices.

Note 1: This register specifies the trigger level for analog inputs 0 to 27.
2: The higher analog input ID belongs to Class 3, and therefore, is only scan triggered. All Class 3 analog inputs use the Scan Trigger, for which the level/edge is defined by the STRGLVL bit (ADCCON1<3>).

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 25-33: ADCxTIME: DEDICATED HIGH-SPEED ADCx TIMING REGISTER (' \(x\) ' = 0 THROUGH 5)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-1 & R/W-1 \\
\hline & - & - & - & \multicolumn{3}{|c|}{ADCEIS<2:0>} & \multicolumn{2}{|l|}{SELRES<1:0>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & BCHEN & \multicolumn{7}{|c|}{ADCDIV<6:0>} \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & - & - & \multicolumn{2}{|r|}{SAMC<9:8>} \\
\hline \multirow[t]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{SAMC<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \\
\(x=\) Bit is unknown
\end{tabular}
bit 31-29 Unimplemented: Read as ' 0 '
bit 28-26 ADCEIS<2:0>: ADCx Early Interrupt Select bits
111 = The data ready interrupt is generated 8 ADC clocks prior to the end of conversion
\(110=\) The data ready interrupt is generated 7 ADC clocks prior to the end of conversion
\(\vdots\)
001 = The data ready interrupt is generated 2 ADC clocks prior to the end of conversion
\(000=\) The data ready interrupt is generated 1 ADC clock prior to the end of conversion
Note: All options are available when the selected resolution, specified by the SELRES<1:0> bits (ADCxTIME<25:24>), is 12-bit or 10-bit. For a selected resolution of 8-bit, options from ' 000 ’ to ' 101 ' are valid. For a selected resolution of 6 -bit, options from ' 000 ' to ' 011 ' are valid.
bit 25-24 SELRES<1:0>: ADCx Resolution Select bits
\(11=12\) bits
\(10=10\) bits
\(01=8\) bits
\(00=6\) bits
bit 23 BCHEN: Buffer Channel Enable bit
1 = ADC data saved in DMA system ram buffer when DMAEN (ADCDSTAT<31>) = 1
\(0=\) ADC data must be read by CPU from appropriate ADC result register
bit 22-16 ADCDIV<6:0>: ADCx Clock Divisor bits
These bits divide the ADC control clock with period TQ to generate the clock for ADCx (TADx).
\(1111111=254\) * \(\mathrm{TQ}=\mathrm{T} A D X\)
\(\vdots\)
\(0000011=6\) * \(\mathrm{TQ}^{2}=\operatorname{TADX}\)
\(0000010=4\) * TQ = TADx
\(0000001=2\) * \(T Q=T A D X\)
0000000 = Reserved
bit 15-10 Unimplemented: Read as '0'

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 25-33: ADCxTIME: DEDICATED HIGH-SPEED ADCx TIMING REGISTER (CONTINUED) (' \(x\) ' \(=0\) THROUGH 5)}
bit 9-0 SAMC<9:0>: ADCx Sample Time bits
Where TADX = period of the ADC conversion clock for the dedicated ADC controlled by the ADCDIV<6:0> bits.
\(1111111111=1025\) TAD \(x\)
.
\(0000000001=3\) TADX
\(0000000000=2\) TADX
Note: The SAMC sample time is always enforced regardless even if the conversion trigger occurs before SAMC expiration. The conversion trigger event is persistent and will be acknowledged and start the conversion if true, immediately after the SAMC period. ADCO-ADC5 will remain indefinitely in the sample state even after the expiration of SAMC until the trigger event, which will end sampling and start conversion, except when either of the following are true:
- The ADC filter is enabled and the DFMODE bit in the ADCFLTRx register \(=0\)
- The TRGSRC3 bit in the ADCTRG1 register = Global level software trigger

\section*{PIC32MK GP/MC Family}

REGISTER 25-34: ADCEIEN1: ADC EARLY INTERRUPT ENABLE REGISTER 1
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 29/21/13/5 }}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & EIEN27 & EIEN26 & EIEN25 & EIEN24 \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & EIEN23 \({ }^{(1)}\) & EIEN22 \({ }^{(1)}\) & EIEN21 \({ }^{(1)}\) & EIEN20 \({ }^{(1)}\) & EIEN19 & EIEN18 & EIEN17 & EIEN16 \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & EIEN15 & EIEN14 & EIEN13 & EIEN12 & EIEN11 & EIEN10 & EIEN9 & EIEN8 \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & EIEN7 & EIEN6 & EIEN5 & EIEN4 & EIEN3 & EIEN2 & EIEN1 & EIEN0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(\mathrm{HS}=\) Hardware Set & \(\mathrm{C}=\) Clearable bit \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & ' 0 ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-28 Unimplemented: Read as ' 0 '
bit 27-0 EIEN27:EIEN0: Early Interrupt Enable for Analog Input bits
1 = Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit (' \(x\) ' \(=31-0\) ) of the ADCEISTAT1 register)
\(0=\) Interrupts are disabled

Note 1: This bit is not available on 64-pin devices.

\section*{PIC32MK GP/MC Family}

REGISTER 25-35: ADCEIEN2: ADC EARLY INTERRUPT ENABLE REGISTER 2
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & EIEN53 & EIEN52 & EIEN51 & EIEN50 & EIEN49 & EIEN48 \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline & EIEN47 \({ }^{(1)}\) & EIEN46 \({ }^{(1)}\) & EIEN45 \({ }^{(1)}\) & - & - & - & EIEN41 \({ }^{(1)}\) & EIEN40 \({ }^{(1)}\) \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 \\
\hline & EIEN39 \({ }^{(1)}\) & EIEN38 \({ }^{(1)}\) & EIEN37 \({ }^{12)}\) & EIEN36 \({ }^{(1)}\) & EIEN35 \({ }^{(1)}\) & EIEN34 \({ }^{(1)}\) & EIEN33 \({ }^{(1)}\) & - \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(\mathrm{HS}=\) Hardware Set & \(\mathrm{C}=\) Clearable bit \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-22 Unimplemented: Read as ' 0 '
bit 21-13 EIEN53:EIEN45: Early Interrupt Enable for Analog Input bits
1 = Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' \(=44-32\) ) of the ADCEISTAT2 register)
\(0=\) Interrupts are disabled
bit 12-10 Unimplemented: Read as ' 0 '
bit 9-1 EIEN41:EIEN33: Early Interrupt Enable for Analog Input bits
1 = Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' \(=44-32\) ) of the ADCEISTAT2 register)
\(0=\) Interrupts are disabled
bit \(0 \quad\) Unimplemented: Read as ' 0 '

Note 1: This bit is not available on 64-pin devices.

\section*{PIC32MK GP/MC Family}

REGISTER 25-36: ADCEISTAT1: ADC EARLY INTERRUPT STATUS REGISTER 1
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
30 / 22 / 14 / 6
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC \\
\hline & - & - & - & - & EIRDY27 & EIRDY26 & EIRDY25 & EIRDY24 \\
\hline \multirow[b]{2}{*}{23:16} & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC \\
\hline & EIRDY23 \({ }^{(1)}\) & EIRDY22 \({ }^{(1)}\) & EIRDY21 \({ }^{(1)}\) & EIRDY20 \({ }^{(1)}\) & EIRDY19 & EIRDY18 & EIRDY17 & EIRDY16 \\
\hline \multirow[b]{2}{*}{15:8} & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC \\
\hline & EIRDY15 & EIRDY14 & EIRDY13 & EIRDY12 & EIRDY11 & EIRDY10 & EIRDY9 & EIRDY8 \\
\hline \multirow[b]{2}{*}{7:0} & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC \\
\hline & EIRDY7 & EIRDY6 & EIRDY5 & EIRDY4 & EIRDY3 & EIRDY2 & EIRDY1 & EIRDY0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & HS = Hardware Set & HC = Cleared by hardware \\
\(R=\) Readable bit & W = Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-28 Unimplemented: Read as ' 0 '
bit 27-0 EIRDY27:EIRDY0: Early Interrupt for Corresponding Analog Input Ready bits
\(1=\) This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs, this bit will set as per the configuration of the ADCEIS \(<2: 0>\) bits in the ADCxTIME register. For the shared ADC module, this bit will be set as per the configuration of the ADCEIS<2:0> bits in the ADCCON2 register.
\(0=\) Interrupts are disabled
Note 1: This bit is not available on 64-pin devices.

REGISTER 25-37: ADCEISTAT2: ADC EARLY INTERRUPT STATUS REGISTER 2
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit
Range & Bit 31/23/15/7 & Bit
\[
30 / 22 / 14 / 6
\] & Bit 29/21/13/5 & Bit 28/20/12/4 & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & Bit 26/18/10/2 & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC \\
\hline & - & - & EIRDY53 & EIRDY52 & EIRDY51 & EIRDY50 & EIRDY49 & EIRDY48 \\
\hline \multirow[b]{2}{*}{15:8} & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & U-0 & U-0 & U-0 & R-0, HS, HC & R-0, HS, HC \\
\hline & EIRDY47 \({ }^{(1)}\) & EIRDY46 \({ }^{(1)}\) & EIRDY45 \({ }^{(1)}\) & - & - & - & EIRDY41 \({ }^{(1)}\) & EIRDY40 \({ }^{(1)}\) \\
\hline \multirow[b]{2}{*}{7:0} & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & U-0 \\
\hline & EIRDY39(1) & EIRDY38 \({ }^{(1)}\) & EIRDY37 \({ }^{(1)}\) & EIRDY36 \({ }^{(1)}\) & EIRDY35 \({ }^{(1)}\) & EIRDY34 \({ }^{(1)}\) & EIRDY33 \({ }^{(1)}\) & - \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(\mathrm{HS}=\) Hardware Set & \(\mathrm{HC}=\) Cleared by hardware \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as '0' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0 '=\) Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-22 Unimplemented: Read as ' 0 '
bit 21-13 EIRDY53:EIRDY45: Early Interrupt for Corresponding Analog Input Ready bits
\(1=\) This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN2 register. For the Class 1 analog inputs, this bit will set as per the configuration of the ADCEIS<2:0> bits in the ADCxTIME register. For the shared ADC module, this bit will be set as per the configuration of the ADCEIS<2:0> bits in the ADCCON2 register.
\(0=\) Interrupts are disabled
bit 12-10 Unimplemented: Read as ' 0 '
bit 9-1 EIRDY41:EIRDY33: Early Interrupt for Corresponding Analog Input Ready bits
\(1=\) This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN2 register. For the Class 1 analog inputs, this bit will set as per the configuration of the ADCEIS<2:0> bits in the ADCXTIME register. For the shared ADC module, this bit will be set as per the configuration of the ADCEIS<2:0> bits in the ADCCON2 register.
\(0=\) Interrupts are disabled
bit \(0 \quad\) Unimplemented: Read as ' 0 '

Note 1: This bit is not available on 64-pin devices.

\section*{PIC32MK GP/MC Family}

REGISTER 25-38: ADCANCON: ADC ANALOG WARM-UP CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & \multicolumn{4}{|c|}{WKUPCLKCNT<3:0>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & WKIEN7 & - & WKIEN5 & WKIEN4 & WKIEN3 & WKIEN2 & WKIEN1 & WKIEN0 \\
\hline \multirow[b]{2}{*}{15:8} & R-0, HS, HC & U-0 & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC & R-0, HS, HC \\
\hline & WKRDY7 & - & WKRDY5 & WKRDY4 & WKRDY3 & WKRDY2 & WKRDY1 & WKRDY0 \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & ANEN7 & - & ANEN5 & ANEN4 & ANEN3 & ANEN2 & ANEN1 & ANEN0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(H S=\) Hardware Set & \(H C=\) Cleared by Software \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}

\section*{bit 31-28 Unimplemented: Read as '0'}
bit 27-24 WKUPCLKCNT<3:0>: Wake-up Clock Count bits
These bits represent the number of ADC clocks required to warm-up the ADC module before it can perform conversion. Although the clocks are specific to each ADC, the WKUPCLKCNT bit is common to all ADC modules.
\(1111=2^{15}=32,768\) clocks
:
\(0110=2^{6}=64\) clocks
\(0101=2^{5}=32\) clocks
\(0100=2^{4}=16\) clocks
\(0011=2^{4}=16\) clocks
\(0010=2^{4}=16\) clocks
\(0001=2^{4}=16\) clocks
\(0000=2^{4}=16\) clocks
Note: Minimum required ADCx warm-up time, (i.e., WKUPCLKCNT), is the lesser of 500 ADC clocks, (i.e., TAD), or \(20 \mu \mathrm{~s}\).
bit 23 WKIEN7: Shared ADC (ADC7) Wake-up Interrupt Enable bit
1 = Enable interrupt and generate interrupt when the WKRDY7 status bit is set
0 = Disable interrupt
bit 22 Unimplemented: Read as ' 0 '
bit 21-16 WKIEN5:WKIEN0: ADC5-ADCO Wake-up Interrupt Enable bit
1 = Enable interrupt and generate interrupt when the WKRDYx status bit is set
0 = Disable interrupt
bit 15 WKRDY7: Shared ADC (ADC7) Wake-up Status bit
\(1=\) ADC7 Analog and Bias circuitry ready after the wake-up count number \(2^{\text {WKUPEXP }}\) clocks after setting ANEN7 to ' 1 '
\(0=\) ADC7 Analog and Bias circuitry is not ready
Note: This bit is cleared by hardware when the ANEN7 bit is cleared
bit 14 Unimplemented: Read as ' 0 '
bit 13-8 WKRDY5:WKRDY0: ADC5-ADC0 Wake-up Status bit
1 = ADCX Analog and Bias circuitry ready after the wake-up count number 2 WKUPEXP clocks after setting ANEN \(x\) to ' 1 '
\(0=\) ADCx Analog and Bias circuitry is not ready
Note: These bits are cleared by hardware when the ANEN \(x\) bit is cleared
\begin{tabular}{|c|c|}
\hline R & 8: ADCANCON: ADC ANALOG WARM-UP CONTROL REGISTER (CONTINUED) \\
\hline bit 7 & ANEN7: Shared ADC (ADC7) Analog and Bias Circuitry Enable bit \\
\hline & \begin{tabular}{l}
1 = Analog and bias circuitry enabled. Once the analog and bias circuit is enabled, the ADC module needs a warm-up time, as defined by the WKUPCLKCNT<3:0> bits. \\
0 = Analog and bias circuitry disabled
\end{tabular} \\
\hline bit 6 & Unimplemented: Read as ' 0 ' \\
\hline bit 5-0 & ANEN5:ANEN0: ADC5-ADC0 Analog and Bias Circuitry Enable bits \\
\hline & \begin{tabular}{l}
1 = Analog and bias circuitry enabled. Once the analog and bias circuit is enabled, the ADC module needs a warm-up time, as defined by the WKUPCLKCNT<3:0> bits. \\
0 = Analog and bias circuitry disabled
\end{tabular} \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

REGISTER 25-39: ADCxCFG: ADCx CONFIGURATION REGISTER (' \(x\) ' = 0 THROUGH 5 AND 7)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & Bit 26/18/10/2 & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ADCCFG<31:24>} \\
\hline \multirow{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ADCCFG<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ADCCFG<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ADCCFG<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 31-0 ADCCFG<31:0>: ADC Module Configuration Data bits

Note: These bits can only change when the applicable ANENx bit in the ADCANCON register is cleared. These are calibration values determined at product test time and are provided to the user to copy and write into these registers.

\section*{PIC32MK GP/MC Family}

REGISTER 25-40: ADCSYSCFG0: ADC SYSTEM CONFIGURATION REGISTER 0
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\underset{30 / 22 / 14 / 6}{\text { Bit }}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
\text { 28/20/12/4 }
\end{array}
\] & \[
\begin{array}{|c|}
\text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{array}{|c|}
\text { Bit } \\
\text { 26/18/10/2 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 \\
\hline & - & - & - & - & AN27 & AN26 & AN25 & AN24 \\
\hline \multirow[b]{2}{*}{23:16} & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 \\
\hline & AN23 \({ }^{(1)}\) & AN22 \({ }^{(1)}\) & AN21 \({ }^{(1)}\) & AN20 \({ }^{(1)}\) & AN19 & AN18 & AN17 & AN16 \\
\hline \multirow[b]{2}{*}{15:8} & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 \\
\hline & AN15 & AN14 & AN13 & AN12 & AN11 & AN10 & AN9 & AN8 \\
\hline \multirow[b]{2}{*}{7:0} & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 \\
\hline & AN7 & AN6 & AN5 & AN4 & AN3 & AN2 & AN1 & AN0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & HS = Hardware Set & HC = Cleared by Software \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-28 Unimplemented: Read as ' 0 '
bit 27-0 AN27:AN0>: ADC Analog Input bits
These bits reflect the system configuration and are updated during boot-up time. By reading these readonly bits, the user application can determine whether or not an analog input in the device is available. AN<31:0>: Reflects the presence or absence of the respective analog input (AN31-AN0).

Note 1: This bit is not available on 64 -pin devices.

\section*{PIC32MK GP/MC Family}

REGISTER 25-41: ADCSYSCFG1: ADC SYSTEM CONFIGURATION REGISTER 1
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c}
\text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & HC, HS, R-0 & HC, HS, R-0 & r-1 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 \\
\hline & - & - & AN53 \({ }^{(2)}\) & AN52 \({ }^{(2)}\) & - & AN50 \({ }^{(2)}\) & AN49 & AN48 \\
\hline \multirow[b]{2}{*}{15:8} & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & U-0 & U-0 & U-0 & HC, HS, R-0 & HC, HS, R-0 \\
\hline & AN47 \({ }^{(1)}\) & AN46 \({ }^{(1)}\) & AN45 \({ }^{(1)}\) & - & - & - & AN41 \({ }^{(1)}\) & AN40 \({ }^{(1)}\) \\
\hline \multirow[b]{2}{*}{7:0} & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & HC, HS, R-0 & U-0 \\
\hline & AN39(1) & AN38 \({ }^{(1)}\) & AN37 \({ }^{(1)}\) & AN36 \({ }^{(1)}\) & AN35 \({ }^{(1)}\) & AN34 \({ }^{(1)}\) & AN33 \({ }^{(1)}\) & - \\
\hline
\end{tabular}
\begin{tabular}{lll}
\hline Legend: & HS = Hardware Set & HC = Cleared by Software \\
\(R=\) Readable bit & W = Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-22 Unimplemented: Read as ' 0 '
bit 21-20 AN53:AN52: ADC Analog Input bits
These bits reflect the system configuration and are updated during boot-up time. By reading these readonly bits, the user application can determine whether or not an analog input in the device is available. AN<63:32>: Reflects the presence or absence of the respective analog input (AN63-AN32).
bit 19 Unimplemented: Read as ' 0 '
bit 18-13 AN50:AN45: ADC Analog Input bits
These bits reflect the system configuration and are updated during boot-up time. By reading these readonly bits, the user application can determine whether or not an analog input in the device is available.
AN<63:32>: Reflects the presence or absence of the respective analog input (AN63-AN32).
bit 9-1 AN41:AN33: ADC Analog Input bits
These bits reflect the system configuration and are updated during boot-up time. By reading these readonly bits, the user application can determine whether or not an analog input in the device is available.
AN<63:32>: Reflects the presence or absence of the respective analog input (AN63-AN32).
bit \(0 \quad\) Unimplemented: Read as ' 0 ’

Note 1: This bit is not available on 64-pin devices.
2: Internal Analog inputs: AN50 = IVREF (1.2V), AN52 = VBAT/2, AN53 = CTMU_TEMP.

\section*{PIC32MK GP/MC Family}

\subsection*{26.0 CONTROLLER AREA NETWORK (CAN)}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 34. "Controller Area Network (CAN)" (DS60001154), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Controller Area Network (CAN) module supports the following key features:
- Standards Compliance:
- Full CAN 2.0B compliance
- Programmable bit rate up to 1 Mbps
- Message Reception and Transmission:
- 16 message FIFOs
- Each FIFO can have up to 32 messages for a total of 512 messages
- FIFO can be a transmit message FIFO or a receive message FIFO
- User-defined priority levels for message FIFOs used for transmission
- 16 acceptance filters for message filtering
- Three acceptance filter mask registers for message filtering
- Automatic response to remote transmit request
- DeviceNet \({ }^{\text {TM }}\) addressing support
- Additional Features:
- Loopback, Listen All Messages, and Listen Only modes for self-test, system diagnostics and bus monitoring
- Low-power operating modes
- CAN module is a bus master on the PIC32MK system bus
- Use of DMA is not required
- Dedicated time-stamp timer
- Dedicated DMA channels
- Data-only Message Reception mode

Figure 26-1 illustrates the general structure of the CAN module.

FIGURE 26-1: PIC32MK CAN MODULE BLOCK DIAGRAM


\section*{PIC32MK GP/MC Family}
26.1 Control Registers
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \stackrel{y}{む} \\
& \ddot{0} \\
& \stackrel{\alpha}{\alpha} \\
& \bar{¿}
\end{aligned}
\]} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & \(18 / 2\) & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0000} & \multirow[t]{2}{*}{C1CON} & 31:16 & - & - & - & - & ABAT & \multicolumn{3}{|l|}{REQOP<2:0>} & \multicolumn{3}{|l|}{OPMOD<2:0>} & CANCAP & - & - & - & - & 0480 \\
\hline & & 15:0 & ON & - & SIDLE & - & CANBUSY & - & - & - & - & - & - & \multicolumn{5}{|l|}{DNCNT<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0010} & \multirow[t]{2}{*}{C1CFG} & 31:16 & - & - & - & - & - & - & - & - & - & WAKFIL & - & - & - & & G2PH<2:0 & & 0000 \\
\hline & & 15:0 & SEG2PHTS & SAM & \multicolumn{3}{|l|}{SEG1PH<2:0>} & \multicolumn{3}{|l|}{PRSEG<2:0>} & \multicolumn{2}{|l|}{SJW<1:0>} & \multicolumn{6}{|l|}{BRP<5:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0020} & \multirow[t]{2}{*}{C1INT} & 31:16 & IVRIE & WAKIE & CERRIE & SERRIE & RBOVIE & - & - & - & - & - & - & - & MODIE & CTMRIE & RBIE & TBIE & 0000 \\
\hline & & 15:0 & IVRIF & WAKIF & CERRIF & SERRIF & RBOVIF & - & - & - & - & - & - & - & MODIF & CTMRIF & RBIF & TBIF & 0000 \\
\hline \multirow[t]{2}{*}{0030} & \multirow[t]{2}{*}{C1VEC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{5}{|l|}{FILHIT<4:0>} & - & \multicolumn{7}{|l|}{ICODE<6:0>} & 0040 \\
\hline \multirow[t]{2}{*}{0040} & \multirow[t]{2}{*}{C1TREC} & 31:16 & - & - & - & - & - & - & - & - & - & - & TXBO & TXBP & RXBP & TXWARN & RXWARN & EWARN & 0000 \\
\hline & & 15:0 & \multicolumn{8}{|l|}{TERRCNT<7:0>} & \multicolumn{8}{|l|}{RERRCNT<7:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0050} & \multirow[t]{2}{*}{C1FSTAT} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & FIFOIP15 & FIFOIP14 & FIFOIP13 & FIFOIP12 & FIFOIP11 & FIFOIP10 & FIFOIP9 & FIFOIP8 & FIFOIP7 & FIFOIP6 & FIFOIP5 & FIFOIP4 & FIFOIP3 & FIFOIP2 & FIFOIP1 & FIFOIP0 & 0000 \\
\hline \multirow[t]{2}{*}{0060} & \multirow[t]{2}{*}{C1RXOVF} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & RXOVF15 & RXOVF14 & RXOVF13 & RXOVF12 & RXOVF11 & RXOVF10 & RXOVF9 & RXOVF8 & RXOVF7 & RXOVF6 & RXOVF5 & RXOVF4 & RXOVF3 & RXOVF2 & RXOVF1 & RXOVF0 & 0000 \\
\hline \multirow[t]{2}{*}{0070} & \multirow[t]{2}{*}{C1TMR} & 31:16 & \multicolumn{16}{|l|}{CANTS<15:0>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{CANTSPRE<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0080} & \multirow[t]{2}{*}{C1RXM0} & 31:16 & \multicolumn{11}{|l|}{SID<10:0>} & - & MIDE & - & EID<1 & :16> & xxxx \\
\hline & & 15:0 & \multicolumn{16}{|l|}{EID<15:0>} & \(x \times x x\) \\
\hline \multirow[t]{2}{*}{0090} & \multirow[t]{2}{*}{C1RXM1} & 31:16 & \multicolumn{11}{|l|}{SID<10:0>} & - & MIDE & - & EID<1 & :16> & xxxx \\
\hline & & 15:0 & \multicolumn{16}{|l|}{EID<15:0>} & \(x \times x x\) \\
\hline \multirow[t]{2}{*}{OOAO} & \multirow[t]{2}{*}{C1RXM2} & 31:16 & \multicolumn{11}{|l|}{SID<10:0>} & - & MIDE & - & EID<1 & :16> & \(x \times x x\) \\
\hline & & 15:0 & \multicolumn{16}{|l|}{EID<15:0>} & \(x \times x x\) \\
\hline \multirow[t]{2}{*}{00B0} & \multirow[t]{2}{*}{C1RXM3} & 31:16 & \multicolumn{11}{|l|}{SID<10:0>} & - & MIDE & - & EID<1 & :16> & \(x \mathrm{xxx}\) \\
\hline & & 15:0 & \multicolumn{16}{|l|}{EID<15:0>} & xxxx \\
\hline \multirow[t]{2}{*}{00C0} & \multirow[t]{2}{*}{C1FLTCONO} & 31:16 & FLTEN3 & \multicolumn{2}{|l|}{MSEL3<1:0>} & \multicolumn{5}{|l|}{FSEL3<4:0>} & FLTEN2 & \multicolumn{2}{|l|}{MSEL2<1:0>} & \multicolumn{5}{|l|}{FSEL2<4:0>} & 0000 \\
\hline & & 15:0 & FLTEN1 & MSEL & 1<1:0> & \multicolumn{5}{|l|}{FSEL1<4:0>} & FLTEN0 & \multicolumn{2}{|l|}{MSEL0<1:0>} & \multicolumn{5}{|l|}{FSEL0<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{00D0} & \multirow[t]{2}{*}{C1FLTCON1} & 31:16 & FLTEN7 & MSEL & >1:0> & \multicolumn{5}{|l|}{FSEL7<4:0>} & FLTEN6 & \multicolumn{2}{|l|}{MSEL6<1:0>} & \multicolumn{5}{|l|}{FSEL6<4:0>} & 0000 \\
\hline & & 15:0 & FLTEN5 & MSEL & 5<1:0> & \multicolumn{5}{|l|}{FSEL5<4:0>} & FLTEN4 & \multicolumn{2}{|l|}{MSEL4<1:0>} & \multicolumn{5}{|l|}{FSEL4<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{00E0} & \multirow[t]{2}{*}{C1FLTCON2} & 31:16 & FLTEN11 & MSEL & 1<1:0> & \multicolumn{5}{|l|}{FSEL11<4:0>} & FLTEN10 & \multicolumn{2}{|l|}{MSEL10<1:0>} & \multicolumn{5}{|l|}{FSEL10<4:0>} & 0000 \\
\hline & & 15:0 & FLTEN9 & MSEL & 9<1:0> & \multicolumn{5}{|l|}{FSEL9<4:0>} & FLTEN8 & \multicolumn{2}{|l|}{MSEL8<1:0>} & \multicolumn{5}{|l|}{FSEL8<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{00F0} & \multirow[t]{2}{*}{C1FLTCON3} & 31:16 & FLTEN15 & MSEL & 5<1:0> & \multicolumn{5}{|l|}{FSEL15<4:0>} & FLTEN14 & \multicolumn{2}{|l|}{MSEL14<1:0>} & \multicolumn{5}{|l|}{FSEL14<4:0>} & 0000 \\
\hline & & 15:0 & FLTEN13 & MSEL & 3<1:0> & \multicolumn{5}{|l|}{FSEL13<4:0>} & FLTEN12 & \multicolumn{2}{|l|}{MSEL12<1:0>} & \multicolumn{5}{|l|}{FSEL12<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0140} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { C1RXFn } \\
& (\mathrm{n}=0-15)
\end{aligned}
\]} & 31:16 & \multicolumn{11}{|l|}{SID<10:0>} & - & EXID & - & EID<1 & :16> & xxxx \\
\hline & & 15:0 & \multicolumn{16}{|l|}{EID<15:0>} & \(x \times x x\) \\
\hline
\end{tabular}

\footnotetext{
Legend: 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See Section13.2 "CLR, SET, and INV Registers" for more
Note
}
TABLE 26-1: CAN1 THROUGH CAN4 REGISTER SUMMARY (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & \(20 / 4\) & 19/3 & \(18 / 2\) & 17/1 & 16/0 & \\
\hline 0340 & C1FIFOBA & \[
\begin{gathered}
\hline 31: 16 \\
15: 0
\end{gathered}
\] & \multicolumn{16}{|l|}{C1FIFOBA<31:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0350} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { C1FIFOCONn } \\
& (n=0-15)
\end{aligned}
\]} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{5}{|l|}{FSIZE<4:0>} & 0000 \\
\hline & & 15:0 & - & FRESET & UINC & DONLY & - & - & - & - & TXEN & TXABAT & TXLARB & TXERR & TXREQ & RTREN & \multicolumn{2}{|l|}{TXPRI<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0360} & \multirow[t]{2}{*}{C1FIFOINTn
(n = 0-15)} & 31:16 & - & - & - & - & - & TXNFULLIE & TXHALFIE & TXEMPTYIE & - & - & - & - & RXOVFLIE & RXFULLIE & RXHALFIE & \[
\begin{gathered}
\text { RXN } \\
\text { EMPTYIE }
\end{gathered}
\] & 0000 \\
\hline & & 15:0 & - & - & - & - & - & TXNFULLIF & TXHALFIF & TXEMPTYIF & - & - & - & - & RXOVFLIF & RXFULLIF & RXHALFIF & \[
\begin{gathered}
\text { RXN } \\
\text { EMPTYIF }
\end{gathered}
\] & 0000 \\
\hline 0370 & C1FIFOUAn
\[
(n=0-15)
\] & 31:16 & \multicolumn{16}{|l|}{C1FIFOUA<31:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0380} & \multirow[t]{2}{*}{C1FIFOCIn
\[
(\mathrm{n}=0-15)
\]} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{5}{|l|}{C1FIFOCI<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1000} & \multirow[t]{2}{*}{C2CON} & 31:16 & - & - & - & - & ABAT & \multicolumn{3}{|l|}{REQOP<2:0>} & \multicolumn{3}{|l|}{OPMOD<2:0>} & CANCAP & - & - & - & - & 0480 \\
\hline & & 15:0 & ON & - & SIDLE & - & CANBUSY & - & - & - & - & - & - & \multicolumn{5}{|l|}{DNCNT<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1010} & \multirow[t]{2}{*}{C2CFG} & 31:16 & - & - & - & - & - & - & - & - & - & WAKFIL & - & - & - & & EG2PH<2:0 & & 0000 \\
\hline & & 15:0 & SEG2PHTS & SAM & \multicolumn{3}{|l|}{SEG1PH<2:0>} & \multicolumn{3}{|l|}{PRSEG<2:0>} & \multicolumn{2}{|l|}{SJW<1:0>} & \multicolumn{6}{|l|}{BRP<5:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1020} & \multirow[t]{2}{*}{C2INT} & 31:16 & IVRIE & WAKIE & CERRIE & SERRIE & RBOVIE & - & - & - & - & - & - & - & MODIE & CTMRIE & RBIE & TBIE & 0000 \\
\hline & & 15:0 & IVRIF & WAKIF & CERRIF & SERRIF & RBOVIF & - & - & - & - & - & - & - & MODIF & CTMRIF & RBIF & TBIF & 0000 \\
\hline \multirow[t]{2}{*}{1030} & \multirow[t]{2}{*}{C2VEC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{5}{|l|}{FILHIT<4:0>} & - & \multicolumn{7}{|l|}{ICODE<6:0>} & 0040 \\
\hline \multirow[t]{2}{*}{1040} & \multirow[t]{2}{*}{C2TREC} & 31:16 & - & - & - & - & - & - & - & - & - & - & TXBO & TXBP & RXBP & TXWARN & RXWARN & EWARN & 0000 \\
\hline & & 15:0 & \multicolumn{8}{|l|}{TERRCNT<7:0>} & \multicolumn{8}{|l|}{RERRCNT<7:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1050} & \multirow[t]{2}{*}{C2FSTAT} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & FIFOIP15 & FIFOIP14 & FIFOIP13 & FIFOIP12 & FIFOIP11 & FIFOIP10 & FIFOIP9 & FIFOIP8 & FIFOIP7 & FIFOIP6 & FIFOIP5 & FIFOIP4 & FIFOIP3 & FIFOIP2 & FIFOIP1 & FIFOIP0 & 0000 \\
\hline \multirow[t]{2}{*}{1060} & \multirow[t]{2}{*}{C2RXOVF} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & RXOVF15 & RXOVF14 & RXOVF13 & RXOVF12 & RXOVF11 & RXOVF10 & RXOVF9 & RXOVF8 & RXOVF7 & RXOVF6 & RXOVF5 & RXOVF4 & RXOVF3 & RXOVF2 & RXOVF1 & RXOVF0 & 0000 \\
\hline \multirow[t]{2}{*}{1070} & \multirow[t]{2}{*}{C2TMR} & 31:16 & \multicolumn{16}{|l|}{CANTS<15:0>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{CANTSPRE<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1080} & \multirow[t]{2}{*}{C2RXM0} & 31:16 & \multicolumn{11}{|l|}{SID<10:0>} & - & MIDE & - & EID<1 & 7:16> & xxxx \\
\hline & & 15:0 & \multicolumn{16}{|l|}{EID<15:0>} & \(x \times x x\) \\
\hline \multirow[t]{2}{*}{1090} & \multirow[t]{2}{*}{C2RXM1} & 31:16 & \multicolumn{11}{|l|}{SID<10:0>} & - & MIDE & - & EID<1 & 7:16> & \(x \times x \times\) \\
\hline & & 15:0 & \multicolumn{16}{|l|}{EID<15:0>} & \(x \times x x\) \\
\hline \multirow[t]{2}{*}{10A0} & \multirow[t]{2}{*}{C2RXM2} & 31:16 & \multicolumn{11}{|l|}{SID<10:0>} & - & MIDE & - & EID<1 & 7:16> & \(x \times x x\) \\
\hline & & 15:0 & \multicolumn{16}{|l|}{EID<15:0>} & xxxx \\
\hline \multirow[t]{2}{*}{10B0} & \multirow[t]{2}{*}{C2RXM3} & 31:16 & \multicolumn{11}{|l|}{SID<10:0>} & - & MIDE & - & EID<1 & 7:16> & \(x \times x x\) \\
\hline & & 15:0 & \multicolumn{16}{|l|}{EID<15:0>} & xxxx \\
\hline
\end{tabular}

\footnotetext{
Legend
1: All
information
}

\section*{PIC32MK GP/MC Family}
TABLE 26-1: CAN1 THROUGH CAN4 REGISTER SUMMARY (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \stackrel{n}{\ddot{0}} \\
& \stackrel{y}{0} \\
& \stackrel{\psi}{\varangle}
\end{aligned}
\]} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & \(20 / 4\) & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{10C0} & \multirow[t]{2}{*}{C2FLTCONO} & 31:16 & FLTEN3 & \multicolumn{2}{|l|}{MSEL3<1:0>} & \multicolumn{5}{|l|}{FSEL3<4:0>} & FLTEN2 & \multicolumn{2}{|l|}{MSEL2<1:0>} & \multicolumn{5}{|l|}{FSEL2<4:0>} & 0000 \\
\hline & & 15:0 & FLTEN1 & \multicolumn{2}{|l|}{MSEL1<1:0>} & \multicolumn{5}{|l|}{FSEL1<4:0>} & FLTEN0 & \multicolumn{2}{|l|}{MSEL0<1:0>} & \multicolumn{5}{|l|}{FSEL0<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{10D0} & \multirow[t]{2}{*}{C2FLTCON1} & 31:16 & FLTEN7 & \multicolumn{2}{|l|}{MSEL7<1:0>} & \multicolumn{5}{|l|}{FSEL7<4:0>} & FLTEN6 & \multicolumn{2}{|l|}{MSEL6<1:0>} & \multicolumn{5}{|l|}{FSEL6<4:0>} & 0000 \\
\hline & & 15:0 & FLTEN5 & \multicolumn{2}{|l|}{MSEL5<1:0>} & \multicolumn{5}{|l|}{FSEL5<4:0>} & FLTEN4 & \multicolumn{2}{|l|}{MSEL4<1:0>} & \multicolumn{5}{|l|}{FSEL4<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{10E0} & \multirow[t]{2}{*}{C2FLTCON2} & 31:16 & FLTEN11 & \multicolumn{2}{|l|}{MSEL11<1:0>} & \multicolumn{5}{|l|}{FSEL11<4:0>} & FLTEN10 & \multicolumn{2}{|l|}{MSEL10<1:0>} & \multicolumn{5}{|l|}{FSEL10<4:0>} & 0000 \\
\hline & & 15:0 & FLTEN9 & \multicolumn{2}{|l|}{MSEL9<1:0>} & \multicolumn{5}{|l|}{FSEL9<4:0>} & FLTEN8 & \multicolumn{2}{|l|}{MSEL8<1:0>} & \multicolumn{5}{|l|}{FSEL8<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{10F0} & \multirow[t]{2}{*}{C2FLTCON3} & 31:16 & FLTEN15 & \multicolumn{2}{|l|}{MSEL15<1:0>} & \multicolumn{5}{|l|}{FSEL15<4:0>} & FLTEN14 & \multicolumn{2}{|l|}{MSEL14<1:0>} & \multicolumn{5}{|l|}{FSEL14<4:0>} & 0000 \\
\hline & & 15:0 & FLTEN13 & \multicolumn{2}{|l|}{MSEL13<1:0>} & \multicolumn{5}{|l|}{FSEL13<4:0>} & FLTEN12 & \multicolumn{2}{|l|}{MSEL12<1:0>} & \multicolumn{5}{|l|}{FSEL12<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1140} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { C2RXFn } \\
& (\mathrm{n}=0-15)
\end{aligned}
\]} & 31:16 & \multicolumn{11}{|l|}{SID<10:0>} & - & EXID & - & \multicolumn{2}{|l|}{EID<17:16>} & xxxx \\
\hline & & 15:0 & \multicolumn{16}{|l|}{EID<15:0>} & \(x \times x x\) \\
\hline 1340 & C2FIFOBA & \[
\begin{gathered}
31: 16 \\
15: 0
\end{gathered}
\] & \multicolumn{16}{|l|}{C2FIFOBA<31:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1350} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { C2FIFOCONn } \\
& \quad(\mathrm{n}=0-15)
\end{aligned}
\]} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{5}{|l|}{FSIZE<4:0>} & 0000 \\
\hline & & 15:0 & - & FRESET & UINC & DONLY & - & - & - & - & TXEN & TXABAT & TXLARB & TXERR & TXREQ & RTREN & \multicolumn{2}{|l|}{TXPRI<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1360} & \multirow[t]{2}{*}{C2FIFOINTn
(n = 0-15)} & 31:16 & - & - & - & - & - & TXNFULLIE & TXHALFIE & TXEMPTYIE & - & - & - & - & RXOVFLIE & RXFULLIE & RXHALFIE & \[
\begin{array}{|c|}
\hline \text { RXN } \\
\text { EMPTYIE }
\end{array}
\] & 0000 \\
\hline & & 15:0 & - & - & - & - & - & TXNFULLIF & TXHALFIF & TXEMPTYIF & - & - & - & - & RXOVFLIF & RXFULLIF & RXHALFIF & RXN
EMPTYIF & 0000 \\
\hline 1370 & \[
\begin{aligned}
& \text { C2FIFOUAn } \\
& (\mathrm{n}=0-15)
\end{aligned}
\] & \[
\begin{array}{|c|}
\hline 31: 16 \\
\hline 15: 0 \\
\hline
\end{array}
\] & \multicolumn{16}{|l|}{C1FIFOUA<31:0>} & 0000 \\
\hline \multirow[t]{2}{*}{1380} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { C2FIFOCIn } \\
& (\mathrm{n}=0-15)
\end{aligned}
\]} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{5}{|l|}{C2FIFOCI<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{4000} & \multirow[t]{2}{*}{C3CON} & 31:16 & - & - & - & - & ABAT & \multicolumn{3}{|l|}{REQOP<2:0>} & \multicolumn{3}{|l|}{OPMOD<2:0>} & CANCAP & - & - & - & - & 0480 \\
\hline & & 15:0 & ON & - & SIDLE & - & CANBUSY & - & - & - & - & - & - & \multicolumn{5}{|l|}{DNCNT<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{4010} & \multirow[t]{2}{*}{C3CFG} & 31:16 & - & - & - & - & - & - & - & - & - & WAKFIL & - & - & - & & EG2PH<2:0> & & 0000 \\
\hline & & 15:0 & SEG2PHTS & SAM & \multicolumn{3}{|l|}{SEG1PH<2:0>} & \multicolumn{3}{|l|}{PRSEG<2:0>} & \multicolumn{2}{|l|}{SJW<1:0>} & \multicolumn{6}{|l|}{BRP<5:0>} & 0000 \\
\hline \multirow[t]{2}{*}{4020} & \multirow[t]{2}{*}{C3INT} & 31:16 & IVRIE & WAKIE & CERRIE & SERRIE & RBOVIE & - & - & - & - & - & - & - & MODIE & CTMRIE & RBIE & TBIE & 0000 \\
\hline & & 15:0 & IVRIF & WAKIF & CERRIF & SERRIF & RBOVIF & - & - & - & - & - & - & - & MODIF & CTMRIF & RBIF & TBIF & 0000 \\
\hline \multirow[t]{2}{*}{4030} & \multirow[t]{2}{*}{C3VEC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{5}{|l|}{FILHIT<4:0>} & - & \multicolumn{7}{|l|}{ICODE<6:0>} & 0040 \\
\hline \multirow[t]{2}{*}{4040} & \multirow[t]{2}{*}{C3TREC} & 31:16 & - & - & - & - & - & - & - & - & - & - & TXBO & TXBP & RXBP & TXWARN & RXWARN & EWARN & 0000 \\
\hline & & 15:0 & \multicolumn{8}{|l|}{TERRCNT<7:0>} & \multicolumn{8}{|l|}{RERRCNT<7:0>} & 0000 \\
\hline \multirow[t]{2}{*}{4050} & \multirow[t]{2}{*}{C3FSTAT} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & FIFOIP15 & FIFOIP14 & FIFOIP13 & FIFOIP12 & FIFOIP11 & FIFOIP10 & FIFOIP9 & FIFOIP8 & FIFOIP7 & FIFOIP6 & FIFOIP5 & FIFOIP4 & FIFOIP3 & FIFOIP2 & FIFOIP1 & FIFOIP0 & 0000 \\
\hline \multirow[t]{2}{*}{4060} & \multirow[t]{2}{*}{C3RXOVF} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & RXOVF15 & RXOVF14 & RXOVF13 & RXOVF12 & RXOVF11 & RXOVF10 & RXOVF9 & RXOVF8 & RXOVF7 & RXOVF6 & RXOVF5 & RXOVF4 & RXOVF3 & RXOVF2 & RXOVF1 & RXOVFO & 0000 \\
\hline \multicolumn{2}{|l|}{\begin{tabular}{lll} 
Legend: & & \(x=\) unk \\
Note 1: & All regi \\
& informa
\end{tabular}} & known isters in ation. & value on Res in this table ha & set; 一 = uni ave corresp & mplemented nding CLR, & , read as ' 0 SET, and II & Reset valu V registers & es are shown at their virtua & in hexadec addresses & \begin{tabular}{l}
imal. \\
plus offsets
\end{tabular} & \[
\text { of } 0 \times 4,0 \times 8 \text {, }
\] & and \(0 x C\), & pectively. & ee Section & 13.2 "CLR, S & ET, and INV & Registers" & for more & \\
\hline
\end{tabular}
TABLE 26-1: CAN1 THROUGH CAN4 REGISTER SUMMARY (CONTINUED)

CAN1 THROUGH CAN4 REGISTER SUMMARY (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \stackrel{n}{0} \\
& \stackrel{0}{0} \\
& \stackrel{\Psi}{\overleftarrow{4}}
\end{aligned}
\]} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & \(20 / 4\) & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{5020} & \multirow[t]{2}{*}{C4INT} & 31:16 & IVRIE & WAKIE & CERRIE & SERRIE & RBOVIE & - & - & - & - & - & - & - & MODIE & CTMRIE & RBIE & TBIE & 0000 \\
\hline & & 15:0 & IVRIF & WAKIF & CERRIF & SERRIF & RBOVIF & - & - & - & - & - & - & - & MODIF & CTMRIF & RBIF & TBIF & 0000 \\
\hline \multirow[t]{2}{*}{5030} & \multirow[t]{2}{*}{C4VEC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & \multicolumn{5}{|l|}{FILHIT<4:0>} & - & \multicolumn{7}{|l|}{ICODE<6:0>} & 0040 \\
\hline \multirow[t]{2}{*}{5040} & \multirow[t]{2}{*}{C4TREC} & 31:16 & - & - & - & - & - & - & - & - & - & - & TXBO & TXBP & RXBP & TXWARN & RXWARN & EWARN & 0000 \\
\hline & & 15:0 & \multicolumn{8}{|l|}{TERRCNT<7:0>} & \multicolumn{8}{|l|}{RERRCNT<7:0>} & 0000 \\
\hline \multirow[t]{2}{*}{5050} & \multirow[t]{2}{*}{C4FSTAT} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & FIFOIP15 & FIFOIP14 & FIFOIP13 & FIFOIP12 & FIFOIP11 & FIFOIP10 & FIFOIP9 & FIFOIP8 & FIFOIP7 & FIFOIP6 & FIFOIP5 & FIFOIP4 & FIFOIP3 & FIFOIP2 & FIFOIP1 & FIFOIPO & 0000 \\
\hline \multirow[t]{2}{*}{5060} & \multirow[t]{2}{*}{C4RXOVF} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & RXOVF15 & RXOVF14 & RXOVF13 & RXOVF12 & RXOVF11 & RXOVF10 & RXOVF9 & RXOVF8 & RXOVF7 & RXOVF6 & RXOVF5 & RXOVF4 & RXOVF3 & RXOVF2 & RXOVF1 & RXOVFO & 0000 \\
\hline \multirow[t]{2}{*}{5070} & \multirow[t]{2}{*}{C4TMR} & 31:16 & \multicolumn{16}{|l|}{CANTS<15:0>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{CANTSPRE<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{5080} & \multirow[t]{2}{*}{C4RXM0} & 31:16 & \multicolumn{11}{|l|}{SID<10:0>} & - & MIDE & - & EID<17 & 7:16> & \(x \times x x\) \\
\hline & & 15:0 & \multicolumn{16}{|l|}{EID<15:0>} & \(x x x x\) \\
\hline \multirow[t]{2}{*}{5090} & \multirow[t]{2}{*}{C4RXM1} & 31:16 & \multicolumn{11}{|l|}{SID<10:0>} & - & MIDE & - & EID<17 & :16> & \(x x x x\) \\
\hline & & 15:0 & \multicolumn{16}{|l|}{EID<15:0>} & \(x x x x\) \\
\hline \multirow[t]{2}{*}{50A0} & \multirow[t]{2}{*}{C4RXM2} & 31:16 & \multicolumn{11}{|l|}{SID<10:0>} & - & MIDE & - & EID<17 & :16> & \(x \times x x\) \\
\hline & & 15:0 & \multicolumn{16}{|l|}{EID<15:0>} & \(x x x x\) \\
\hline \multirow[t]{2}{*}{50B0} & \multirow[t]{2}{*}{C4RXM3} & 31:16 & \multicolumn{11}{|l|}{SID<10:0>} & - & MIDE & - & EID<17 & :16> & xxxx \\
\hline & & 15:0 & \multicolumn{16}{|l|}{EID<15:0>} & \(x x x x\) \\
\hline \multirow[t]{2}{*}{50C0} & \multirow[t]{2}{*}{C4FLTCONO} & 31:16 & FLTEN3 & \multicolumn{2}{|l|}{MSEL3<1:0>} & \multicolumn{5}{|l|}{FSEL3<4:0>} & FLTEN2 & \multicolumn{2}{|l|}{MSEL2<1:0>} & \multicolumn{5}{|l|}{FSEL2<4:0>} & 0000 \\
\hline & & 15:0 & FLTEN1 & \multicolumn{2}{|l|}{MSEL1<1:0>} & \multicolumn{5}{|l|}{FSEL1<4:0>} & FLTEN0 & \multicolumn{2}{|l|}{MSEL0<1:0>} & \multicolumn{5}{|l|}{FSEL0<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{50D0} & \multirow[t]{2}{*}{C4FLTCON1} & 31:16 & FLTEN7 & \multicolumn{2}{|l|}{MSEL7<1:0>} & \multicolumn{5}{|l|}{FSEL7<4:0>} & FLTEN6 & \multicolumn{2}{|l|}{MSEL6<1:0>} & \multicolumn{5}{|l|}{FSEL6<4:0>} & 0000 \\
\hline & & 15:0 & FLTEN5 & \multicolumn{2}{|l|}{MSEL5<1:0>} & \multicolumn{5}{|l|}{} & FLTEN4 & & & \multicolumn{5}{|l|}{FSEL4<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{50E0} & \multirow[t]{2}{*}{C4FLTCON2} & 31:16 & FLTEN11 & \multicolumn{2}{|l|}{MSEL11<1:0>} & \multicolumn{5}{|l|}{FSEL11<4:0>} & FLTEN10 & \multicolumn{2}{|l|}{MSEL10<1:0>} & \multicolumn{5}{|l|}{FSEL10<4:0>} & 0000 \\
\hline & & 15:0 & FLTEN9 & \multicolumn{2}{|l|}{MSEL9<1:0>} & \multicolumn{5}{|l|}{FSEL9<4:0>} & FLTEN8 & \multicolumn{2}{|l|}{MSEL8<1:0>} & \multicolumn{5}{|l|}{FSEL8<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{50F0} & \multirow[t]{2}{*}{C4FLTCON3} & 31:16 & FLTEN15 & \multicolumn{2}{|l|}{MSEL15<1:0>} & \multicolumn{5}{|l|}{FSEL15<4:0>} & FLTEN14 & \multicolumn{2}{|l|}{MSEL14<1:0>} & \multicolumn{5}{|l|}{FSEL14<4:0>} & 0000 \\
\hline & & 15:0 & FLTEN13 & \multicolumn{2}{|l|}{MSEL13<1:0>} & \multicolumn{5}{|l|}{FSEL13<4:0>} & FLTEN12 & \multicolumn{2}{|l|}{MSEL12<1:0>} & \multicolumn{5}{|l|}{FSEL12<4:0>} & 0000 \\
\hline \multirow[t]{2}{*}{5140} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { C4RXFn } \\
& (\mathrm{n}=0-15)
\end{aligned}
\]} & 31:16 & \multicolumn{11}{|l|}{SID<10:0>} & - & EXID & - & EID<1 & :16> & \(x \times x x\) \\
\hline & & 15:0 & \multicolumn{16}{|l|}{EID<15:0>} & xxxx \\
\hline 5340 & C4FIFOBA & \[
\begin{array}{c|}
\hline 31: 16 \\
15: 0
\end{array}
\] & \multicolumn{16}{|l|}{C4FIFOBA<31:0>} & 0000 0000 \\
\hline \multirow[t]{2}{*}{5350} & \multirow[t]{2}{*}{C4FIFOCONn
\[
(\mathrm{n}=0-15)
\]} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{5}{|l|}{FSIZE<4:0>} & 0000 \\
\hline & & 15:0 & - & FRESET & UINC & DONLY & - & - & - & - & TXEN & TXABAT & TXLARB & TXERR & TXREQ & RTREN & TXPRI & <1:0> & 0000 \\
\hline \multicolumn{20}{|l|}{\begin{tabular}{l}
Legend: \(\quad \mathrm{x}=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. \\
 information.
\end{tabular}} \\
\hline
\end{tabular}
TABLE 26-1: CAN1 THROUGH CAN4 REGISTER SUMMARY (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & \(18 / 2\) & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{5360} & \multirow[t]{2}{*}{C4FIFOINTn
\[
(n=0-15)
\]} & 31:16 & - & - & - & - & - & TXNFULLIE & TXHALFIE & TXEMPTYIE & - & - & - & - & RXOVFLIE & RXFULLIE & RXHALFIE & \[
\begin{array}{|c|}
\hline \text { RXN } \\
\text { EMPTYIE }
\end{array}
\] & 0000 \\
\hline & & 15:0 & - & - & - & - & - & TXNFULLIF & TXHALFIF & TXEMPTYIF & - & - & - & - & RXOVFLIF & RXFULLIF & RXHALFIF & \[
\begin{array}{|c|}
\hline \text { RXN } \\
\text { EMPTYIF }
\end{array}
\] & 0000 \\
\hline 5370 & C4FIFOUAn
\[
(\mathrm{n}=0-15)
\] & 31:16 & \multicolumn{16}{|l|}{C1FIFOUA<31:0>} & 0000 0000 \\
\hline \multirow[t]{2}{*}{5380} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { C4FIFOCIn } \\
& (\mathrm{n}=0-15)
\end{aligned}
\]} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & \multicolumn{5}{|l|}{C4FIFOCI<4:0>} & 0000 \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

REGISTER 26-1: CxCON: CAN MODULE CONTROL REGISTER ('x' = 1-4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 29/21/13/5 }}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & S/HC-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & ABAT & \multicolumn{3}{|c|}{REQOP<2:0>} \\
\hline \multirow[b]{2}{*}{23:16} & R-1 & R-0 & R-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & \multicolumn{3}{|c|}{OPMOD<2:0>} & CANCAP & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & R/W-0 & U-0 & R-0 & U-0 & U-0 & U-0 \\
\hline & \(\mathrm{ON}^{(1)}\) & - & SIDLE & - & CANBUSY & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{DNCNT<4:0>} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & HC = Hardware Clear & \(S=\) Settable bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-28 Unimplemented: Read as ' 0 '
bit 27 ABAT: Abort All Pending Transmissions bit
1 = Signal all transmit buffers to abort transmission
\(0=\) Module will clear this bit when all transmissions aborted
bit 26-24 REQOP<2:0>: Request Operation Mode bits
111 = Set Listen All Messages mode
\(110=\) Reserved
101 = Reserved
\(100=\) Set Configuration mode
011 = Set Listen Only mode
010 = Set Loopback mode
001 = Set Disable mode
\(000=\) Set Normal Operation mode
bit 23-21 OPMOD<2:0>: Operation Mode Status bits
\(111=\) Module is in Listen All Messages mode
110 = Reserved
101 = Reserved
\(100=\) Module is in Configuration mode
011 = Module is in Listen Only mode
\(010=\) Module is in Loopback mode
001 = Module is in Disable mode
000 = Module is in Normal Operation mode
bit 20 CANCAP: CAN Message Receive Time Stamp Timer Capture Enable bit
1 = CANTMR value is stored on valid message reception and is stored with the message
0 = Disable CAN message receive time stamp timer capture and stop CANTMR to conserve power
bit 19-16 Unimplemented: Read as ' 0 '
bit 15 ON: CAN On bit \({ }^{(1)}\)
1 = CAN module is enabled
\(0=\) CAN module is disabled
bit 14 Unimplemented: Read as ' 0 '

Note 1: If the user application clears this bit, it may take a number of cycles before the CAN module completes the current transaction and responds to this request. The user application should poll the CANBUSY bit to verify that the request has been honored.
```

REGISTER 26-1: CxCON: CAN MODULE CONTROL REGISTER ('x'= 1-4) (CONTINUED)
bit 13 SIDLE: CAN Stop in Idle bit
1 = CAN Stops operation when system enters Idle mode
0 = CAN continues operation when system enters Idle mode
bit 12 Unimplemented: Read as '0'
bit }11\mathrm{ CANBUSY: CAN Module is Busy bit
1 = The CAN module is active
0 = The CAN module is completely disabled
bit 10-5 Unimplemented: Read as ' 0'
bit 4-0 DNCNT<4:0>: Device Net Filter Bit Number bits
10011-11111 = Invalid Selection (compare up to 18-bits of data with EID)
10010 = Compare up to data byte 2 bit 6 with EID17 (CxRXFn<17>)
•
•
-
00001 = Compare up to data byte 0 bit 7 with EID0 (CxRXFn<0>)
00000 = Do not compare data bytes

```

Note 1: If the user application clears this bit, it may take a number of cycles before the CAN module completes the current transaction and responds to this request. The user application should poll the CANBUSY bit to verify that the request has been honored.

\section*{PIC32MK GP/MC Family}

REGISTER 26-2: CxCFG: CAN BAUD RATE CONFIGURATION REGISTER ('x' = 1-4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & R/W-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & WAKFIL & - & - & - & \multicolumn{3}{|c|}{SEG2PH<2:0> \({ }^{(1,4)}\)} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & SEG2PHTS \({ }^{(1)}\) & SAM \({ }^{(2)}\) & \multicolumn{3}{|c|}{SEG1PH<2:0>} & \multicolumn{3}{|c|}{PRSEG<2:0>} \\
\hline \multirow[t]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{2}{|l|}{SJW<1:0> \({ }^{(3)}\)} & \multicolumn{6}{|c|}{BRP<5:0>} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & HC = Hardware Clear & \(\mathrm{S}=\) Settable bit \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-23 Unimplemented: Read as ' 0 '
bit 22 WAKFIL: CAN Bus Line Filter Enable bit
1 = Use CAN bus line filter for wake-up
\(0=\) CAN bus line filter is not used for wake-up
bit 21-19 Unimplemented: Read as ' 0 '
bit 18-16 SEG2PH<2:0>: Phase Buffer Segment 2 bits \(^{(1,4)}\)
\(111=\) Length is \(8 \times\) TQ
-
-
-
\(000=\) Length is \(1 \times\) TQ
bit 15 SEG2PHTS: Phase Segment 2 Time Select bit \({ }^{(1)}\)
1 = Freely programmable
0 = Maximum of SEG1PH or Information Processing Time, whichever is greater
bit 14 SAM: Sample of the CAN Bus Line bit \({ }^{(2)}\)
1 = Bus line is sampled three times at the sample point
\(0=\) Bus line is sampled once at the sample point
bit 13-11 SEG1PH<2:0>: Phase Buffer Segment 1 bits \({ }^{(4)}\)
\(111=\) Length is \(8 \times\) TQ
-
-
-
\(000=\) Length is \(1 \times\) TQ

Note 1: SEG2PH \(\leq\) SEG1PH. If SEG2PHTS is clear, SEG2PH will be set automatically.
2: 3 Time bit sampling is not allowed for \(B R P<2\).
3: \(\quad\) SJW \(\leq\) SEG2PH.
4: The Time Quanta per bit must be greater than 7 (that is, TQBIT > 7).

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> \((C x C O N<23: 21>)=100)\).
```

REGISTER 26-2: CxCFG: CAN BAUD RATE CONFIGURATION REGISTER (' }x\mathrm{ ' = 1-4) (CONTINUED)
bit 10-8 PRSEG<2:0>: Propagation Time Segment bits(4)
111 = Length is 8 x TQ
\bullet
\bullet
-
000 = Length is 1 x TQ
bit 7-6 SJW<1:0>: Synchronization Jump Width bits (}\mp@subsup{}{}{(3)
11 = Length is 4 x TQ
10 = Length is 3 x TQ
01 = Length is 2 x TQ
00 = Length is 1 x TQ
bit 5-0 BRP<5:0>: Baud Rate Prescaler bits
111111 = TQ = (2 x 64) / PBCLK5
111110 = TQ = (2 x 63) / PBCLK5
•
•
•
000001 = TQ = (2 x 2) / PBCLK5
000000 = TQ = (2 x 1) / PBCLK5
Note 1: $\operatorname{SEG2PH} \leq$ SEG1PH. If SEG2PHTS is clear, SEG2PH will be set automatically.
2: 3 Time bit sampling is not allowed for $\mathrm{BRP}<2$.
3: $\quad$ SJW $\leq$ SEG2PH.
4: $\quad$ The Time Quanta per bit must be greater than 7 (that is, TQBIT > 7).
Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CxCON<23:21>) = 100).

```

\section*{PIC32MK GP/MC Family}

REGISTER 26-3: CxINT: CAN INTERRUPT REGISTER (' \(x\) ' = 1-4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 \\
\hline & IVRIE & WAKIE & CERRIE & SERRIE & RBOVIE & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & MODIE & CTMRIE & RBIE & TBIE \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 \\
\hline & IVRIF & WAKIF & CERRIF & SERRIF \({ }^{(1)}\) & RBOVIF & - & - & - \\
\hline \multirow{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & MODIF & CTMRIF & RBIF & TBIF \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
bit 31 IVRIE: Invalid Message Received Interrupt Enable bit
1 = Interrupt request is enabled
\(0=\) Interrupt request is not enabled
bit 30 WAKIE: CAN Bus Activity Wake-up Interrupt Enable bit
1 = Interrupt request is enabled
\(0=\) Interrupt request is not enabled
bit 29 CERRIE: CAN Bus Error Interrupt Enable bit
1 = Interrupt request is enabled
\(0=\) Interrupt request is not enabled
bit 28 SERRIE: System Error Interrupt Enable bit
1 = Interrupt request is enabled
\(0=\) Interrupt request is not enabled
bit 27 RBOVIE: Receive Buffer Overflow Interrupt Enable bit
1 = Interrupt request is enabled
\(0=\) Interrupt request is not enabled
bit 26-20 Unimplemented: Read as ' 0 '
bit 19 MODIE: Mode Change Interrupt Enable bit
1 = Interrupt request is enabled
\(0=\) Interrupt request is not enabled
bit 18 CTMRIE: CAN Timestamp Timer Interrupt Enable bit
1 = Interrupt request is enabled
0 = Interrupt request is not enabled
bit 17 RBIE: Receive Buffer Interrupt Enable bit
1 = Interrupt request is enabled
\(0=\) Interrupt request is not enabled
bit 16 TBIE: Transmit Buffer Interrupt Enable bit
1 = Interrupt request is enabled
\(0=\) Interrupt request is not enabled
bit 15 IVRIF: Invalid Message Received Interrupt Flag bit
1 = An invalid messages interrupt has occurred
\(0=\) An invalid message interrupt has not occurred

Note 1: This bit can only be cleared by turning the CAN module Off and On by clearing or setting the ON bit ( \(\mathrm{CxCON}<15>\) ).
REGISTER 26-3: CxINT: CAN INTERRUPT REGISTER (' \(x\) ' = 1-4) (CONTINUED)
bit 14 WAKIF: CAN Bus Activity Wake-up Interrupt Flag bit
1 = A bus wake-up activity interrupt has occurred0 = A bus wake-up activity interrupt has not occurred
bit 13 CERRIF: CAN Bus Error Interrupt Flag bit
1 = A CAN bus error has occurred
0 = A CAN bus error has not occurred
bit 12 SERRIF: System Error Interrupt Flag bit1 = A system error occurred (typically an illegal address was presented to the system bus)0 = A system error has not occurred
bit 11 RBOVIF: Receive Buffer Overflow Interrupt Flag bit
1 = A receive buffer overflow has occurred
\(0=\) A receive buffer overflow has not occurred
bit 10-4 Unimplemented: Read as ' 0 '
bit 3 MODIF: CAN Mode Change Interrupt Flag bit
1 = A CAN module mode change has occurred (OPMOD<2:0> has changed to reflect REQOP)
0 = A CAN module mode change has not occurred
bit 2 CTMRIF: CAN Timer Overflow Interrupt Flag bit1 = A CAN timer (CANTMR) overflow has occurred0 = A CAN timer (CANTMR) overflow has not occurred
bit 1 RBIF: Receive Buffer Interrupt Flag bit
1 = A receive buffer interrupt is pending
\(0=\) A receive buffer interrupt is not pendingbit \(0 \quad\) TBIF: Transmit Buffer Interrupt Flag bit1 = A transmit buffer interrupt is pending\(0=\) A transmit buffer interrupt is not pending

Note 1: This bit can only be cleared by turning the CAN module Off and On by clearing or setting the ON bit (CxCON<15>).

\section*{PIC32MK GP/MC Family}

REGISTER 26-4: CxVEC: CAN INTERRUPT CODE REGISTER ('x' = 1-4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[t]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[t]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{FILHIT<4:0>} \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & R-1 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & - & \multicolumn{7}{|c|}{ICODE<6:0> \({ }^{(1)}\)} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit 31-13 Unimplemented: Read as ' 0 '
bit 12-8 FILHIT<4:0>: Filter Hit Number bit
11111 = Reserved
-
.
10000 = Reserved
01111 = Filter 15
-
.
00001 = Filter 1
00000 = Filter 0
bit \(7 \quad\) Unimplemented: Read as ' 0 '

Note 1: These bits are only updated for enabled interrupts.
```

REGISTER 26-4: CxVEC: CAN INTERRUPT CODE REGISTER ('x' = 1-4)
bit 6-0 ICODE<6:0>: Interrupt Flag Code bits (1)
1111111 = Reserved
•
•
1001001 = Reserved
1001000 = Invalid message received (IVRIF)
1000111 = CAN module mode change (MODIF)
1000110 = CAN timestamp timer (CTMRIF)
1000101 = Bus bandwidth error (SERRIF)
1000100 = Address error interrupt (SERRIF)
1000011 = Receive FIFO overflow interrupt (RBOVIF)
1000010 = Wake-up interrupt (WAKIF)
1000001 = Error Interrupt (CERRIF)
1000000 = No interrupt
0111111 = Reserved
•
.
0100000 = Reserved
0001111 = FIFO15 Interrupt (CxFSTAT<15> set)

```

```

    .
    0000001 = FIFO1 Interrupt (CxFSTAT<1> set)
    0000000 = FIFO0 Interrupt (CxFSTAT<0> set)
    ```

Note 1: These bits are only updated for enabled interrupts.

\section*{PIC32MK GP/MC Family}

REGISTER 26-5: CxTREC: CAN TRANSMIT/RECEIVE ERROR COUNT REGISTER ('x’ = 1-4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & Bit
31/23/15/7 & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & - & - & TXBO & TXBP & RXBP & TXWARN & RXWARN & EWARN \\
\hline \multirow{2}{*}{15:8} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{TERRCNT<7:0>} \\
\hline \multirow{2}{*}{7:0} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{RERRCNT<7:0>} \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared
\end{tabular}
bit 31-22 Unimplemented: Read as ' 0 '
bit 21 TXBO: Transmitter in Error State Bus OFF (TERRCNT \(\geq 256\) )
bit 20 TXBP: Transmitter in Error State Bus Passive (TERRCNT \(\geq\) 128)
bit 19 RXBP: Receiver in Error State Bus Passive (RERRCNT \(\geq\) 128)
bit 18 TXWARN: Transmitter in Error State Warning ( \(128>\) TERRCNT \(\geq 96\) )
bit 17 RXWARN: Receiver in Error State Warning ( \(128>\) RERRCNT \(\geq 96\) )
bit 16 EWARN: Transmitter or Receiver is in Error State Warning
bit 15-8 TERRCNT<7:0>: Transmit Error Counter
bit 7-0 RERRCNT<7:0>: Receive Error Counter

REGISTER 26-6: CxFSTAT: CAN FIFO STATUS REGISTER ('x' = 1-4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & Bit 26/18/10/2 & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & FIFOIP15 & FIFOIP14 & FIFOIP13 & FIFOIP12 & FIFOIP11 & FIFOIP10 & FIFOIP9 & FIFOIP8 \\
\hline \multirow[b]{2}{*}{7:0} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & FIFOIP7 & FIFOIP6 & FIFOIP5 & FIFOIP4 & FIFOIP3 & FIFOIP2 & FIFOIP1 & FIFOIP0 \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 FIFOIP<15:0>: FIFOx Interrupt Pending bits
1 = One or more enabled FIFO interrupts are pending
\(0=\) No FIFO interrupts are pending

\section*{PIC32MK GP/MC Family}

REGISTER 26-7: CxRXOVF: CAN RECEIVE FIFO OVERFLOW STATUS REGISTER (' \(x\) ' = 1-4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 29/21/13/5 }}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 27/19/11/3 }}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & RXOVF15 & RXOVF14 & RXOVF13 & RXOVF12 & RXOVF11 & RXOVF10 & RXOVF9 & RXOVF8 \\
\hline \multirow[b]{2}{*}{7:0} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & RXOVF7 & RXOVF6 & RXOVF5 & RXOVF4 & RXOVF3 & RXOVF2 & RXOVF1 & RXOVF0 \\
\hline
\end{tabular}
\begin{tabular}{lll} 
Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 RXOVF<15:0>: FIFOx Receive Overflow Interrupt Pending bit
1 = FIFO has overflowed
\(0=\) FIFO has not overflowed

REGISTER 26-8: CxTMR: CAN TIMER REGISTER ('x' = 1-4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CANTS<15:8>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CANTS<7:0>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CANTSPRE<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CANTSPRE<7:0>} \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\end{tabular}
bit 31-0 CANTS<15:0>: CAN Time Stamp Timer bits
This is a free-running timer that increments every CANTSPRE system clocks when the CANCAP bit ( \(\mathrm{CxCON}<20>\) ) is set.

Note 1: CxTMR will be paused when CANCAP \(=0\).
2: The CxTMR prescaler count will be reset on any write to CxTMR (CANTSPRE will be unaffected).

\section*{PIC32MK GP/MC Family}

REGISTER 26-8: CxTMR: CAN TIMER REGISTER (' x ' \(=1\) 1-4)
bit 15-0 CANTSPRE<15:0>: CAN Time Stamp Timer Prescaler bits
1111111111111111 = CAN time stamp timer (CANTS) increments every 65,535 system clocks
-
-
0000000000000000 = CAN time stamp timer (CANTS) increments every system clock

Note 1: CxTMR will be paused when CANCAP \(=0\).
2: The CxTMR prescaler count will be reset on any write to CxTMR (CANTSPRE will be unaffected).

REGISTER 26-9: CxRXMn: CAN ACCEPTANCE FILTER MASK ' \(n\) ' REGISTER (' \(x\) ' = 1-4; ' \(n\) ' = 0, 1, 2 OR 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{SID<10:3>} \\
\hline \multirow{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & U-0 & R/W-0 & U-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{3}{|c|}{SID<2:0>} & - & MIDE & - & \multicolumn{2}{|r|}{EID<17:16>} \\
\hline \multirow{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{EID<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{EID<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\(\mathrm{R}=\) Readable bit \(\quad \mathrm{W}=\) Writable bit \(\quad \mathrm{U}=\) Unimplemented bit, read as ' 0 '
\(-n=\) Value at POR
' 1 ' = Bit is set
' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown
bit 31-21 SID<10:0>: Standard Identifier bits
1 = Include the SIDx bit in filter comparison
\(0=\) The SIDx bit is a 'don't care' in filter operation
bit 20 Unimplemented: Read as ' 0 '
bit 19 MIDE: Identifier Receive Mode bit
1 = Match only message types (standard/extended address) that correspond to the EXID bit in filter
\(0=\) Match either standard or extended address message if filters match (that is, if (Filter SID) \(=\) (Message
SID) or if (FILTER SID/EID) \(=(\) Message SID/EID \()\) )
bit 18 Unimplemented: Read as ' 0 '
bit 17-0 EID<17:0>: Extended Identifier bits
1 = Include the EIDx bit in filter comparison
\(0=\) The EIDx bit is a 'don't care' in filter operation

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> \((\mathrm{CxCON}<23: 21>)=100)\).

\section*{PIC32MK GP/MC Family}

REGISTER 26-10: CxFLTCON0: CAN FILTER CONTROL REGISTER 0 (' \(x\) ' = 1-4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & FLTEN3 & \multicolumn{2}{|l|}{MSEL3<1:0>} & \multicolumn{5}{|c|}{FSEL3<4:0>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & FLTEN2 & \multicolumn{2}{|l|}{MSEL2<1:0>} & \multicolumn{5}{|c|}{FSEL2<4:0>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & FLTEN1 & \multicolumn{2}{|l|}{MSEL1<1:0>} & \multicolumn{5}{|c|}{FSEL1<4:0>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & FLTEN0 & \multicolumn{2}{|l|}{MSEL0<1:0>} & \multicolumn{5}{|c|}{FSEL0<4:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
bit 31 FLTEN3: Filter 3 Enable bit
1 = Filter is enabled
\(0=\) Filter is disabled
bit 30-29 MSEL3<1:0>: Filter 3 Mask Select bits
11 = Reserved
10 = Acceptance Mask 2 is selected
01 = Acceptance Mask 1 is selected
\(00=\) Acceptance Mask 0 is selected
bit 28-24 FSEL3<4:0>: FIFO Selection bits
11111 = Message matching filter is stored in FIFO buffer 31
\(11110=\) Message matching filter is stored in FIFO buffer 30
-
00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
bit 23 FLTEN2: Filter 2 Enable bit
1 = Filter is enabled
\(0=\) Filter is disabled
bit 22-21 MSEL2<1:0>: Filter 2 Mask Select bits
11 = Reserved
\(10=\) Acceptance Mask 2 is selected
01 = Acceptance Mask 1 is selected
00 = Acceptance Mask 0 is selected
bit 20-16 FSEL2<4:0>: FIFO Selection bits
11111 = Message matching filter is stored in FIFO buffer 31
\(11110=\) Message matching filter is stored in FIFO buffer 30
-
.
00001 = Message matching filter is stored in FIFO buffer 1
00000 = Message matching filter is stored in FIFO buffer 0

Note: \(\quad\) The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is ' 0 '.
```

REGISTER 26-10: CxFLTCONO: CAN FILTER CONTROL REGISTER 0 (' }x\mathrm{ '= 1-4) (CONTINUED)
bit 15 FLTEN1: Filter 1 Enable bit
1 = Filter is enabled
0 = Filter is disabled
bit 14-13 MSEL1<1:0>: Filter 1 Mask Select bits
11 = Reserved
10 = Acceptance Mask 2 is selected
01 = Acceptance Mask 1 is selected
00 = Acceptance Mask 0 is selected
bit 12-8 FSEL1<4:0>: FIFO Selection bits
11111 = Message matching filter is stored in FIFO buffer 31
11110 = Message matching filter is stored in FIFO buffer 30
.
-
00001 = Message matching filter is stored in FIFO buffer 1
00000 = Message matching filter is stored in FIFO buffer 0
bit 7 FLTENO: Filter 0 Enable bit
1 = Filter is enabled
0 = Filter is disabled
bit 6-5 MSEL0<1:0>: Filter 0 Mask Select bits
11 = Reserved
10 = Acceptance Mask 2 is selected
01 = Acceptance Mask 1 is selected
00 = Acceptance Mask 0 is selected
bit 4-0 FSELO<4:0>: FIFO Selection bits
1 1 1 1 1 ~ = ~ M e s s a g e ~ m a t c h i n g ~ f i l t e r ~ i s ~ s t o r e d ~ i n ~ F I F O ~ b u f f e r ~ 3 1 ~
11110 = Message matching filter is stored in FIFO buffer 30
•
•
00001 = Message matching filter is stored in FIFO buffer 1
00000 = Message matching filter is stored in FIFO buffer 0

```

Note: \(\quad\) The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is ' 0 '

\section*{PIC32MK GP/MC Family}

REGISTER 26-11: CxFLTCON1: CAN FILTER CONTROL REGISTER 1 (' \(x\) ' = 1-4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
26 / 18 / 10 / 2
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & FLTEN7 & \multicolumn{2}{|l|}{MSEL7<1:0>} & \multicolumn{5}{|c|}{FSEL7<4:0>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & FLTEN6 & \multicolumn{2}{|l|}{MSEL6<1:0>} & \multicolumn{5}{|c|}{FSEL6<4:0>} \\
\hline \multirow{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & FLTEN5 & \multicolumn{2}{|l|}{MSEL5<1:0>} & \multicolumn{5}{|c|}{FSEL5<4:0>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & FLTEN4 & \multicolumn{2}{|l|}{MSEL4<1:0>} & \multicolumn{5}{|c|}{FSEL4<4:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
\begin{tabular}{ll} 
bit 31 & FLTEN7: Filter 7 Enable bit \\
& \(1=\) Filter is enabled \\
& \(0=\) Filter is disabled \\
bit 30-29 & MSEL7<1:0>: Filter 7 Mask Select bits \\
& \(11=\) Reserved \\
& \(10=\) Acceptance Mask 2 is selected \\
& \(01=\) Acceptance Mask 1 is selected \\
& \(00=\) Acceptance Mask 0 is selected
\end{tabular}
bit 28-24 FSEL7<4:0>: FIFO Selection bits
11111 = Message matching filter is stored in FIFO buffer 31
\(11110=\) Message matching filter is stored in FIFO buffer 30
.
.
00001 = Message matching filter is stored in FIFO buffer 1
\(00000=\) Message matching filter is stored in FIFO buffer 0
bit 23 FLTEN6: Filter 6 Enable bit
1 = Filter is enabled
\(0=\) Filter is disabled
bit 22-21 MSEL6<1:0>: Filter 6 Mask Select bits
11 = Reserved
10 = Acceptance Mask 2 is selected
01 = Acceptance Mask 1 is selected
\(00=\) Acceptance Mask 0 is selected
bit 20-16 FSEL6<4:0>: FIFO Selection bits
11111 = Message matching filter is stored in FIFO buffer 31
\(11110=\) Message matching filter is stored in FIFO buffer 30
-
\(\therefore\)
00001 = Message matching filter is stored in FIFO buffer 1
\(00000=\) Message matching filter is stored in FIFO buffer 0

Note: \(\quad\) The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is ' 0 '.
```

REGISTER 26-11: CxFLTCON1: CAN FILTER CONTROL REGISTER 1 ('x' = 1-4) (CONTINUED)
bit 15 FLTEN5: Filter 17 Enable bit
1 = Filter is enabled
0 = Filter is disabled
bit 14-13 MSEL5<1:0>: Filter 5 Mask Select bits
11 = Reserved
10 = Acceptance Mask 2 is selected
01 = Acceptance Mask 1 is selected
00 = Acceptance Mask 0 is selected
bit 12-8 FSEL5<4:0>: FIFO Selection bits
11111 = Message matching filter is stored in FIFO buffer 31
11110 = Message matching filter is stored in FIFO buffer 30
\bullet
.
00001 = Message matching filter is stored in FIFO buffer 1
00000 = Message matching filter is stored in FIFO buffer 0
bit 7 FLTEN4: Filter 4 Enable bit
1 = Filter is enabled
0 = Filter is disabled
bit 6-5 MSEL4<1:0>: Filter 4 Mask Select bits
11 = Reserved
10 = Acceptance Mask 2 is selected
01 = Acceptance Mask 1 is selected
00 = Acceptance Mask 0 is selected
bit 4-0 FSEL4<4:0>: FIFO Selection bits
11111 = Message matching filter is stored in FIFO buffer 31
11110 = Message matching filter is stored in FIFO buffer 30
•
.
00001 = Message matching filter is stored in FIFO buffer 1
00000 = Message matching filter is stored in FIFO buffer 0

```

Note: \(\quad\) The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is ' 0 '.

\section*{PIC32MK GP/MC Family}

REGISTER 26-12: CxFLTCON2: CAN FILTER CONTROL REGISTER 2 (' \(x\) ' = 1-4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & FLTEN11 & \multicolumn{2}{|l|}{MSEL11<1:0>} & \multicolumn{5}{|c|}{FSEL \(11<4: 0>\)} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & FLTEN10 & \multicolumn{2}{|l|}{MSEL10<1:0>} & \multicolumn{5}{|c|}{FSEL \(10<4: 0>\)} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & FLTEN9 & \multicolumn{2}{|l|}{MSEL9<1:0>} & \multicolumn{5}{|c|}{FSEL9<4:0>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & FLTEN8 & \multicolumn{2}{|l|}{MSEL8<1:0>} & \multicolumn{5}{|c|}{FSEL8<4:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
bit 31 FLTEN11: Filter 11 Enable bit
1 = Filter is enabled
\(0=\) Filter is disabled
bit 30-29 MSEL11<1:0>: Filter 11 Mask Select bits
11 = Reserved
\(10=\) Acceptance Mask 2 is selected
01 = Acceptance Mask 1 is selected
\(00=\) Acceptance Mask 0 is selected
bit 28-24 FSEL11<4:0>: FIFO Selection bits
11111 = Message matching filter is stored in FIFO buffer 31
\(11110=\) Message matching filter is stored in FIFO buffer 30
.
-
00001 = Message matching filter is stored in FIFO buffer 1
00000 = Message matching filter is stored in FIFO buffer 0
bit 23 FLTEN10: Filter 10 Enable bit
1 = Filter is enabled
\(0=\) Filter is disabled
bit 22-21 MSEL10<1:0>: Filter 10 Mask Select bits
11 = Reserved
\(10=\) Acceptance Mask 2 is selected
01 = Acceptance Mask 1 is selected
00 = Acceptance Mask 0 is selected
bit 20-16 FSEL10<4:0>: FIFO Selection bits
11111 = Message matching filter is stored in FIFO buffer 31
11110 = Message matching filter is stored in FIFO buffer 30
-
.
00001 = Message matching filter is stored in FIFO buffer 1
00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is ' 0 '.
```

REGISTER 26-12: CxFLTCON2: CAN FILTER CONTROL REGISTER 2 ('x'= 1-4) (CONTINUED)
bit 15 FLTEN9: Filter 9 Enable bit
1 = Filter is enabled
0 = Filter is disabled
bit 14-13 MSEL9<1:0>: Filter 9 Mask Select bits
11 = Reserved
10 = Acceptance Mask 2 is selected
01 = Acceptance Mask 1 is selected
00 = Acceptance Mask 0 is selected
bit 12-8 FSEL9<4:0>: FIFO Selection bits
1 1 1 1 1 ~ = ~ M e s s a g e ~ m a t c h i n g ~ f i l t e r ~ i s ~ s t o r e d ~ i n ~ F I F O ~ b u f f e r ~ 3 1 ~
11110 = Message matching filter is stored in FIFO buffer 30
\bullet
00001 = Message matching filter is stored in FIFO buffer 1
00000 = Message matching filter is stored in FIFO buffer 0
bit 7 FLTEN8: Filter 8 Enable bit
1 = Filter is enabled
0 = Filter is disabled
bit 6-5 MSEL8<1:0>: Filter 8 Mask Select bits
11 = Reserved
10 = Acceptance Mask 2 is selected
01 = Acceptance Mask 1 is selected
00 = Acceptance Mask 0 is selected
bit 4-0 FSEL8<4:0>: FIFO Selection bits
11111 = Message matching filter is stored in FIFO buffer 31
11110 = Message matching filter is stored in FIFO buffer 30
•
00001 = Message matching filter is stored in FIFO buffer 1
00000 = Message matching filter is stored in FIFO buffer 0

```

Note: \(\quad\) The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is ' 0 '

\section*{PIC32MK GP/MC Family}

REGISTER 26-13: CxFLTCON3: CAN FILTER CONTROL REGISTER 3 (' \(x\) ' = 1-4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{array}{|c|}
\text { Bit } \\
26 / 18 / 10 / 2
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & FLTEN15 & \multicolumn{2}{|l|}{MSEL15<1:0>} & \multicolumn{5}{|c|}{FSEL15<4:0>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & FLTEN14 & \multicolumn{2}{|l|}{MSEL14<1:0>} & \multicolumn{5}{|c|}{FSEL14<4:0>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & FLTEN13 & \multicolumn{2}{|l|}{MSEL13<1:0>} & \multicolumn{5}{|c|}{FSEL13<4:0>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & FLTEN12 & \multicolumn{2}{|l|}{MSEL12<1:0>} & \multicolumn{5}{|c|}{FSEL12<4:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(\prime 0\) ' = Bit is cleared
\end{tabular}
bit 31 FLTEN15: Filter 15 Enable bit
1 = Filter is enabled
\(0=\) Filter is disabled
bit 30-29 MSEL15<1:0>: Filter 15 Mask Select bits
11 = 11 = Reserved
\(10=\) Acceptance Mask 2 is selected
01 = Acceptance Mask 1 is selected
00 = Acceptance Mask 0 is selected
bit 28-24 FSEL15<4:0>: FIFO Selection bits
11111 = Message matching filter is stored in FIFO buffer 31
\(11110=\) Message matching filter is stored in FIFO buffer 30
.
.
00001 = Message matching filter is stored in FIFO buffer 1
00000 = Message matching filter is stored in FIFO buffer 0
bit 23 FLTEN14: Filter 14 Enable bit
1 = Filter is enabled
\(0=\) Filter is disabled
bit 22-21 MSEL14<1:0>: Filter 14 Mask Select bits
11 = 11 = Reserved
\(10=\) Acceptance Mask 2 is selected
01 = Acceptance Mask 1 is selected
00 = Acceptance Mask 0 is selected
bit 20-16 FSEL14<4:0>: FIFO Selection bits
11111 = Message matching filter is stored in FIFO buffer 31
\(11110=\) Message matching filter is stored in FIFO buffer 30
-
.
00001 = Message matching filter is stored in FIFO buffer 1
00000 = Message matching filter is stored in FIFO buffer 0

Note: \(\quad\) The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is ' 0 '.
```

REGISTER 26-13: CxFLTCON3: CAN FILTER CONTROL REGISTER 3 ('x'= 1-4) (CONTINUED)
bit 15 FLTEN13: Filter 13 Enable bit
1 = Filter is enabled
0 = Filter is disabled
bit 14-13 MSEL13<1:0>: Filter 13 Mask Select bits
11 = 11 = Reserved
10 = Acceptance Mask 2 is selected
01 = Acceptance Mask 1 is selected
00 = Acceptance Mask 0 is selected
bit 12-8 FSEL13<4:0>: FIFO Selection bits
11111 = Message matching filter is stored in FIFO buffer 31
11110 = Message matching filter is stored in FIFO buffer 30
.
00001 = Message matching filter is stored in FIFO buffer 1
00000 = Message matching filter is stored in FIFO buffer 0
bit 7 FLTEN12: Filter 12 Enable bit
1 = Filter is enabled
0 = Filter is disabled
bit 6-5 MSEL12<1:0>: Filter 12 Mask Select bits
11 = 11 = Reserved
10 = Acceptance Mask 2 is selected
01 = Acceptance Mask 1 is selected
00 = Acceptance Mask 0 is selected
bit 4-0 FSEL12<4:0>: FIFO Selection bits
11111 = Message matching filter is stored in FIFO buffer 31
11110 = Message matching filter is stored in FIFO buffer 30
•
00001 = Message matching filter is stored in FIFO buffer 1
00000 = Message matching filter is stored in FIFO buffer 0

```

Note: \(\quad\) The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is ' 0 '.

\section*{PIC32MK GP/MC Family}

REGISTER 26-14: CxRXFn: CAN ACCEPTANCE FILTER ‘n’ REGISTER 7 (' \(x\) ' = 1-4; ' \(n\) ' = 0 THROUGH 15)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 27/19/11/3 }}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & \multicolumn{8}{|c|}{SID<10:3>} \\
\hline \multirow{2}{*}{23:16} & R/W-x & R/W-x & R/W-x & U-0 & R/W-x & U-0 & R/W-x & R/W-x \\
\hline & \multicolumn{3}{|c|}{SID<2:0>} & - & EXID & - & \multicolumn{2}{|r|}{EID<17:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & \multicolumn{8}{|c|}{EID<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & \multicolumn{8}{|c|}{EID<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & W = Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
- \(n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-21 SID<10:0>: Standard Identifier bits
1 = Message address bit SIDx must be ' 1 ' to match filter
\(0=\) Message address bit SIDx must be ' 0 ' to match filter
bit 20 Unimplemented: Read as ' 0 '
bit 19 EXID: Extended Identifier Enable bits
1 = Match only messages with extended identifier addresses
\(0=\) Match only messages with standard identifier addresses
bit 18 Unimplemented: Read as ' 0 '
bit 17-0 EID<17:0>: Extended Identifier bits
1 = Message address bit EIDx must be ' 1 ' to match filter
\(0=\) Message address bit EIDx must be ' 0 ' to match filter

Note: This register can only be modified when the filter is disabled (FLTENn = 0).

\section*{PIC32MK GP/MC Family}

REGISTER 26-15: CxFIFOBA: CAN MESSAGE BUFFER BASE ADDRESS REGISTER (' \(x\) ' = 1-4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CxFIFOBA<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CxFIFOBA<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CxFIFOBA<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R -0 \({ }^{(1)}\) & R -0 \({ }^{(1)}\) \\
\hline & \multicolumn{8}{|c|}{CxFIFOBA<7:0>} \\
\hline
\end{tabular}
\begin{tabular}{|lll}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-0 CxFIFOBA<31:0>: CANx FIFO Base Address bits
These bits define the base address of all message buffers. Individual message buffers are located based on the size of the previous message buffers. This address is a physical address. Bits \(<1: 0>\) are read-only and read as ' 0 ', forcing the messages to be 32-bit word-aligned in device RAM.

Note 1: This bit is unimplemented and will always read ' 0 ', which forces word-alignment of messages.

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CxCON<23:21>) = 100).

\section*{PIC32MK GP/MC Family}

REGISTER 26-16: CxFIFOCONn: CAN FIFO CONTROL REGISTER ‘n’ ('x' = 1-4;' \(n\) ' = 0 THROUGH 15)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & \multicolumn{5}{|c|}{FSIZE<4:0> \({ }^{(1)}\)} \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & S/HC-0 & S/HC-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & FRESET & UINC & DONLY \({ }^{(1)}\) & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R-0 & R-0 & R-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & TXEN & TXABAT \({ }^{(2)}\) & TXLARB \({ }^{(3)}\) & TXERR \({ }^{(3)}\) & TXREQ & RTREN & \multicolumn{2}{|c|}{TXPR<1:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
bit 31-21 Unimplemented: Read as ' 0 ’
bit 20-16 FSIZE<4:0>: FIFO Size bits \({ }^{(1)}\)
11111 = FIFO is 32 messages deep
-
-
\(00010=\) FIFO is 3 messages deep
00001 = FIFO is 2 messages deep
\(00000=\) FIFO is 1 message deep
bit 15 Unimplemented: Read as '0'
bit 14 FRESET: FIFO Reset bits
1 = FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user should poll whether this bit is clear before taking any action.
\(0=\) No effect
bit 13 UINC: Increment Head/Tail bit
TXEN = 1: (FIFO configured as a Transmit FIFO)
When this bit is set the FIFO head will increment by a single message
TXEN = 0: (FIFO configured as a Receive FIFO)
When this bit is set the FIFO tail will increment by a single message
bit 12 DONLY: Store Message Data Only bit \({ }^{(1)}\)
TXEN = 1: (FIFO configured as a Transmit FIFO)
This bit is not used and has no effect.
TXEN = 0: (FIFO configured as a Receive FIFO)
1 = Only data bytes will be stored in the FIFO
\(0=\) Full message is stored, including identifier
bit 11-8 Unimplemented: Read as ' 0 ’

Note 1: These bits can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> bits (CxCON<23:21>) = 100).
2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
3: This bit is reset on any read of this register or when the FIFO is reset.

\section*{REGISTER 26-16: CxFIFOCONn: CAN FIFO CONTROL REGISTER ' \(n\) ’ (' \(x\) ' = 1-4;' \(n\) ' = 0 THROUGH 15) (CONTINUED)}
bit 7 TXEN: TX/RX Buffer Selection bit
1 = FIFO is a Transmit FIFO
\(0=\) FIFO is a Receive FIFO
bit 6 TXABAT: Message Aborted bit \({ }^{(2)}\)
1 = Message was aborted
\(0=\) Message completed successfully
bit 5 TXLARB: Message Lost Arbitration bit \({ }^{(3)}\)
1 = Message lost arbitration while being sent
\(0=\) Message did not lose arbitration while being sent
bit 4 TXERR: Error Detected During Transmission bit \({ }^{(3)}\)
1 = A bus error occurred while the message was being sent
\(0=\) A bus error did not occur while the message was being sent
bit 3 TXREQ: Message Send Request
TXEN = 1: (FIFO configured as a Transmit FIFO)
Setting this bit to ' 1 ' requests sending a message.
The bit will automatically clear when all the messages queued in the FIFO are successfully sent. Clearing the bit to ' 0 ' while set (' 1 ') will request a message abort.
TXEN = 0: (FIFO configured as a receive FIFO)
This bit has no effect.
bit 2 RTREN: Auto RTR Enable bit
\(1=\) When a remote transmit is received, TXREQ will be set
\(0=\) When a remote transmit is received, TXREQ will be unaffected
bit 1-0 TXPR<1:0>: Message Transmit Priority bits
11 = Highest message priority
\(10=\) High intermediate message priority
01 = Low intermediate message priority
\(00=\) Lowest message priority

Note 1: These bits can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> bits (CxCON<23:21>) = 100).
2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
3: This bit is reset on any read of this register or when the FIFO is reset.

\section*{PIC32MK GP/MC Family}

REGISTER 26-17: CxFIFOINTn: CAN FIFO INTERRUPT REGISTER ' \(n\) ’ ('x' = 1-4); n' = 0 THROUGH 15)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{array}{|c}
\text { Bit } \\
30 / 22 / 14 / 6
\end{array}
\] & \[
\begin{array}{|c|}
\text { Bit } \\
29 / 21 / 13 / 5
\end{array}
\] & \[
\begin{array}{|c|}
\text { Bit } \\
28 / 20 / 12 / 4
\end{array}
\] & \[
\begin{array}{|c|}
\text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & - & TXNFULLIE & TXHALFIE & TXEMPTYIE \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & RXOVFLIE & RXFULLIE & RXHALFIE & RXNEMPTYIE \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & R-0 & R-0 & R-0 \\
\hline & - & - & - & - & - & TXNFULLIF \({ }^{(1)}\) & TXHALFIF & TXEMPTYIF \({ }^{(1)}\) \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R-0 & R-0 & R-0 \\
\hline & - & - & - & - & RXOVFLIF & RXFULLIF \({ }^{(1)}\) & RXHALFIF \({ }^{(1)}\) & RXNEMPTYIF \({ }^{(1)}\) \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31-27 Unimplemented: Read as ' 0 ’
bit 26 TXNFULLIE: Transmit FIFO Not Full Interrupt Enable bit
1 = Interrupt enabled for FIFO not full
\(0=\) Interrupt disabled for FIFO not full
bit 25 TXHALFIE: Transmit FIFO Half Full Interrupt Enable bit
1 = Interrupt enabled for FIFO half full
\(0=\) Interrupt disabled for FIFO half full
bit 24 TXEMPTYIE: Transmit FIFO Empty Interrupt Enable bit
1 = Interrupt enabled for FIFO empty
0 = Interrupt disabled for FIFO empty
bit 23-20 Unimplemented: Read as '0'
bit 19 RXOVFLIE: Overflow Interrupt Enable bit
1 = Interrupt enabled for overflow event
0 = Interrupt disabled for overflow event
bit 18 RXFULLIE: Full Interrupt Enable bit
1 = Interrupt enabled for FIFO full
0 = Interrupt disabled for FIFO full
bit 17 RXHALFIE: FIFO Half Full Interrupt Enable bit
1 = Interrupt enabled for FIFO half full
\(0=\) Interrupt disabled for FIFO half full
bit 16 RXNEMPTYIE: Empty Interrupt Enable bit
1 = Interrupt enabled for FIFO not empty
\(0=\) Interrupt disabled for FIFO not empty
bit 15-11 Unimplemented: Read as '0'
bit 10 TXNFULLIF: Transmit FIFO Not Full Interrupt Flag bit \({ }^{(1)}\)
TXEN = 1: (FIFO configured as a transmit buffer)
1 = FIFO is not full
\(0=\) FIFO is full
TXEN = 0: (FIFO configured as a receive buffer)
Unused, reads ' 0 '

Note 1: This bit is read-only and reflects the status of the FIFO.
```

REGISTER 26-17: CxFIFOINTn: CAN FIFO INTERRUPT REGISTER 'n'
('x' = 1-4); n' = 0 THROUGH 15) (CONTINUED)
bit 9 TXHALFIF: FIFO Transmit FIFO Half Empty Interrupt Flag bit (1)
TXEN = 1: (FIFO configured as a transmit buffer)
1 = FIFO is < half full
0 = FIFO is > half full
TXEN = 0: (FIFO configured as a receive buffer)
Unused, reads '0'
bit 8 TXEMPTYIF: Transmit FIFO Empty Interrupt Flag bit(1)
TXEN = 1: (FIFO configured as a transmit buffer)
1 = FIFO is empty
0 = FIFO is not empty, at least 1 message queued to be transmitted
TXEN = 0: (FIFO configured as a receive buffer)
Unused, reads '0'
bit 7-4 Unimplemented: Read as '0'
bit 3 RXOVFLIF: Receive FIFO Overflow Interrupt Flag bit
TXEN = 1: (FIFO configured as a transmit buffer)
Unused, reads '0'
TXEN = 0: (FIFO configured as a receive buffer)
1 = Overflow event has occurred
0 = No overflow event occured
bit 2 RXFULLIF: Receive FIFO Full Interrupt Flag bit }\mp@subsup{}{}{(1)
TXEN = 1: (FIFO configured as a transmit buffer)
Unused, reads '0'
TXEN = 0: (FIFO configured as a receive buffer)
1 = FIFO is full
0 = FIFO is not full
bit 1 RXHALFIF: Receive FIFO Half Full Interrupt Flag bit (1)
TXEN = 1: (FIFO configured as a transmit buffer)
Unused, reads '0'
TXEN = 0: (FIFO configured as a receive buffer)
1 = FIFO is }\geq\mathrm{ half full
0 = FIFO is < half full
bit 0 RXNEMPTYIF: Receive Buffer Not Empty Interrupt Flag bit (1)
TXEN = 1: (FIFO configured as a transmit buffer)
Unused, reads '0'
TXEN = 0: (FIFO configured as a receive buffer)
1 = FIFO is not empty, has at least 1 message
0 = FIFO is empty

```

Note 1: This bit is read-only and reflects the status of the FIFO.

\section*{PIC32MK GP/MC Family}

REGISTER 26-18: CxFIFOUAn: CAN FIFO USER ADDRESS REGISTER ‘n’ (' \(x\) ' = 1-4; ' \(n\) ' = 0 THROUGH 15)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 29/21/13/5 }}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R-x & R-x & R-x & R-x & R-x & R-x & R-x & R-x \\
\hline & \multicolumn{8}{|c|}{CxFIFOUAn<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & R-x & R-x & R-x & R-x & R-x & R-x & R-x & R-x \\
\hline & \multicolumn{8}{|c|}{CxFIFOUAn<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R-x & R-x & R-x & R-x & R-x & R-x & R-x & R-x \\
\hline & \multicolumn{8}{|c|}{CxFIFOUAn<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R-x & R-x & R-x & R-x & R-x & R-x & \(\mathrm{R}-0^{(1)}\) & \(\mathrm{R}-0^{(1)}\) \\
\hline & \multicolumn{8}{|c|}{CxFIFOUA \(n<7\) :0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\(x=\) Bit is unknown
\end{tabular}
bit 31-0 CxFIFOUAn<31:0>: CANx FIFO User Address bits
TXEN = 1: (FIFO configured as a transmit buffer)
A read of this register will return the address where the next message is to be written (FIFO head).
TXEN = 0: (FIFO configured as a receive buffer)
A read of this register will return the address where the next message is to be read (FIFO tail).
Note 1: This bit will always read ' 0 ', which forces byte-alignment of messages.

Note: This register is not guaranteed to read correctly in Configuration mode, and should only be accessed when the module is not in Configuration mode.

\section*{PIC32MK GP/MC Family}

REGISTER 26-19: CxFIFOCIn: CAN MODULE MESSAGE INDEX REGISTER ' \(n\) ’ ('x' = 1-4; ' \(n\) ' = 0 THROUGH 15)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Bit \\
Range
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(23: 16\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(15: 8\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(7: 0\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{R}-0\) & \(\mathrm{R}-0\) & \(\mathrm{R}-0\) & \(\mathrm{R}-0\) & \(\mathrm{R}-0\) \\
\cline { 2 - 9 } & - & - & - & \multicolumn{5}{|c|}{\(\mathrm{CxFIFOCl<4:0>}\)} \\
\hline
\end{tabular}

bit 31-5 Unimplemented: Read as '0'
bit 4-0 CxFIFOCIn<4:0>: CAN Side FIFO Message Index bits
TXEN = 1: (FIFO configured as a transmit buffer)
A read of this register will return an index to the message that the FIFO will next attempt to transmit.
TXEN = 0: (FIFO configured as a receive buffer)
A read of this register will return an index to the message that the FIFO will use to save the next message.

\section*{PIC32MK GP/MC Family}

NOTES:

\section*{PIC32MK GP/MC Family}

\subsection*{27.0 OP AMP/COMPARATOR MODULE}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 39. "Op amp/Comparator" (DS60001178), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

Depending on the device, the Op amp/Comparator module consists of a Comparator and Op amp modules. When available, the Op amps can be independently enabled or disabled from the Comparator.
Key features of the Comparator include:
- Differential inputs
- Rail-to-rail operation
- Selectable output and trigger event polarity
- Selectable inputs:
- Analog inputs multiplexed with I/O pins
- On-chip internal voltage reference via a 12-bit CDAC output or an external pin
- Output debounce or Digital noise filter with these selectable clocks:
- Peripheral Bus Clock (PBCLK2)
- System Clock (SYSCLK)
- Reference Clock 3 (REFCLK3)
- PBCLK2/Timer PRx ('x' = 2-5)
- PWM Secondary Special Event
- Outputs can be internally configured as trigger sources

The following are key features of the Op amps:
- Inverting and non-inverting Inputs and output accessible on pins
- Rail-to-rail operation ( \(3 \mathrm{~V} \leq \mathrm{AVDD} \leq 3.6 \mathrm{~V}\) )
- Internal connection to ADC Sample and Hold circuits/SAR cores
- Special voltage follower mode for buffering signals
Please refer to the PIC32MK GP Family Features in TABLE 1: "PIC32MK General Purpose (GP) Family Features" for the actual number of available Op amp/ Comparator modules on your specific device.
Block diagrams of the Op amp/Comparator module are illustrated in Figure 27-1 through Figure 27-5.
Note: The Op amps are disabled by default (i.e., OPAxMD bit in the PMD2 register is equal to ' 1 ') on any Reset. Before use or access to any corresponding Op amp, ensure that the OPAxMD bit is equal to ' 0 '.

\section*{PIC32MK GP/MC Family}

FIGURE 27-2: OP AMP 2/COMPARATOR 2 MODULE BLOCK DIAGRAM


\section*{PIC32MK GP/MC Family}
FIGURE 27-3: OP AMP 3/COMPARATOR 3 MODULE BLOCK DIAGRAM

FIGURE 27-4: COMPARATOR 4 MODULE BLOCK DIAGRAM


\section*{PIC32MK GP/MC Family}
FIGURE 27-5: OP AMP 5/COMPARATOR 5 MODULE BLOCK DIAGRAM
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
Note 1: Refer to the device pin tables (Table 3 and Table 5) for other analog inputs that may be also be connected to the Op amp and Comparator inputs. \\
2: The PWM Blank Function is only available on PIC32MKXXMCXXX devices. \\
3: Caution: To avoid false comparator output faults or glitches when using the internal DAC as a comparator reference, always initialize the DAC before initializing and enabling the
\end{tabular}}} \\
\hline & & & & & & & & \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

\subsection*{27.1 Op amp Interface}

PIC32MK GP devices implement a total of five comparators and four Op amps. The Op amp Comparator module 4 does not implement the associated Op amp. The Op amp can be configured to operate in two different modes: Regular Op amp mode and Unity Gain mode.

When an Op amp is available on a Op amp/Comparator module, both of its inputs and output are accessible at the device pins. The Op amp's Unity Gain mode is the only exception to this rule, which is described in 27.6 "Op amp Unity Gain Mode". The Op amp is disabled at reset and has to be enabled by writing a ' 1 ' to the OAO bit (CMxCON <11>), followed by enabling the Op amp by writing a ' 1 ' to the AMPMOD bit (CMxCON <10>).

The Op amp outputs are capable of rail-to-rail operation, which are limited by the maximum output load current. Refer to 36.0 "Electrical Characteristics" for the Op amp minimum gain requirements and \(\mathrm{VOH} / \mathrm{VOL}\) loading specifications.

Note: The exception to the minimum gain specification is the special internal Unity Gain buffer mode.

Table 27-1 provides the different SFR bits and their logic states to set the Op amp in two different modes of operation.

TABLE 27-1: OP AMP OPERATION STATES
\begin{tabular}{|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Configuration } & \begin{tabular}{c} 
OAO bit \\
(CMxCON<11>)
\end{tabular} & \begin{tabular}{c} 
AMPMOD bit \\
(CMxCON<10>)
\end{tabular} & \begin{tabular}{c} 
ENPGAx bits \\
(CFGCON2<4, 2:0>)
\end{tabular} \\
\hline \hline Op amp & 1 & 1 & 0 \\
\hline Unity Gain Buffer & 1 & 1 & 1 \\
\hline No function/disabled & 0 & 0 & 0 \\
\hline Reserved & Don't care & 0 & 1 \\
\hline
\end{tabular}

\subsection*{27.2 Comparator Interface}

The Comparators also have both their inverting and non-inverting inputs accessible via device pins. The non-inverting input pins can be connected to an internal 12-bit CDAC to generate a precise reference or to an external reference through a pin. These references can be individually selected for each comparator module. The inverting inputs can be connected to one of four external pins or internally to outputs of the Op amps. The Comparator outputs can be entirely disabled from appearing on the output pins, which relieves a pin for other uses, remapped to different pins via the peripheral pin select module, and selected to active-high or active-low polarity.

In Comparator modules that do not implement the Op amp, the Comparator module has a different input selection configuration.
The stand-alone Comparator implements a \(4 \times 1\) multiplexer at the inverting input to enable selection of the desired signal to compare against the non-inverting input. Up to three outputs of Op amps can be internally connected to the Comparator via the multiplexer.
The Comparator may be enabled or disabled using the corresponding ON bit ( \(\mathrm{CMxCON}<15>\) ) in the Op amp/ Comparator Control register. When the Comparator is disabled, the corresponding trigger and interrupt generation is disabled as well.
It is recommended to first configure the CMxCON register with all bits to the desired value, and then set the ON bit. When not used, the Comparator should be disabled expressly by writing a ' 0 ' to the ON bit.

\subsection*{27.3 Comparator Output Blanking}

Comparator output blanking is a feature that is only available on PIC32MK Motor Control (i.e., PIC32MKXXMCXX) devices. The outputs of the Comparators can be further blanked/masked based on external events for programmable durations. This feature can be very useful in reducing the interrupt or trigger frequencies. It is primarily used to select Comparator events (interrupts and triggers) synchronized to desired edge transitions on external digital signals such as the PWM outputs from the MCPWM module. A prudent choice of these external signals has potential to greatly simplify software where otherwise extra software logic will be needed to arbitrate for the desired event source. Refer to the Comparator Mask Control Register, CMxMSKCON (Register 27-3), for details on the 16 different external signals that can be used for masking.
The logic AND, logic OR and multiplexer blocks shown in Figure 27-6 can be visualized as built-in programmable array logic used to reject the unwanted transitions of the comparator output. For each Comparator, the multiplexers A, B, and C can logically AND or OR either the positive or negative levels (edges) of the 16 different external signals. The outputs of the multiplexers can then be ANDed or ORed together with the AND logic outputs of the multiplexers being further capable of selection for positive or negative transitions as shown in the diagram. For a detailed usage of the output blanking feature, refer to Section 39. "Op Amp/Comparator" (DS60001178) of the "PIC32 Family reference Manual".

FIGURE 27-6: USER PROGRAMMABLE BLANKING FUNCTION DIAGRAM


\subsection*{27.4 Comparator Output Filtering}

The outputs can also be digitally filtered for glitches or noise. The digital filter has the capability to sample at different frequencies using different clock sources specified by the CFSEL<2:0> bits in the CxCON register. The digital filter looks for three consecutive samples of the same logic state before updating the comparator output. Since the digital filter affects the response times of the output, care should be taken while choosing the filter clock divisor to best suit the application at hand.

FIGURE 27-7: DIGITAL FILTER INTERCONNECT BLOCK DIAGRAM


\section*{PIC32MK GP/MC Family}

\subsection*{27.5 Op amp Mode}

The Op amp in the Op amp/Comparator module can be enabled by writing a ' 1 ' to the AMPMOD bit ( \(\mathrm{CMxCON}<10>\) ) and the OAO bit ( \(\mathrm{CMxCON}<11>\) ). When configured this way, the output of the Op amp is available at the OAxOUT pin for the external gain/ filtering components to be added in the feedback path.

With the proper configuration of the ADC module, the op amp can be configured such that the ADC can directly sample the output of the op amp without the need to route the Op amp output to a separate analog input pin (see Figure 27-8).
Refer to Table 36-29 in \(\mathbf{3 6 . 0}\) "Electrical Characteristics" for minimum gain requirements and loading. The RFB in the differential amplifier configuration example must be part of any calculated max Іон/Iol load, see Figure 27-8.

FIGURE 27-8: OP AMPX DIFFERENTIAL AMPLIFIER EXAMPLE


\section*{PIC32MK GP/MC Family}

\subsection*{27.6 Op amp Unity Gain Mode}

Usually the Op amps have a minimum gain stable setting as defined in Table 36-29 in 36.0 "Electrical Characteristics". However, there is one exception in that the Op amps have an internal 1 x gain setting (i.e., the ENPGAx bits in the CFGCON2 register = 1). The mode utilizes only the inverting input pin of the Op amp. This configuration needs no external components. The Op amps will be placed in a unity gain/follower mode following a software write to these bits:
- CFGCON2<16> for Op amp 1
- CFGCON2<17> for Op amp 2
- CFGCON2<18> for Op amp 3
- CFGCON2<20> for Op amp 5

Please refer to \(\mathbf{3 6 . 0}\) "Electrical Characteristics" for the specifications in this mode.

\subsection*{27.7 Comparator Configuration}

The Comparator and the relationship between the analog input levels and the digital output are illustrated in Figure 27-9. Each Comparator can be individually configured to compare against an external voltage reference or internal voltage reference. For more information on the internal op amp/comparator voltage reference, refer to Section 45. "Control Digital-toAnalog converter" (DS60001327) of the "PIC32 Family Reference Manual".
A standard configuration with default built in hysteresis is shown in Figure 27-9. The external reference at VIN+ is a fixed voltage. The analog input signal at VIN- is compared to the reference signal at \(\operatorname{VIN}+\), and the digital output of the comparator is created by the difference between the two signals as shown in the figure. The polarity of the comparator output can be inverted by writing a ' 1 ' to the CPOL bit \((C M x C O N<13>)\) such that the output is a digital low level when VIN+ > VIN-.

FIGURE 27-9: COMPARATOR CONFIGURATION FOR DEFAULT BUILT-IN HYSTERESIS


\section*{PIC32MK GP/MC Family}
27.8 Op amp/Comparator Control Registers
TABLE 27-2: OP AMP/COMPARATOR REGISTER MAP

Legend: \(\quad x=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
Note 1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See 13.2 "CLR, SET, and INV Registers" for more 2: This register is only available on PIC32MKXXMCXX devices.

REGISTER 27-1: CMSTAT: OP AMP/COMPARATOR STATUS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{ Bit Range } & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(23: 16\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(15: 8\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{R} / \mathrm{W}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & SIDL & - & - & - & - & - \\
\hline \multirow{2}{*}{\(7: 0\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{R}-0\) & \(\mathrm{R}-0\) & \(\mathrm{R}-0\) & \(\mathrm{R}-0\) & \(\mathrm{R}-0\) \\
\cline { 2 - 9 } & - & - & - & C5OUT & C4OUT & C3OUT & C2OUT & C1OUT \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31-14 Unimplemented: Read as ' 0 '
bit 13 SIDL: Stop in Idle Mode bit
1 = Discontinue operation of all Op amp/Comparators when device enters Idle mode \(0=\) Continue module operation in Idle mode
bit 12-5 Unimplemented: Read as ' 0 '
bit 4-0 C5OUT:C10UT: Op amp/Comparator 5 through Comparator 1 Output Status bit When CPOL = 0:
\(1=\mathrm{VIN}+>\mathrm{VTH}+\)
\(0=\) VIN + < VTH-
When CPOL = 1 :
\(1=\) VIN + < VTH -
\(0=\mathrm{VIN}+>\mathrm{V}_{\mathrm{T}}+\)

\section*{PIC32MK GP/MC Family}

REGISTER 27-2: CMxCON: OP AMP/COMPARATOR 'x’ CONTROL REGISTER (' \(x\) ' = 1-5)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & Bit 29/21/13/5 & \[
\begin{gathered}
\hline \text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & \multicolumn{3}{|c|}{CFSEL<2:0>} & CFLTREN & \multicolumn{3}{|c|}{CFDIV<2:0>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & U-0 & R/W-0 & R/W-0 & U-0 & R-0 \\
\hline & ON & COE & CPOL & - & OAO \({ }^{(1)}\) & AMPMOD \({ }^{(1)}\) & - & COUT \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & U-0 & R/W-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{2}{|l|}{EVPOL<1:0>} & - & CREF & - & - & \multicolumn{2}{|c|}{\(\mathrm{CCH}<1: 0>\)} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll|}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-23 Unimplemented: Read as ' 0 '
bit 22-20 CFSEL<2:0>: Comparator Output Filter Clock Source Select bits
111 = PBCLK2/Timer5 Period Value (PR5)
\(110=\) PBCLK2/Timer4 Period Value (PR4)
\(101=\) PBCLK2/Timer3 Period Value (PR3)
100 = PBCLK2/Timer2 Period Value (PR2)
011 = REFCLK3 Clock
010 = PWM Secondary Special Event
001 = PPBCLK2 Clock
000 = SYSCLK Clock
bit 19 CFLTREN: Comparator Output Digital Filter Enable bit
1 = Digital Filters enabled
0 = Digital Filters disabled
bit 18-16 CFDIV<2:0>: Comparator Output Filter Clock Divide Select bits
These bits are based on the CFSEL clock source selection.
\(111=1: 128\) Clock Divide
\(110=1: 64\) Clock Divide
\(101=1: 32\) Clock Divide
\(100=1: 16\) Clock Divide
011 = 1:8 Clock Divide
010 = 1:4 Clock Divide
\(001=1: 2\) Clock Divide
000 = 1:1 Clock Divide
bit 15 ON: Comparator Enable bit
1 = Comparator is enabled
\(0=\) Comparator is disabled
Note 1: Before attempting to initialize or enable any of the Op amp bit, the user application must clear the corresponding OPA5MD, OPA3MD, OPA2MD, and OPA1MD bits in the PMD register.

Note: The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the user application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition is occurred. The IFSx bits are persistent, so they must be cleared if they are set by user software after an IFSx user bit interrogation.
```

REGISTER 27-2: CMxCON: OP AMP/COMPARATOR 'x' CONTROL REGISTER
('x' = 1-5) (CONTINUED)
bit 14 COE: Comparator Output Enable bit
1 = Comparator output is present on the CxOUT pin
0 = Comparator output is internal only
bit 13 CPOL: Comparator Output Polarity Select bit
1 = Comparator output is inverted
0 = Comparator output is not inverted
bit 12 Unimplemented: Read as ' }0\mathrm{ '
bit 11 OAO: Op amp Output Enable bit(1)
1 = Op amp output is present on the OAxOUT pin
0 = Op amp output is not present on the OAxOUT pin
bit 10 AMPMOD: Op amp Mode Enable bit (1)
1 = Amplifier/Comparator operating in Dual mode (both Op amps and Comparators are enabled)
0 = Amplifier/Comparator operating in Comparator-only mode
bit 9 Unimplemented: Read as ' }0\mathrm{ '
bit }8\mathrm{ COUT: Comparator Output bit
When CPOL = 0 (non-inverted polarity):
1 = VIN+> VTH+
0 = VIN+ < VTH-
When CPOL = 1 (inverted polarity):
1 = VIN+ < VTH-
0 = VIN+ > VTH+
bit 7-6 EVPOL<1:0>: Trigger/Event Polarity Select bits
11 = Trigger/Event generated on any change of the comparator output
10 = Trigger/Event generated only on high-to-low transition of the polarity-selected comparator output
If CPOL = 0 (non-inverted polarity):
High-to-low transition of the comparator output
If CPOL = 1 (inverted polarity):
Low-to-high transition of the comparator output
01 = Trigger/Event generated only on low-to-high transition of the polarity-selected comparator output
If CPOL = 0 (non-inverted polarity):
Low-to-high transition of the comparator output
If CPOL = 1 (inverted polarity):
High-to-low transition of the comparator output
00 = Trigger/Event generation is disabled
bit 5 Unimplemented: Read as '0'
bit 4 CREF: Op amp/Comparator Reference Select bit
1 = VIN+ input connects to internal CDAC3 output voltage
0 = VIN+ input connects to CxIN1+ pin
bit 3-2 Unimplemented: Read as '0'

```

Note 1: Before attempting to initialize or enable any of the Op amp bit, the user application must clear the corresponding OPA5MD, OPA3MD, OPA2MD, and OPA1MD bits in the PMD register.

Note: The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the user application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition is occurred. The IFSx bits are persistent, so they must be cleared if they are set by user software after an IFSx user bit interrogation.

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 27-2: CMxCON: OP AMP/COMPARATOR 'x’ CONTROL REGISTER (' \(x\) ' = 1-5) (CONTINUED)}
bit 1-0 CCH<1:0>: Comparator Channel Select bits
11 = CxIN4-
10 = CxIN3-
01 = CxIN2-
\(00=\) CxIN1-

Note 1: Before attempting to initialize or enable any of the Op amp bit, the user application must clear the corresponding OPA5MD, OPA3MD, OPA2MD, and OPA1MD bits in the PMD register.

Note: The IFSx bits, as with all interrupt flag status register bits, are set as long as the peripheral is enabled and an interrupt condition event occurs. Interrupts do not have to be enabled for the IFSx bits to be set. If the user application does not want to use an interrupt, it can poll the corresponding peripheral IFSx bit to see whether an interrupt condition is occurred. The IFSx bits are persistent, so they must be cleared if they are set by user software after an IFSx user bit interrogation.

REGISTER 27-3: CMxMSKCON: COMPARATOR ‘x’ MASK CONTROL REGISTER (' \(x\) ' \(=1-5\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & \multicolumn{4}{|c|}{SELSRCC<3:0>} \\
\hline \multirow{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{4}{|c|}{SELSRCB<3:0>} & \multicolumn{4}{|c|}{SELSRCA<3:0>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & HLMS & - & OCEN & OCNEN & OBEN & OBNEN & OAEN & OANEN \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & NAGS & PAGS & ACEN & ACNEN & ABEN & ABNEN & AAEN & AANEN \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31-28 Unimplemented: Read as ' 0 '
bit 27-24 SELSRCC<3:0>: Mask C Input Select bits
See the definitions for the SELSRCA<3:0> bits.
bit 23-20 SELSRCB<3:0>: Mask B Input Select bits
See the definitions for the SELSRCA<3:0> bits.
bit 19-16 SELSRCA<3:0>: Mask A Input Select bits
1111 = FLT4 pin
\(1110=\) FLT2 pin
1101 = Reserved
1100 = Reserved
1011 = PWM6H
\(1010=\) PWM6L
1001 = PWM5H
1000 = PWM5L
\(0111=\) PWM4H
0110 = PWM4L
\(0101=\) PWM3H
\(0100=\) PWM3L
\(0011=\) PWM2H
0010 = PWM2L
0001 = PWM1H
0000 = PWM1L
bit 15 HLMS: High or Low Level Masking Select bit
\(1=\) The comparator deasserted state is 1 , and the masking (blanking) function will prevent any asserted (' 0 ') comparator signal from propagating
\(0=\) The comparator deasserted state is 0 , and the masking (blanking) function will prevent any asserted (' 1 ') comparator signal from propagating
bit 14 Unimplemented: Read as ' 0 '
bit 13 OCEN: OR Gate " \(C\) " Input Enable bit
1 = "C" input enabled as input to OR gate
\(0=\) "C" input disabled as input to OR gate

Note: This register is only available on PIC32MKXXMCXXX devices.

\section*{PIC32MK GP/MC Family}
\(\begin{array}{ll}\text { REGISTER 27-3: } & \text { CMxMSKCON: COMPARATOR ' } x \text { ' MASK CONTROL REGISTER } \\ & \text { (' } x \text { ' = 1-5) (CONTINUED) }\end{array}\)
bit 12 OCNEN: OR Gate "C" Input Inverted Enable bit 1 = "C" input (inverted) enabled as input to OR gate \(0=\) "C" input (inverted) disabled as input to OR gate
OBEN: OR Gate "B" Input Enable bit
\(1=\) " \(B\) " input enabled as input to OR gate
\(0=\) " \(B\) " input disabled as input to OR gate
OBNEN: OR Gate "B" Input Inverted Enable bit
\(1=\) "B" input (inverted) enabled as input to OR gate
\(0=\) " \(B\) " input (inverted) disabled as input to OR gate
bit 9 OAEN: OR Gate "A" Input Enable bit
1 = "A" input enabled as input to OR gate
\(0=\) " \(A\) " input disabled as input to OR gate
bit 8 OANEN: OR Gate "A" Input Inverted Enable bit
\(1=\) "A" input (inverted) enabled as input to OR gate
\(0=\) "A" input (inverted) disabled as input to OR gate
bit \(7 \quad\) NAGS: Negative AND Gate Output Select bit
1 = The negative (inverted) output of the AND gate to the OR gate is enabled \(0=\) The negative (inverted) output of the AND gate to the OR gate is disabled
bit 6 PAGS: Positive AND Gate Output Select bit
1 = The positive output of the AND gate to the OR gate is enabled \(0=\) The positive output of the AND gate to the OR gate is disabled
bit 5 ACEN: AND Gate "C" Input Enable bit
1 = "C" input enabled as input to AND gate
0 = "C" input disabled as input to AND gate
bit 4 ACNEN: AND Gate "C" Inverted Input Enable bit
1 = "C" input (inverted) enabled as input to AND gate
\(0=\) " \(C\) " input (inverted) disabled as input to AND gate
bit 3 ABEN: AND Gate "B" Input Enable bit
1 = "B" input enabled as input to AND gate
\(0=\) " B " input disabled as input to AND gate
bit 2 ABNEN: AND Gate "B" Inverted Input Enable bit
\(1=\) " \(B\) " input (inverted) enabled as input to AND gate
\(0=\) "B" input (inverted) disabled as input to AND gate
bit 1 AAEN: AND Gate "A" Input Enable bit
1 = "A" input enabled as input to AND gate
\(0=\) "A" input disabled as input to AND gate
bit \(0 \quad\) AANEN: AND Gate "A" Inverted Input Enable bit
\(1=\) "A" input (inverted) enabled as input to AND gate
\(0=\) "A" input (inverted) disabled as input to AND gate

Note: This register is only available on PIC32MKXXMCXXX devices.

\section*{PIC32MK GP/MC Family}

\subsection*{28.0 CHARGE TIME MEASUREMENT UNIT (CTMU)}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 37. "Charge Time Measurement Unit (CTMU)" (DS60001167), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Charge Time Measurement Unit (CTMU) is a flexible analog module that has a configurable current source with a digital configuration circuit built around it. The CTMU can be used for differential time measurement between pulse sources and can be used for generating an asynchronous pulse. By working with other on-chip analog modules, the CTMU can be used for high resolution time measurement, measure capacitance, measure relative changes in capacitance or generate output pulses with a specific time delay. The CTMU is ideal for interfacing with capacitive-based sensors.

The CTMU module includes the following key features:
- Two channels available for capacitive or time measurement input
- On-chip precision current source
- 16-edge input trigger sources
- Selection of edge or level-sensitive inputs
- Polarity control for each edge source
- Control of edge sequence
- Control of response to edges
- High precision time measurement
- Time delay of external or internal signal asynchronous to system clock
- Integrated temperature sensing diode
- Control of current source during auto-sampling
- Four current source ranges
- Time measurement resolution of one nanosecond
- Up to 39 inputs for capacitive measurement

A block diagram of the CTMU is shown in Figure 28-1.

FIGURE 28-1: CTMU BLOCK DIAGRAM


\section*{PIC32MK GP/MC Family}
28.1 Control Registers
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline D000 & CTMUCON & 31:16 & EDG1MOD & EDG1POL & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{EDG1SEL<3:0>}} & EDG2STAT & EDG1STAT & EDG2MOD & EDG2POL & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{EDG2SEL<3:0>}} & - & - & 0000 \\
\hline D000 & & 15:0 & ON & - & & TGEN & EDGEN & EDGSEQEN & IDISSEN & CTTRIG & \multicolumn{2}{|l|}{ITRIM<5:0>} & & & & & \multicolumn{2}{|l|}{IRNG<1:0>} & 0000 \\
\hline
\end{tabular}
Note 1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of \(0 \times 4,0 \times 8\), and \(0 \times \mathrm{C}\), respectively. See Section 13.2 "CLR, SET, and INV Registers" for

REGISTER 28-1: CTMUCON: CTMU CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 27/19/11/3 }}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{25 / 17 / 9 / 1}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & EDG1MOD & EDG1POL & \multicolumn{4}{|c|}{EDG1SEL<3:0>} & EDG2STAT & EDG1STAT \\
\hline \multirow[t]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 \\
\hline & EDG2MOD & EDG2POL & \multicolumn{4}{|c|}{EDG2SEL<3:0>} & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & ON & - & CTMUSIDL & TGEN \({ }^{(1)}\) & EDGEN & EDGSEQEN & IDISSEN \({ }^{(2)}\) & CTTRIG \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{6}{|c|}{ITRIM<5:0>} & \multicolumn{2}{|c|}{IRNG<1:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31 EDG1MOD: Edge 1 Edge Sampling Select bit
1 = Input is edge-sensitive
0 = Input is level-sensitive
bit 30 EDG1POL: Edge 1 Polarity Select bit
1 = Edge 1 programmed for a positive edge response
\(0=\) Edge 1 programmed for a negative edge response
bit 29-26 EDG1SEL<3:0>: Edge 1 Source Select bits
1111 = C5OUT Capture Event is selected
\(1110=\) C4OUT pin is selected
\(1101=\) C1OUT pin is selected
\(1100=\) PBCLK2 is selected
1011 = IC5 Capture Event is selected
\(1010=\) IC4 Capture Event is selected
\(1001=\) IC3 pin is selected
\(1000=\) IC2 pin is selected
\(0111=\) IC1 pin is selected
\(0110=\) OC4 pin is selected
\(0101=\) OC3 pin is selected
\(0100=\) OC2 pin is selected
\(0011=\) CTED1 pin is selected
\(0010=\) CTED2 pin is selected
0001 = OC1 Compare Event is selected
\(0000=\) Timer1 Event is selected

Note 1: When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to ' 1101 ' to select C1OUT.
2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to ' 1 ', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
3: Refer to the CTMU Current Source Specifications (Table 36-43) in Section \(\mathbf{3 6 . 0}\) "Electrical Characteristics" for current values.
4: This bit setting is not available for the CTMU temperature diode.
5: For CTMU temperature measurements on this range, ADC sampling time \(\geq 1.6 \mu \mathrm{~s}\).
6: For CTMU temperature measurements on this range, ADC sampling time \(\geq 300 \mathrm{~ns}\).

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 28-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED)}
bit 25 EDG2STAT: Edge 2 Status bit
Indicates the status of Edge 2 and can be written to control edge source
1 = Edge 2 has occurred
0 = Edge 2 has not occurred
bit 24 EDG1STAT: Edge 1 Status bit
Indicates the status of Edge 1 and can be written to control edge source
1 = Edge 1 has occurred
0 = Edge 1 has not occurred
bit 23 EDG2MOD: Edge 2 Edge Sampling Select bit
1 = Input is edge-sensitive
0 = Input is level-sensitive
bit 22 EDG2POL: Edge 2 Polarity Select bit
1 = Edge 2 programmed for a positive edge response
\(0=\) Edge 2 programmed for a negative edge response
bit 21-18 EDG2SEL<3:0>: Edge 2 Source Select bits
1111 = C5OUT Capture Event is selected
\(1110=\) C4OUT pin is selected
\(1101=\) C1OUT pin is selected
1100 = IC6 Capture Event is selected
1011 = IC5 Capture Event is selected
1010 = IC4 Capture Event is selected
\(1001=\) IC3 pin is selected
\(1000=\) IC2 pin is selected
0111 = IC1 pin is selected
\(0110=\) OC4 pin is selected
\(0101=\) OC3 pin is selected
\(0100=\) OC2 pin is selected
\(0011=\) CTED1 pin is selected
\(0010=\) CTED2 pin is selected
0001 = OC1 Compare Event is selected
\(0000=\) Timer1 Event is selected
bit 17-16 Unimplemented: Read as ' 0 ’
bit 15 ON: ON Enable bit
1 = Module is enabled
\(0=\) Module is disabled
bit 14 Unimplemented: Read as ' 0 '
bit 13 CTMUSIDL: Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode
\(0=\) Continue module operation in Idle mode

Note 1: When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to ' 1101 ' to select C1OUT.
2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to ' 1 ', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
3: Refer to the CTMU Current Source Specifications (Table 36-43) in Section 36.0 "Electrical Characteristics" for current values.
4: This bit setting is not available for the CTMU temperature diode.
5: For CTMU temperature measurements on this range, ADC sampling time \(\geq 1.6 \mu \mathrm{~s}\).
6: For CTMU temperature measurements on this range, ADC sampling time \(\geq 300 \mathrm{~ns}\).

\section*{REGISTER 28-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED)}
bit 12 TGEN: Time Generation Enable bit \({ }^{(1)}\)
1 = Enables edge delay generation
0 = Disables edge delay generation
bit 11 EDGEN: Edge Enable bit
1 = Edges are not blocked
0 = Edges are blocked
bit 10 EDGSEQEN: Edge Sequence Enable bit
1 = Edge 1 must occur before Edge 2 can occur
0 = No edge sequence is needed
bit 9 IDISSEN: Analog Current Source Control bit \({ }^{(2)}\)
1 = Analog current source output is grounded
\(0=\) Analog current source output is not grounded
bit 8 CTTRIG: Trigger Control bit
1 = Trigger output is enabled
\(0=\) Trigger output is disabled
bit 7-2 ITRIM<5:0>: Current Source Trim bits
011111 = Maximum positive change from nominal current 011110
-
-
\(000001=\) Minimum positive change from nominal current
000000 = Nominal current output specified by IRNG<1:0>
111111 = Minimum negative change from nominal current
.
.
100010
100001 = Maximum negative change from nominal current
bit 1-0 IRNG<1:0>: Current Range Select bits \({ }^{(3)}\)
\(11=100\) times base current (i.e., \(55 \mu\) A Typical \({ }^{(6)}\) )
\(10=10\) times base current (i.e., \(5.5 \mu \mathrm{~A}\) Typical( \({ }^{5}\) )
\(01=\) Base current level (i.e., \(0.55 \mu\) A Typical \({ }^{(4)}\) )
\(00=1000\) times base current (i.e., \(550 \mu\) A Typical \({ }^{(4)}\) )
Note 1: When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to ' 1101 ' to select C1OUT.
2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to ' 1 ', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
3: Refer to the CTMU Current Source Specifications (Table 36-43) in Section 36.0 "Electrical Characteristics" for current values.
4: This bit setting is not available for the CTMU temperature diode.
5: For CTMU temperature measurements on this range, ADC sampling time \(\geq 1.6 \mu \mathrm{~s}\).
6: For CTMU temperature measurements on this range, ADC sampling time \(\geq 300 \mathrm{~ns}\).

\section*{PIC32MK GP/MC Family}

NOTES:

\subsection*{29.0 CONTROL DIGITAL-TOANALOG CONVERTER (CDAC)}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 45. "Control Digital-to-Analog Converter (CDAC)" (DS60001327), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PIC32MK GP/MC Family Control Digital-to-Analog Converter (CDAC) generates analog voltage corresponding to the digital inputs. The voltage can be used as a reference source for comparators or can be used as an offset to an Op amp. This module is targeted for control applications, as opposed to other DAC modules, which are used for audio applications.
The following are key features of the CDAC module:
- Wide voltage range ( 1.8 V to 3.6 V )
- 12-bit resolution
- Fast conversion times, 1 Msps
- Buffered output for comparator use

Note: For additional information on conversion time, sampling rate, module turn-on time and glitch reduction circuit characteristics, refer to Section 36.0 "Electrical Characteristics".

Figure 29-1 illustrates the functional block diagram of the CDAC module.

FIGURE 29-1: CDAC BLOCK DIAGRAM


\section*{PIC32MK GP/MC Family}
29.1 Control Registers
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & \(23 / 7\) & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline BF82 & \multirow[t]{2}{*}{DAC1CON} & 31:16 & - & - & - & - & \multicolumn{12}{|l|}{DACDAT<11:0>} & 0000 \\
\hline C200 & & 15:0 & ON & - & - & - & - & - & - & DACOE & - & - & - & - & - & - & REFSE & <1:0> & 0000 \\
\hline 84 & \multirow[t]{2}{*}{DAC2CON} & 31:16 & - & - & - & - & \multicolumn{12}{|l|}{DACDAT<11:0>} & 0000 \\
\hline C400 & & 15:0 & ON & - & - & - & - & - & - & DACOE & - & - & - & - & - & - & REFSE & <1:0> & 0000 \\
\hline BF84 & \multirow[t]{2}{*}{DAC3CON} & 31:16 & - & - & - & - & \multicolumn{12}{|l|}{DACDAT<11:0>} & 0000 \\
\hline C600 & & 15:0 & ON & - & - & - & - & - & - & DACOE & - & - & - & - & - & - & REFSE & <1:0> & 0000 \\
\hline
\end{tabular}
Note 1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 13.2 "CLR, SET, and INV Registers" for

REGISTER 29-1: DACxCON: CDAC CONTROL REGISTER ' \(x\) ' (' \(x\) ' = 1 THROUGH 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & \(\mathrm{U}-0\) & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & \multicolumn{4}{|c|}{DACDAT<11:8>(1)} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DACDAT<7:0> \({ }^{(1)}\)} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 \\
\hline & ON \({ }^{(1)}\) & - & - & - & - & - & - & DACOE \({ }^{(1)}\) \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & RW-0 \\
\hline & - & - & - & - & - & - & \multicolumn{2}{|l|}{REFSEL<1:0> \({ }^{(1,2)}\)} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(y=\) Value set from Configuration bits on POR \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(\prime 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-28 Unimplemented: Read as ' 0 '
bit 27-16 DACDAT<11:0>: CDAC Data Port bits \({ }^{(1)}\)
Data input register bits for the CDAC.
bit 15 ON: CDAC Enable bit
1 = The CDAC is enabled
\(0=\) The CDAC is disabled
bit 14-9 Unimplemented: Read as ' 0 '
bit 8 DACOE: CDAC Output Buffer Enable bit
1 = Output is enabled; CDAC voltage is connected to the pin
\(0=\) Output is disabled; drive to pin is floating
bit 7-2 Unimplemented: Read as ' 0 '
bit 1-0 REFSEL<1:0>: Reference Source Select bits \({ }^{(1,2)}\)
11 = Positive reference voltage = AVDD
\(10=\) No reference selected (no reference current consumption)
\(01=\) No reference selected (no reference current consumption)
\(00=\) No reference selected (no reference current consumption)

Note 1: To minimize CDAC start-up output transients, configure the DACDATA<15:0>, DACOE, and REFSEL<1:0> bits prior to enabling the CDAC (prior to making DACON = 1). Also, remember to wait ToN time, after enabling the CDAC. This time is required to allow the CDAC output to stabilize. Refer to Section 36.0 "Electrical Characteristics" for the ToN specification.
2: If the ON bit is ' 0 ', the reference source is disconnected from the internal resistor network.

\section*{PIC32MK GP/MC Family}

\section*{NOTES:}

\subsection*{30.0 QUADRATURE ENCODER INTERFACE (QEI)}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 43. "Quadrature Encoder Interface (QEI)" (DS60001346), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

This chapter describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data.
The QEI module consists of the following major features:
- Four input pins: two phase signals, an index pulse and a home pulse
- Programmable digital noise filters on inputs
- Quadrature decoder providing counter pulses and count direction
- Count direction status
- \(4 x\) count resolution
- Index (INDX) pulse to reset the position counter
- General purpose 32-bit Timer/Counter mode
- Interrupts generated by QEI or counter events
- 32-bit velocity counter
- 32-bit position counter
- 32-bit index pulse counter
- 32-bit interval timer
- 32-bit position Initialization/Capture register
- 32-bit Compare Less Than and Greater Than registers
- External Up/Down Count mode
- External Gated Count mode
- External Gated Timer mode
- Interval Timer mode

Figure 30-1 illustrates the QEI block diagram.

\section*{PIC32MK GP/MC Family}
FIGURE 30-1: QEI BLOCK DIAGRAM
\(\qquad\)


PIC32MK GP/MC Family
30.1 QEI Control Registers
TABLE 30-1: QEI1 THROUGH QEI6 REGISTER MAP
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{\begin{tabular}{l} 
n \\
\(\stackrel{0}{0}\) \\
0 \\
¢ \\
\(\stackrel{4}{4}\) \\
\hline
\end{tabular}} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & \(21 / 5\) & 20/4 & 19/3 & \(18 / 2\) & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{B200} & \multirow[t]{2}{*}{QEIICON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & QEIEN & - & QEISIDL & \multicolumn{3}{|l|}{PIMOD<2:0>} & \multicolumn{2}{|l|}{IMV <1:0>} & - & \multicolumn{3}{|l|}{INTDIV<2:0>} & CNTPOL & GATEN & \multicolumn{2}{|l|}{CCM<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B210} & \multirow[t]{2}{*}{QEIIIOC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & HCAPEN & 0000 \\
\hline & & 15:0 & QCAPEN & FLTREN & \multicolumn{3}{|l|}{QFDIV<2:0>} & \multicolumn{2}{|l|}{OUTFNC<1:0>} & SWPAB & HOMPOL & IDXPOL & QEBPOL & QEAPOL & HOME & INDEX & QEB & QEA & 0000 \\
\hline \multirow[t]{2}{*}{B220} & \multirow[t]{2}{*}{QEIISTAT} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & PCHEQIRQ & PCHEQIEN & PCLEQIRQ & PCLEQIEN & POSOVIRQ & POSOVIEN & PCIIRQ & PCIIEN & VELOVIRQ & VELOVIEN & HOMIRQ & HOMIEN & IDXIRQ & IDXIEN & 0000 \\
\hline \multirow[t]{2}{*}{B230} & \multirow[t]{2}{*}{POS1CNT} & 31:16 & \multicolumn{16}{|l|}{POSCNT<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{POSCNT<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B240} & \multirow[t]{2}{*}{POS1HLD} & 31:16 & \multicolumn{16}{|l|}{POSHLD<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{POSHLD<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B250} & \multirow[t]{2}{*}{VELICNT} & 31:16 & \multicolumn{16}{|l|}{VELCNT<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{VELCNT<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B260} & \multirow[t]{2}{*}{VEL1HLD} & 31:16 & \multicolumn{16}{|l|}{VELHLD<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{VELHLD<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B270} & \multirow[t]{2}{*}{INT1TMR} & 31:16 & \multicolumn{16}{|l|}{INTTMR<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{INTTMR<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B280} & \multirow[t]{2}{*}{INT1HLD} & 31:16 & \multicolumn{16}{|l|}{INTHLD<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{INTHLD<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B290} & \multirow[t]{2}{*}{INDX1CNT} & 31:16 & \multicolumn{16}{|l|}{INDXCNT<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{INDXCNT<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B2A0} & \multirow[t]{2}{*}{INDX1HLD} & 31:16 & \multicolumn{16}{|l|}{INDXHLD<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{INDXHLD<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B2B0} & \multirow[t]{2}{*}{QEIIICC} & 31:16 & \multicolumn{16}{|l|}{QEIICC<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{QEIICC<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B2C0} & \multirow[t]{2}{*}{QEIICMPL} & 31:16 & \multicolumn{16}{|l|}{QEICMPL<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{QEICMPL<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B400} & \multirow[t]{2}{*}{QEI2CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & QEIEN & - & QEISIDL & \multicolumn{5}{|l|}{PIMOD<2:0> \(\quad\) IMV<1:0>} & - & \multicolumn{3}{|l|}{INTDIV<2:0>} & CNTPOL & GATEN & \multicolumn{2}{|l|}{CCM<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B410} & \multirow[t]{2}{*}{QEI2IOC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & HCAPEN & 0000 \\
\hline & & 15:0 & \multicolumn{2}{|l|}{QCAPEN FLTREN} & \multicolumn{3}{|l|}{QFDIV<2:0>} & \multicolumn{2}{|l|}{OUTFNC<1:0>} & SWPAB & HOMPOL & IDXPOL & QEBPOL & QEAPOL & HOME & INDEX & QEB & QEA & 0000 \\
\hline
\end{tabular}
Note 1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See Section 13.2 "CLR, SET, and INV Registers" for more information.

\section*{PIC32MK GP/MC Family}
TABLE 30-1: QEI1 THROUGH QEI6 REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & \(21 / 5\) & \(20 / 4\) & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{B420} & \multirow[t]{2}{*}{QEI2STAT} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & PCHEQIRQ & PCHEQIEN & PCLEQIRQ & PCLEQIEN & POSOVIRQ & POSOVIEN & PCIIRQ & PCIIEN & VELOVIRQ & VELOVIEN & HOMIRQ & HOMIEN & IDXIRQ & IDXIEN & 0000 \\
\hline \multirow[t]{2}{*}{B430} & \multirow[t]{2}{*}{POS2CNT} & 31:16 & \multicolumn{16}{|l|}{POSCNT<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{POSCNT<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B440} & \multirow[t]{2}{*}{POS2HLD} & 31:16 & \multicolumn{16}{|l|}{POSHLD<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{POSHLD<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B450} & \multirow[t]{2}{*}{VEL2CNT} & 31:16 & \multicolumn{16}{|l|}{VELCNT<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{VELCNT<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B460} & \multirow[t]{2}{*}{VEL2HLD} & 31:16 & \multicolumn{16}{|l|}{VELHLD<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{VELHLD<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B470} & \multirow[t]{2}{*}{INT2TMR} & 31:16 & \multicolumn{16}{|l|}{INTTMR<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{INTTMR<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B480} & \multirow[t]{2}{*}{INT2HLD} & 31:16 & \multicolumn{16}{|l|}{INTHLD<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{INTHLD<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B490} & \multirow[t]{2}{*}{INDX2CNT} & 31:16 & \multicolumn{16}{|l|}{INDXCNT<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{INDXCNT<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B4A0} & \multirow[t]{2}{*}{INDX2HLD} & 31:16 & \multicolumn{16}{|l|}{INDXHLD<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{INDXHLD<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B4B0} & \multirow[t]{2}{*}{QEI2ICC} & 31:16 & \multicolumn{16}{|l|}{QEIICC<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{QEIICC<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B4C0} & \multirow[t]{2}{*}{QEI2CMPL} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{QEICMPL<31:16>}} & 0000 \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & 0000 \\
\hline \multirow[t]{2}{*}{B600} & \multirow[t]{2}{*}{QEI3CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & QEIEN & - & QEISIDL & \multicolumn{3}{|l|}{PIMOD<2:0>} & \multicolumn{2}{|l|}{IMV<1:0>} & - & \multicolumn{3}{|l|}{INTDIV<2:0>} & CNTPOL & GATEN & \multicolumn{2}{|l|}{CCM<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B610} & \multirow[t]{2}{*}{QEI3IOC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & HCAPEN & 0000 \\
\hline & & 15:0 & QCAPEN & FLTREN & \multicolumn{3}{|l|}{QFDIV<2:0>} & \multicolumn{2}{|l|}{OUTFNC<1:0>} & SWPAB & HOMPOL & IDXPOL & QEBPOL & QEAPOL & HOME & INDEX & QEB & QEA & 0000 \\
\hline \multirow[t]{2}{*}{B620} & \multirow[t]{2}{*}{QEI3STAT} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & PCHEQIRQ & PCHEQIEN & PCLEQIRQ & PCLEQIEN & POSOVIRQ & POSOVIEN & PCIIRQ & PCIIEN & VELOVIRQ & VELOVIEN & HOMIRQ & HOMIEN & IDXIRQ & IDXIEN & 0000 \\
\hline \multirow[t]{2}{*}{B630} & \multirow[t]{2}{*}{POS3CNT} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{POSCNT<31:16>}} & 0000 \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & 0000 \\
\hline \multirow[t]{2}{*}{B640} & \multirow[t]{2}{*}{POS3HLD} & 31:16 & \multicolumn{16}{|l|}{POSHLD<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{POSHLD<15:0>} & 0000 \\
\hline
\end{tabular}

\footnotetext{

}

PIC32MK GP/MC Family


\section*{PIC32MK GP/MC Family}
TABLE 30-1: QEI1 THROUGH QEI6 REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & \(21 / 5\) & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{B880} & \multirow[t]{2}{*}{INT4HLD} & 31:16 & \multicolumn{16}{|l|}{|NTHLD<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{INTHLD<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B890} & \multirow[t]{2}{*}{INDX4CNT} & 31:16 & \multicolumn{16}{|l|}{INDXCNT<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{INDXCNT<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B8A0} & \multirow[t]{2}{*}{INDX4HLD} & 31:16 & \multicolumn{16}{|l|}{INDXHLD<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{INDXHLD<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B8B0} & \multirow[t]{2}{*}{QEI4ICC} & 31:16 & \multicolumn{16}{|l|}{QEIICC<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{QEIICC<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{B8C0} & \multirow[t]{2}{*}{QEI4CMPL} & 31:16 & \multicolumn{16}{|l|}{QEICMPL<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{QEICMPL<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{BA00} & \multirow[t]{2}{*}{QEI5CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & QEIEN & - & QEISIDL & \multicolumn{3}{|l|}{PIMOD<2:0>} & \multicolumn{2}{|l|}{IMV<1:0>} & - & \multicolumn{3}{|l|}{INTDIV<2:0>} & CNTPOL & GATEN & \multicolumn{2}{|l|}{CCM<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{BA10} & \multirow[t]{2}{*}{QEI5IOC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & HCAPEN & 0000 \\
\hline & & 15:0 & QCAPEN & FLTREN & \multicolumn{3}{|l|}{QFDIV<2:0>} & \multicolumn{2}{|l|}{OUTFNC<1:0>} & SWPAB & HOMPOL & IDXPOL & QEBPOL & QEAPOL & HOME & INDEX & QEB & QEA & 0000 \\
\hline \multirow[t]{2}{*}{BA20} & \multirow[t]{2}{*}{QEI5STAT} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & PCHEQIRQ & PCHEQIEN & PCLEQIRQ & PCLEQIEN & POSOVIRQ & OOSOVIEN & PCIIRQ & PCIIEN & VELOVIRQ & VELOVIEN & HOMIRQ & HOMIEN & IDXIRQ & IDXIEN & 0000 \\
\hline \multirow[t]{2}{*}{BA30} & \multirow[t]{2}{*}{POS5CNT} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{POSCNT<31:16>
POSCNT<15:0>}} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{POSCNT<15:0>}} & 0000 \\
\hline \multirow[t]{2}{*}{BA40} & \multirow[t]{2}{*}{POS5HLD} & 31:16 & & & & & & & & & & & & & & & & & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{POSHLD<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{BA50} & \multirow[t]{2}{*}{VEL5CNT} & 31:16 & \multicolumn{16}{|l|}{VELCNT<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{VELCNT<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{BA60} & \multirow[t]{2}{*}{VEL5HLD} & 31:16 & \multicolumn{16}{|l|}{VELHLD<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{VELHLD<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{BA70} & \multirow[t]{2}{*}{INT5TMR} & 31:16 & \multicolumn{16}{|l|}{INTTMR<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{INTTMR<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{BA80} & \multirow[t]{2}{*}{INT5HLD} & 31:16 & \multicolumn{16}{|l|}{INTHLD<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{INTHLD<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{ba90} & \multirow[t]{2}{*}{INDX5CNT} & 31:16 & \multicolumn{16}{|l|}{INDXCNT<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{INDXCNT<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{BAAO} & \multirow[t]{2}{*}{INDX5HLD} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{INDXHLD<31:16>}} & 0000 \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & 0000 \\
\hline
\end{tabular}

\footnotetext{
Note 1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 13.2 "CLR, SET, and INV Registers" for
}

PIC32MK GP/MC Family

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & \(21 / 5\) & 20/4 & 19/3 & 18/2 & \(17 / 1\) & 16/0 & \\
\hline \multirow[t]{2}{*}{BABO} & \multirow[t]{2}{*}{QEI5ICC} & 31:16 & \multicolumn{16}{|l|}{QEIICC<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{QEIICC<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{BACO} & \multirow[t]{2}{*}{QEI5CMPL} & 31:16 & \multicolumn{16}{|l|}{QEICMPL<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{QEICMPL<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{BC00} & \multirow[t]{2}{*}{QEI6CON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & QEIEN & - & QEISIDL & \multicolumn{3}{|l|}{PIMOD<2:0>} & \multicolumn{2}{|l|}{IMV<1:0>} & - & \multicolumn{3}{|l|}{INTDIV<2:0>} & CNTPOL & GATEN & \multicolumn{2}{|l|}{CCM<1:0>} & 0000 \\
\hline \multirow[t]{2}{*}{BC10} & \multirow[t]{2}{*}{QEI6IOC} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & HCAPEN & 0000 \\
\hline & & 15:0 & QCAPEN & FLTREN & \multicolumn{3}{|l|}{QFDIV<2:0>} & \multicolumn{2}{|l|}{OUTFNC<1:0>} & SWPAB & HOMPOL & IDXPOL & QEBPOL & QEAPOL & HOME & INDEX & QEB & QEA & 0000 \\
\hline \multirow[t]{2}{*}{BC20} & \multirow[t]{2}{*}{QEI6STAT} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & PCHEQIRQ & PCHEQIEN & PCLEQIRQ & PCLEQIEN & POSOVIRQ & POSOVIEN & PCIIRQ & PCIIEN & VELOVIRQ & VELOVIEN & HOMIRQ & HOMIEN & IDXIRQ & IDXIEN & 0000 \\
\hline \multirow[t]{2}{*}{BC30} & \multirow[t]{2}{*}{POS6CNT} & 31:16 & \multicolumn{16}{|l|}{POSCNT<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{POSCNT<15:0>}} & 0000 \\
\hline \multirow[t]{2}{*}{BC40} & \multirow[t]{2}{*}{POS6HLD} & 31:16 & & & & & & & & & & & & & & & & & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{POSHLD<31:16>} & 0000 \\
\hline \multirow[t]{2}{*}{BC50} & \multirow[t]{2}{*}{VEL6CNT} & 31:16 & \multicolumn{16}{|l|}{VELCNT<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{VELCNT<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{BC60} & \multirow[t]{2}{*}{VEL6HLD} & 31:16 & \multicolumn{16}{|l|}{VELHLD<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{VELHLD<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{BC70} & \multirow[t]{2}{*}{INT6TMR} & 31:16 & \multicolumn{16}{|l|}{INTTMR<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{INTTMR<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{BC80} & \multirow[t]{2}{*}{INT6HLD} & 31:16 & \multicolumn{16}{|l|}{INTHLD<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{INTHLD<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{BC90} & \multirow[t]{2}{*}{INDX6CNT} & 31:16 & \multicolumn{16}{|l|}{INDXCNT<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{INDXCNT<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{BCAO} & \multirow[t]{2}{*}{INDX6HLD} & 31:16 & \multicolumn{16}{|l|}{INDXHLD<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{INDXHLD<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{BCB0} & \multirow[t]{2}{*}{QEI6ICC} & 31:16 & \multicolumn{16}{|l|}{QEIICC<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{QEIICC<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{BCC0} & \multirow[t]{2}{*}{QEI6CMPL} & 31:16 & \multicolumn{16}{|l|}{QEICMPL<31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{QEICMPL<15:0>} & 0000 \\
\hline \multicolumn{20}{|l|}{\begin{tabular}{l}
Legend: \(\quad \mathrm{x}=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. \\
Note 1: All registers in this table have corresponding CLR, SET, and INV registers at its virtual address, plus an offset of \(0 \times 4,0 \times 8\), and \(0 \times C\), respectively. See Section 13.2 "CLR, SET, and more information.
\end{tabular}} \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 30-1: QEIxCON: QElx CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & QEIEN & - & QEISIDL & \multicolumn{3}{|c|}{PIMOD<2:0> \({ }^{(1)}\)} & \multicolumn{2}{|l|}{\(\mathrm{IMV}<1: 0>^{(2)}\)} \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & \multicolumn{3}{|c|}{INTDIV<2:0> \({ }^{(3)}\)} & CNTPOL & GATEN & \multicolumn{2}{|c|}{CCM<1:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{|c|c|c|c|}
\hline \(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplement & d as ' 0 ' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15 QEIEN: Quadrature Encoder Interface Module Counter Enable bit
1 = Module counters are enabled
\(0=\) Module counters are disabled, but SFRs can be read or written
bit 14 Unimplemented: Read as ' 0 '
bit 13 QEISIDL: Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode
\(0=\) Continue module operation in Idle mode
bit 12-10 PIMOD<2:0>: Position Counter Initialization Mode Select bits \({ }^{(1)}\)
111 = Modulo Count mode for position counter and every index event resets the position counter
110 = Modulo Count mode for position counter
101 = Resets the position counter when the position counter equals QEIxICCH register
\(100=\) Second index event after home event initializes position counter with contents of QEIxICCH register
011 = First index event after home event initializes position counter with contents of QEIxICCH register
\(010=\) Next index input event initializes the position counter with contents of QEIxICCH register
001 = Every Index input event resets the position counter
\(000=\) Index input event does not affect position counter
bit 9-8 IMV<1:0>: Index Match Value bits \({ }^{(2)}\)
\(11=\) Index match occurs when QEB \(=1\) and QEA \(=1\)
\(10=\) Index match occurs when QEB \(=1\) and QEA \(=0\)
\(01=\) Index match occurs when QEB \(=0\) and QEA \(=1\)
\(00=\) Index match occurs when QEB \(=0\) and QEA \(=0\)
bit \(7 \quad\) Unimplemented: Read as ' 0 '

Note 1: When CCM equals modes ' 01 ', ' 10 ', and ' 11 ', all of the QEI counters operate as timers and the PIMOD<2:0> bits are ignored.
2: When CCM \(=00\) and QEA and QEB values match Index Match Value (IMV), the POSxCNTH and POSxCNTL registers are reset.
3: The selected clock rate must be at least twice the expected maximum quadrature count rate.

\section*{REGISTER 30-1: QEIxCON: QEIx CONTROL REGISTER (CONTINUED)}
bit 6-4 INTDIV<2:0>: Timer Input Clock Prescale Select bits (Interval timer, Main timer (position counter), velocity counter and index counter internal clock divider select) \({ }^{(3)}\)
\(111=1: 128\) prescale value
\(110=1: 64\) prescale value
\(101=1: 32\) prescale value
\(100=1: 16\) prescale value
\(011=1: 8\) prescale value
\(010=1: 4\) prescale value
\(001=1: 2\) prescale value
\(000=1: 1\) prescale value
bit CNTPOL: Position and Index Counter/Timer Direction Select bit
1 = Counter direction is negative unless modified by external Up/Down signal
\(0=\) Counter direction is positive unless modified by external Up/Down signal
bit GATEN: External Count Gate Enable bit
1 = External gate signal controls position counter operation
\(0=\) External gate signal does not affect position counter/timer operation
bit \(\quad \mathbf{C C M}<1: 0\rangle\) : Counter Control Mode Selection bits
11 = Internal Timer mode with optional QEB external clock gating input control based on GATEN.
QEB High = Timer Run, QEB Low = Timer Stop.
\(10=\) QEA is the external clock input, QEB is optional clock gating input control based on GATEN.
QEB High = Clock Run, QEB Low = Clock Stop.
\(01=\) QEA is the external clock input, QEB is external UP/DN direction input.
QEB High = Count Up, QEB Low = Count Down
\(00=\) Quadrature Encoder Interface Count mode (x4 mode)

Note 1: When CCM equals modes ' 01 ', ' 10 ', and ' 11 ', all of the QEI counters operate as timers and the PIMOD<2:0> bits are ignored.
2: When CCM \(=00\) and QEA and QEB values match Index Match Value (IMV), the POSxCNTH and POSxCNTL registers are reset.
3: The selected clock rate must be at least twice the expected maximum quadrature count rate.

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 30-2: QEIxIOC: QEIx I/O CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 \\
\hline & - & - & - & - & - & - & - & HCAPEN \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & QCAPEN & FLTREN & \multicolumn{3}{|c|}{QFDIV<2:0>} & \multicolumn{2}{|l|}{OUTFNC<1:0>} & SWPAB \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R-x & R-x & R-x & R-x \\
\hline & HOMPOL & IDXPOL & QEBPOL & QEAPOL & HOME & INDEX & QEB & QEA \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-17 Unimplemented: Read as ' 0 ’
bit 16 HCAPEN: Position Counter Input Capture by Home Event Enable bit
1 = HOMEx input event (positive edge) triggers a position capture event \(0=\) HOMEx input event (positive edge) does not trigger a position capture event
bit 15 QCAPEN: Position Counter Input Capture Enable bit
1 = Positive edge detect of Home input triggers position capture function
\(0=\) Home input event (positive edge) does not trigger a capture even
bit 14 FLTREN: QEA/QEB/INDX/HOMEx Digital Filter Enable bit
1 = Input Pin Digital filter is enabled
\(0=\) Input Pin Digital filter is disabled (bypassed)
bit 13-11 QFDIV<2:0>: QEA/QEB/INDX/HOMEx Digital Input Filter Clock Select bits
\(111=1: 128\) clock divide
\(110=1: 64\) clock divide
\(101=1: 32\) clock divide
\(100=1: 16\) clock divide
011 = 1:8 clock divide
\(010=1: 4\) clock divide
\(001=1: 2\) clock divide
\(000=1: 1\) clock divide
bit 10-9 OUTFNC<1:0>: QEI Module Output Function Mode Select bits
11 = The CNTCMPx pin goes high when POSxCNT \(\leq\) QEIxCMPL or POSxCNT \(\geq\) QEIxICCH
\(10=\) The CNTCMPx pin goes high when POSxCNT \(\leq\) QEIxCMPL
01 = The CNTCMPx pin goes high when POSxCNT \(\geq\) QEIxICCH
\(00=\) Output is disabled
bit 8 SWPAB: Swap QEA and QEB Inputs bit
\(1=\) QEAx and QEBx are swapped prior to quadrature decoder logic
\(0=\) QEAx and QEBx are not swapped
bit 7 HOMPOL: HOMEx Input Polarity Select bit
1 = Input is inverted
\(0=\) Input is not inverted
bit 6 IDXPOL: INDXx Input Polarity Select bit
1 = Input is inverted
\(0=\) Input is not inverted
bit 5 QEBPOL: QEBx Input Polarity Select bit
1 = Input is inverted
\(0=\) Input is not inverted

\section*{REGISTER 30-2: QEIxIOC: QEIx I/O CONTROL REGISTER (CONTINUED)}
bit 4 QEAPOL: QEAx Input Polarity Select bit
1 = Input is inverted
0 = Input is not inverted
bit 3 HOME: Status of HOMEx Input Pin after Polarity Control bit (read-only)
\(1=\operatorname{Pin}\) is at logic ' 1 ', if HOMPOL bit is set to ' 0 '
Pin is at logic ' 0 ', if HOMPOL bit is set to ' 1 '
\(0=\) Pin is at logic ' 0 ', if HOMPOL bit is set to ' 0 '
Pin is at logic ' 1 ', if HOMPOL bit is set to ' 1 '
bit 2 INDEX: Status of INDXx Input Pin after Polarity Control bit (Read-Only)
\(1=\) Pin is at logic ' 1 ', if IDXPOL bit is set to ' 0 '
Pin is at logic ' 0 ', if IDXPOL bit is set to ' 1 '
\(0=\) Pin is at logic ' 0 ', if IDXPOL bit is set to ' 0 '
\(P\) in is at logic ' 1 ', if IDXPOL bit is set to ' 1 '
bit 1 QEB: Status of QEBx Input Pin after Polarity Control and SWPAB Pin Swapping bit (read-only)
1 = Physical pin QEB is at logic ' 1 ', if QEBPOL bit is set to ' 0 ' and SWPAB bit is set to ' 0 '
Physical pin QEB is at logic ' 0 ', if QEBPOL bit is set to ' 1 ' and SWPAB bit is set to ' 0 ' Physical pin QEA is at logic ' 1 ', if QEBPOL bit is set to ' 0 ' and SWPAB bit is set to ' 1 ' Physical pin QEA is at logic ' 0 ', if QEBPOL bit is set to ' 1 ' and SWPAB bit is set to ' 1 '
\(0=\) Physical pin QEB is at logic ' 0 ', if QEBPOL bit is set to ' 0 ' and SWPAB bit is set to ' 0 ' Physical pin QEB is at logic ' 1 ', if QEBPOL bit is set to ' 1 ' and SWPAB bit is set to ' 0 ' Physical pin QEA is at logic ' 0 ', if QEBPOL bit is set to ' 0 ' and SWPAB bit is set to ' 1 ' Physical pin QEA is at logic ' 1 ', if QEBPOL bit is set to ' 1 ' and SWPAB bit is set to ' 1 '
QEA: Status of QEAx Input Pin after Polarity Control and SWPAB Pin Swapping bit (read-only)
1 = Physical pin QEA is at logic ' 1 ', if QEAPOL bit is set to ' 0 ' and SWPAB bit is set to ' 0 ' Physical pin QEA is at logic ' 0 ', if QEAPOL bit is set to ' 1 ' and SWPAB bit is set to ' 0 ' Physical pin QEB is at logic ' 1 ', if QEAPOL bit is set to ' 0 ' and SWPAB bit is set to ' 1 ' Physical pin QEB is at logic ' 0 ', if QEAPOL bit is set to ' 1 ' and SWPAB bit is set to ' 1 '

0 = Physical pin QEA is at logic ' 0 ', if QEAPOL bit is set to ' 0 ' and SWPAB bit is set to ' 0 ' Physical pin QEA is at logic ' 1 ', if QEAPOL bit is set to ' 1 ' and SWPAB bit is set to ' 0 ' Physical pin QEB is at logic ' 0 ', if QEAPOL bit is set to ' 0 ' and SWPAB bit is set to ' 1 ' Physical pin QEB is at logic ' 1 ', if QEAPOL bit is set to ' 1 ' and SWPAB bit is set to ' 1 '

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 30-3: QEIxSTAT: QEIx STATUS REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{array}{|c|}
\text { Bit } \\
28 / 20 / 12 / 4
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & RC-0, HS & R/W-0 & RC-0, HS & R/W-0 & RC-0, HS & R/W-0 \\
\hline & - & - & PCHEQIRQ & PCHEQIEN & PCLEQIRQ & PCLEQIEN & POSOVIRQ & POSOVIEN \\
\hline \multirow[b]{2}{*}{7:0} & RC-0, HS & R/W-0 & RC-0, HS & R/W-0 & RC-0, HS & R/W-0 & RC-0, HS & R/W-0 \\
\hline & PCIIRQ \({ }^{(1)}\) & PCIIEN & VELOVIRQ & VELOVIEN & HOMIRQ & HOMIEN & IDXIRQ & IDXIEN \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll|}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-14 Unimplemented: Read as ' 0 '
bit 13 PCHEQIRQ: Position Counter Greater Than Compare Status bit
1 = POSxCNT > QEIxICCH
0 = POSxCNT < QEIxICCH
bit 12 PCHEQIEN: Position Counter Greater Than or Equal Compare Interrupt Enable bit
1 = Interrupt is enabled
\(0=\) Interrupt is disabled
bit 11 PCLEQIRQ: Position Counter Less Than Compare Status bit
1 = POSxCNT < QEIxCMPL
0 = POSxCNT \(\geq\) QEIxCMPL
bit 10 PCLEQIEN: Position Counter Less Than or Equal Compare Interrupt Enable bit
1 = Interrupt is enabled
\(0=\) Interrupt is disabled
bit 9 POSOVIRQ: Position Counter Overflow Status bit
1 = Overflow has occurred
0 = Overflow has not occurred
bit 8 POSOVIEN: Position Counter Overflow Interrupt Enable bit
1 = Interrupt is enabled
\(0=\) Interrupt is disabled
bit \(7 \quad\) PCIIRQ: Position Counter (Homing) Initialization Process Complete Status bit \({ }^{(1)}\)
1 = POSxCNT was reinitialized
\(0=\) POSXCNT was not reinitialized
bit \(6 \quad\) PCIIEN: Position Counter (Homing) Initialization Process Complete Interrupt Enable bit
1 = Interrupt is enabled
\(0=\) Interrupt is disabled
bit 5 VELOVIRQ: Velocity Counter Overflow Status bit
1 = Overflow has occurred
\(0=\) Overflow has not occurred
bit 4 VELOVIEN: Velocity Counter Overflow Interrupt Enable bit
1 = Interrupt is enabled
\(0=\) Interrupt is disabled
Note 1: This status bit in only applies to PIMOD<2:0> modes ' 011 ' and ' 100 '.

\section*{REGISTER 30-3: QEIxSTAT: QEIx STATUS REGISTER (CONTINUED)}
bit 3 HOMIRQ: Status Flag for Home Event Status bit
1 = Home event has occurred
\(0=\) Home event has not occurred
bit 2 HOMIEN: Home Input Event Interrupt Enable bit
1 = Interrupt is enabled
\(0=\) Interrupt is disabled
bit 1 IDXIRQ: Status Flag for Index Event Status bit
1 = Index event has occurred
0 = Index event has not occurred
bit \(0 \quad\) IDXIEN: Index Input Event Interrupt Enable bit
1 = Interrupt is enabled
\(0=\) Interrupt is disabled

Note 1: This status bit in only applies to PIMOD<2:0> modes ' 011 ' and ' 100 '.

\section*{PIC32MK GP/MC Family}

REGISTER 30-4: POSxCNT: POSITION COUNTER REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{POSCNT<31:24>} \\
\hline \multirow{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{POSCNT<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & RW-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{POSCNT<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{POSCNT<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown
\end{tabular}
bit 31-0 POSCNT<31:0>: 32-bit Position Counter Register bits
The Operating mode of the position counter is controlled by the CCM bit in the QEIxCON register.
Quadrature Count mode: The QEA and QEB inputs are decoded to generate count pulses and direction information for controlling the position counter operation.
External Count with External Up/Down mode: The QEA/EXTCNT input is treated as an external count signal, and the QEB/DIR/GATE input provides the count direction information.
External Count with External Gate mode: The QEA/EXTCNT input is treated as an external count signal. If the GATEN bit in the QEIxCON register is equal to ' 1 ', the QEB/DIR/GATE input will gate the counter signal.
Internal Timer mode: The position counter uses PBCLK2 divided by the clock divider INTDIV as the count source.

\section*{PIC32MK GP/MC Family}

REGISTER 30-5: VELxCNT: VELOCITY COUNTER REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{VELCNT<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{VELCNT<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{VELCNT<15:8>} \\
\hline \multirow{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{VELCNT<7:0>} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-0 VELCNT<31:0>: 32-bit Velocity Counter bits
The velocity counter is automatically cleared after every processor read of the velocity counter. It is not reset by the index input or otherwise affected by any of the PIMOD<2:0> specified modes. The contents of the counter represents the distance traveled during the time between samples. Velocity equals the distance traveled per unit of time. The velocity counter can save the application software the trouble of performing 32-bit math operations between current and previous position counter values to calculate velocity. If the velocity counter rolls over from 0x7FFFFFFF to \(0 \times 80000000\), or from \(0 \times 80000000\) to \(0 x 7 F F F F F F F F\), an overflow/underflow condition is detected. If the VELOVIEN bit is set in the QEISTAT register, an interrupt will be generated.

\section*{PIC32MK GP/MC Family}

REGISTER 30-6: VELxHLD: VELOCITY HOLD REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{VELHLD<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & RW-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{VELHLD<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{VELHLD<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{VELHLD<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{llll|}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-0 VELHLD<31:0>: 32-bit Velocity Hold bits When VELxCNT is read, the contents are captured at the same time into the VELxHLD register.

REGISTER 30-7: INTxHLD: INTERVAL TIMER HOLD REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & RW-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{INTHLD<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{INTHLD<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{INTHLD<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{INTHLD<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 31-0 INTHLD<31:0>: 32-bit Index Counter Hold bits
When the next count pulse is detected, the current contents of the interval timer (INTxTMR) are transferred to the Interval Hold register (INTxHLD) and the interval timer is cleared and the process repeats.

\section*{PIC32MK GP/MC Family}

REGISTER 30-8: INDxCNT: INDEX COUNTER REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\underset{\text { Bit }}{\substack{\text { Bi/21/13/5 }}}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{INDxCNT<31:24>} \\
\hline \multirow{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{INDxCNT<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{INDxCNT<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{INDxCNT<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-0 IDXCNT<31:0>: 32-bit Position Counter bits

REGISTER 30-9: INTxTMR: INTERVAL TIMER REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 29/21/13/5 }}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 27/19/11/3 }}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & RW-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{INTTMR<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{INTTMR<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & RW-0 & R/W-0 & RW-0 & R/W-0 & RW-0 & RW-0 & RW-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{INTTMR<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{INTTMR<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-0 INTTMR<31:0>: 32-bit Interval Timer Counter bits
The INTxTMR register provides a means to measure the time between each decoded quadrature count pulse to yield improved velocity information. The interval timer should be set to run at a frequency chosen such that the counter does not overflow at the expected minimum operating speed of the motor. The interval timer is automatically cleared when a count pulse is detected. The timer then counts at the specified rate based on the setting of the INTDIV bit in the QEIxCON register.

\section*{PIC32MK GP/MC Family}

REGISTER 30-10: QEIxICC: QEIx INITIALIZE/CAPTURE/COMPARE REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 27/19/11/3 }}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ICCH<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & RW-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ICCH<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ICCH<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ICCH<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{llll|}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-0 ICCH<31:0>: 32-bit Initialize/Capture/Compare High bits

REGISTER 30-11: QEIxCMPL: CAPTURE LOW REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CMPL<31:24>} \\
\hline \multirow[b]{2}{*}{23:16} & RW-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CMPL<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & RW-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CMPL<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CMPL<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{|lll|}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & ' 1 ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-0 CMPL<31:0>: 32-bit Compare Low Value bits

\subsection*{31.0 MOTOR CONTROL PWM MODULE}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 44. "Motor Control PWM (MCPWM)" (DS60001393), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PIC32MK GP/MC Family of devices support a dedicated Motor Control Pulse-Width Modulation (PWM) module with up to 12 outputs.
The Motor Control PWM module consists of the following major features:
- Two master time base modules with special event triggers
- PWM module input clock prescaler
- Two synchronization inputs
- Two synchronization outputs
- Eight PWM generators with complimentary output pairs
- Four additional PWM generators with single ended outputs
- Period, duty cycle, phase shift and dead time minimum resolution of 1 / FSYSCLK in Edge-Aligned mode and 2 / FSYSCLK minimum resolution in Center-Aligned mode
- Cycle by cycle fault recovery and latched fault modes
- PWM time-base capture upon current limit
- Nine fault input pins are available for faults and current limits
- Programmable analog-to-digital trigger with interrupt for each PWM pair
- Complementary PWM outputs
- Push-Pull PWM outputs
- Redundant PWM outputs
- Edge-Aligned PWM mode
- Center-Aligned PWM mode
- Variable Phase PWM mode
- Multi-Phase PWM mode
- Fixed-Off Time PWM mode
- Current Limit PWM mode
- Current Reset PWM mode
- PWMxH and PWMxL output override control
- PWMxH and PWMxL output pin swapping
- Chopping mode (also known as Gated mode)
- Dead time insertion
- Dead time compensation
- Enhanced Leading-Edge Blanking (LEB)
- 15 mA PWM pin output drive

The Motor Control PWM module contains up to twelve PWM generators. Two master time base generators provide a synchronous signal as a common time base to synchronize the various PWM outputs. Each generator can operate independently or in synchronization with either of the two master time bases. The individual PWM outputs are available on the output pins of the device. The input Fault signals and current-limit signals, when enabled, can monitor and protect the system by placing the PWM outputs into a known "safe" state.
Each PWM can generate a trigger to the ADC module to sample the analog signal at a specific instance during the PWM period. In addition, the Motor Control PWM module also generates two Special Event Triggers to the ADC module based on the two master time bases.
PWM generators 1 through 6, 11 and 12 have two outputs, PWMxH and PWMxL, brought out to the dedicated pins. The PWM generators 7 through 10 have only the PWMxH outputs on pins, but can alternately be mapped onto PWMxL, where ' \(x\) ' \(=1-4\), based on the PWMAPINx bit in the CFGCON register. Generators 11 and 12 have their PWMxH additionally brought out on the PWMxL pins of the generators 5 and 6 , based on the PWMAPINx bit in the CFGCON register. The configuration bits PWMAPINx (CFGCON<23:18>) contain bits that help arbitrate which PWM output takes control of the I/O pin. This is in addition to PENx control bits which decide the if the MCPWM module of the I/O module assumes ownership of the output pin.
Figure 31-1 illustrates an architectural overview of the Motor Control PWM module and its interconnection with the CPU and other peripherals.

\section*{PIC32MK GP/MC Family}


\section*{PIC32MK GP/MC Family}

\subsection*{31.1 PWM Faults}

The PWM module incorporates multiple external Fault inputs to include FLT1 and FLT2, which are remappable using the PPS feature, and FLT15, which has been implemented with Class B safety features, and is available on a fixed pin at reset for Fault detection.
Fault pins are selectable for active level (active high or low). FLT pins provide a safe and reliable way to shut down the PWM outputs, tri-state, when the Fault input is asserted. Therefore, the user should provide the necessary external pull-up or pull-down to disable the high or low side FETs in motor control applications.

\subsection*{31.1.1 PWM FAULTS AT RESET}

During any reset event, the PWM module maintains ownership of the Class B fault FLT15. At reset, this fault is enabled in latched mode to guarantee the fail-safe power-up of the application. The application software must clear the PWM fault before enabling the HighSpeed Motor Control PWM module. To clear the fault condition, the FLT15 pin must first be pulled low externally or the internal pull down resistor in the CNPDx register can be enabled.
\begin{tabular}{ll} 
Note: & \begin{tabular}{l} 
The Fault mode may be changed using \\
\\
the FLTMOD \(<1: 0>\) bits (IOCON \(x<17: 16>)\) \\
\\
regardless of the state of FLT15.
\end{tabular} \\
\hline
\end{tabular}

\subsection*{31.1.2 WRITE-PROTECTED REGISTERS}

Write protection is implemented for the IOCONx register. The write protection feature prevents any inadvertent writes. This protection feature can be controlled by the PWMLOCK Configuration bit (DEVCFG3<20>). The default state of the write protection feature is disabled (PWMLOCK = 1). The write protection feature can be enabled by configuring the PWMLOCK \(=0\).
To gain write access, the application software must write two consecutive values of ( \(0 x A B C D\) and \(0 \times 4321\) ) to the PWMKEY register to perform the unlock operation. The write access to the IOCONx register must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. Every write to the IOCONx register requires a prior unlock operation.
The unlocking sequence is described in Example 31-1.
Figure 31-2 shows the register interconnection diagram for the Motor Control PWM module.

\section*{EXAMPLE 31-1: PWM WRITE-PROTECTED REGISTER UNLOCK SEQUENCE}
```

Untested Code - For Information Purposes Only
; In the default Reset state, the FLT15 pin must be pulled low externally to clear and disable
the fault.
; Writing to IOCONx register requires unlock sequence
di v1
ehb
mov \#0xXXXX,r3
;Disable interrupts
;Move desired IOCON4 register data to r3 register
mov \#0xabcd,r1
;Load first unlock key to r1 register
\#0x4321,r2
;Load second unlock key to r2 register
r1, PWMKEY ;Write first unlock key to PWMKEY register
mov r1, PWMKEY
;Write first unlock key to PWMKEY register
;Write second unlock key to PWMKEY register
mov r3,IOCON4
mfc0 v0,c0_status
ori v0,v0,0x1
mtc0 v0,c0_status
ehb
;Re-enable Interrupts

```

\section*{PIC32MK GP/MC Family}

FIGURE 31-2: MOTOR CONTROL PWM MODULE REGISTER INTERCONNECTION DIAGRAM

31.2 Motor Control PWM Control Registers
TABLE 31-1: MCPWM REGISTER MAP
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \stackrel{y}{む} \\
& \ddot{0} \\
& \stackrel{\alpha}{\alpha} \\
& \bar{\natural}
\end{aligned}
\]} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & \(20 / 4\) & 19/3 & \(18 / 2\) & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{A000} & \multirow[t]{2}{*}{PTCON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & PTEN & - & PTSIDL & SESTAT & SEIEN & PWMRDY & - & - & - & \multicolumn{3}{|l|}{PCLKDIV<2:0>} & \multicolumn{4}{|l|}{SEVTPS<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A010} & \multirow[t]{2}{*}{PTPER} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PTPER<15:0>} & 0020 \\
\hline \multirow[t]{2}{*}{A020} & \multirow[t]{2}{*}{SEVTCMP} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{SEVTCMP<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A030} & \multirow[t]{2}{*}{PMTMR} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PMTMR<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A040} & \multirow[t]{2}{*}{STCON} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & SSESTAT & SSEIEN & - & - & - & - & \multicolumn{3}{|l|}{SCLKDIV<2:0>} & \multicolumn{4}{|l|}{SEVTPS<3:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A050} & \multirow[t]{2}{*}{STPER} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{STPER<15:0>} & 0020 \\
\hline \multirow[t]{2}{*}{A060} & \multirow[t]{2}{*}{SSEVTCMP} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{SSEVTCMP<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A070} & \multirow[t]{2}{*}{SMTMR} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{SMTMR<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A080} & \multirow[t]{2}{*}{CHOP} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & CHPCLKEN & - & - & - & - & - & \multicolumn{10}{|l|}{CHOPCLK<9:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A090} & \multirow[t]{2}{*}{PWMKEY} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PWMKEY<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{AOC0} & \multirow[t]{2}{*}{PWMCON1} & 31:16 & FLTIF & CLIF & TRGIF & PWMLIF & PWMHIF & - & - & - & FLTIEN & CLIEN & TRGIEN & PWMLIEN & PWMHIEN & - & - & - & 0000 \\
\hline & & 15:0 & FLTSTAT & CLTSTAT & - & - & \multicolumn{2}{|l|}{ECAM<1:0>} & ITB & - & \multicolumn{2}{|l|}{DTC<1:0>} & \multicolumn{2}{|l|}{\begin{tabular}{c} 
DTCP \\
\hline FLTSRC \(<3: 0>\)
\end{tabular}} & MTBS & - & XPRES & - & 0000 \\
\hline \multirow[t]{2}{*}{A0D0} & \multirow[t]{2}{*}{IOCON1} & 31:16 & - & - & \multicolumn{4}{|l|}{CLSRC<3:0>} & CLPOL & CLMOD & - & \multicolumn{4}{|l|}{FLTSRC<3:0>} & FLTPOL & \multicolumn{2}{|l|}{FLTMOD<1:0>} & 0078 \\
\hline & & 15:0 & PENH & PENL & POLH & POLL & \multicolumn{2}{|l|}{PMOD<1:0>} & OVRENH & OVRENL & \multicolumn{2}{|l|}{OVRDAT<1:0>} & \multicolumn{2}{|l|}{FLTDAT<1:0>} & \multicolumn{2}{|l|}{CLDAT<1:0>} & SWAP & OSYNC & 0000 \\
\hline \multirow[t]{2}{*}{A0E0} & \multirow[t]{2}{*}{PDC1} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PDC<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{AOFO} & \multirow[t]{2}{*}{SDC1} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{SDC<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A100} & \multirow[t]{2}{*}{PHASE1} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PHASE<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A110} & \multirow[t]{2}{*}{DTR1} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{DTR<13:0>} & 0000 \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
MCPWM REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline  & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & \(21 / 5\) & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{A120} & \multirow[t]{2}{*}{ALTDTR1} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{ALTDTR<13:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A130} & \multirow[t]{2}{*}{DTCOMP1} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{COMP<13:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A140} & \multirow[t]{2}{*}{TRIG1} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TRGCMP<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A150} & \multirow[t]{2}{*}{TRGCON1} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{4}{|l|}{TRGDIV<3:0>} & \multicolumn{2}{|l|}{TRGSEL<1:0>} & \multicolumn{2}{|l|}{STRGSEL<1:0>} & DTM & STRGIS & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{A160} & \multirow[t]{2}{*}{STRIG1} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{STRGCMP<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A170} & \multirow[t]{2}{*}{CAP1} & 31:16 & - & - & - & - & - & - & - & & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{CAP<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A180} & \multirow[t]{2}{*}{LEBCON1} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & PHR & PHF & PLR & PLF & FLTLEBEN & CLLEBEN & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{A190} & \multirow[t]{2}{*}{LEBDLY1} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & \multicolumn{12}{|l|}{LEB<11:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A1A0} & \multirow[t]{2}{*}{AUXCON1} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{CHOPSEL<3:0>} & CHOPHEN & CHOPLEN & 0000 \\
\hline \multirow[t]{2}{*}{A1B0} & \multirow[t]{2}{*}{PTMR1} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TMR<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{\[
\mathrm{A} 1 \mathrm{CO}
\]} & \multirow[t]{2}{*}{PWMCON2} & 31:16 & FLTIF & CLIF & TRGIF & PWMLIF & PWMHIF & - & - & - & FLTIEN & CLIEN & TRGIEN & PWMLIEN & PWMHIEN & - & - & - & 0000 \\
\hline & & 15:0 & FLTSTAT & CLTSTAT & - & - & \multicolumn{2}{|l|}{ECAM<1:0>} & ITB & - & \multicolumn{2}{|l|}{DTC<1:0>} & DTCP & PTDIR & MTBS & - & XPRES & - & 0000 \\
\hline \multirow[t]{2}{*}{A1D0} & \multirow[t]{2}{*}{IOCON2} & 31:16 & - & - & \multicolumn{4}{|l|}{CLSRC<3:0>} & CLPOL & CLMOD & - & & \multicolumn{3}{|l|}{FLTSRC<3:0>} & FLTPOL & \multicolumn{2}{|l|}{FLTMOD<1:0>} & 0078 \\
\hline & & 15:0 & PENH & PENL & POLH & POLL & \multicolumn{2}{|l|}{PMOD<1:0>} & OVRENH & OVRENL & \multicolumn{2}{|l|}{OVRDAT <1:0>} & \multicolumn{2}{|l|}{FLTDAT<1:0>} & \multicolumn{2}{|l|}{CLDAT <1:0>} & SWAP & OSYNC & 0000 \\
\hline \multirow[t]{2}{*}{A1E0} & \multirow[t]{2}{*}{PDC2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PDC<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A1F0} & \multirow[t]{2}{*}{SDC2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{SDC<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A200} & \multirow[t]{2}{*}{PHASE2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PHASE<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A210} & \multirow[t]{2}{*}{DTR2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{DTR<13:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A220} & \multirow[t]{2}{*}{ALTDTR2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{ALTDTR<13:0>} & 0000 \\
\hline
\end{tabular}
TABLE 31-1: MCPWM REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{A230} & \multirow[t]{2}{*}{DTCOMP2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{COMP<13:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A240} & \multirow[t]{2}{*}{TRIG2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TRGCMP<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A250} & \multirow[t]{2}{*}{TRGCON2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{4}{|l|}{TRGDIV<3:0>} & \multicolumn{2}{|l|}{TRGSEL<1:0>} & \multicolumn{2}{|l|}{STRGSEL<1:0>} & DTM & STRGIS & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{A260} & \multirow[t]{2}{*}{STRIG2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{STRGCMP<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A270} & \multirow[t]{2}{*}{CAP2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{CAP<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A280} & \multirow[t]{2}{*}{LEBCON2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & PHR & PHF & PLR & PLF & FLTLEBEN & CLLEBEN & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{A290} & \multirow[t]{2}{*}{LEBDLY2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & \multicolumn{12}{|l|}{LEB<11:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A2A0} & \multirow[t]{2}{*}{AUXCON2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{CHOPSEL<3:0>} & CHOPHEN & CHOPLEN & 0000 \\
\hline \multirow[t]{2}{*}{A2B0} & \multirow[t]{2}{*}{PTMR2} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TMR<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A2C0} & \multirow[t]{2}{*}{PWMCON3} & 31:16 & FLTIF & CLIF & TRGIF & PWMLIF & PWMHIF & - & - & - & FLTIEN & CLIEN & TRGIEN & PWMLIEN & PWMHIEN & - & - & - & 0000 \\
\hline & & 15:0 & FLTSTAT & CLTSTAT & - & - & \multicolumn{2}{|l|}{ECAM<1:0>} & ITB & - & \multicolumn{2}{|l|}{DTC<1:0>} & DTCP & PTDIR & MTBS & - & XPRES & - & 0000 \\
\hline \multirow[t]{2}{*}{A2D0} & \multirow[t]{2}{*}{IOCON3} & 31:16 & - & - & \multicolumn{4}{|l|}{CLSRC<3:0>} & CLPOL & CLMOD & - & \multicolumn{4}{|l|}{FLTSRC<3:0>} & FLTPOL & \multicolumn{2}{|l|}{FLTMOD<1:0>} & 0078 \\
\hline & & 15:0 & PENH & PENL & POLH & POLL & \multicolumn{2}{|l|}{PMOD<1:0>} & OVRENH & OVRENL & \multicolumn{2}{|l|}{OVRDAT<1:0>} & \multicolumn{2}{|l|}{FLTDAT<1:0>} & \multicolumn{2}{|l|}{CLDAT<1:0>} & SWAP & OSYNC & 0000 \\
\hline \multirow[t]{2}{*}{A2E0} & \multirow[t]{2}{*}{PDC3} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PDC<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A2F0} & \multirow[t]{2}{*}{SDC3} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{SDC<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A300} & \multirow[t]{2}{*}{PHASE3} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PHASE<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A310} & \multirow[t]{2}{*}{DTR3} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{DTR<13:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A320} & \multirow[t]{2}{*}{ALTDTR3} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{ALTDTR<13:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A330} & \multirow[t]{2}{*}{DTCOMP3} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{COMP<13:0>} & 0000 \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
MCPWM REGISTER MAP (CONTINUED)


TABLE 31-1: MCPWM REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{\(\stackrel{n}{0}\)
\(\stackrel{y}{0}\)
\(\stackrel{y}{*}\)
\(\bar{\alpha}\)} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{A450} & \multirow[t]{2}{*}{TRGCON4} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{4}{|l|}{TRGDIV<3:0>} & \multicolumn{2}{|l|}{TRGSEL<1:0>} & \multicolumn{2}{|l|}{STRGSEL<1:0>} & DTM & STRGIS & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{A460} & \multirow[t]{2}{*}{STRIG4} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{STRGCMP<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A470} & \multirow[t]{2}{*}{CAP4} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{CAP<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A480} & \multirow[t]{2}{*}{LEBCON4} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & PHR & PHF & PLR & PLF & FLTLEBEN & CLLEBEN & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{A490} & \multirow[t]{2}{*}{LEBDLY4} & 31:16 & - & - & - & - & - & - & - & - & - & - & & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & \multicolumn{12}{|l|}{LEB<11:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A4A0} & \multirow[t]{2}{*}{AUXCON4} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{CHOPSEL<3:0>} & CHOPHEN & CHOPLEN & 0000 \\
\hline \multirow[t]{2}{*}{A4B0} & \multirow[t]{2}{*}{PTMR4} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TMR<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A4C0} & \multirow[t]{2}{*}{PWMCON5} & 31:16 & FLTIF & CLIF & TRGIF & PWMLIF & PWMHIF & - & - & - & FLTIEN & CLIEN & TRGIEN & PWMLIEN & PWMHIEN & - & - & - & 0000 \\
\hline & & 15:0 & FLTSTAT & CLTSTAT & - & - & \multicolumn{2}{|l|}{ECAM<1:0>} & ITB & - & \multicolumn{2}{|l|}{DTC<1:0>} & DTCP & PTDIR & MTBS & - & XPRES & - & 0000 \\
\hline \multirow[t]{2}{*}{A4D0} & \multirow[t]{2}{*}{IOCON5} & 31:16 & - & - & \multicolumn{4}{|l|}{CLSRC<3:0>} & CLPOL & CLMOD & - & \multicolumn{4}{|l|}{FLTSRC<3:0>} & FLTPOL & \multicolumn{2}{|l|}{FLTMOD<1:0>} & 0078 \\
\hline & & 15:0 & PENH & PENL & POLH & POLL & \multicolumn{2}{|l|}{PMOD<1:0>} & OVRENH & OVRENL & \multicolumn{2}{|l|}{OVRDAT<1:0>} & \multicolumn{2}{|l|}{FLTDAT<1:0>} & \multicolumn{2}{|l|}{CLDAT<1:0>} & SWAP & OSYNC & 0000 \\
\hline \multirow[t]{2}{*}{A4E0} & \multirow[t]{2}{*}{PDC5} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PDC<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A4F0} & \multirow[t]{2}{*}{SDC5} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{SDC<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A500} & \multirow[t]{2}{*}{PHASE5} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PHASE<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A510} & \multirow[t]{2}{*}{DTR5} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{DTR<13:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A520} & \multirow[t]{2}{*}{ALTDTR5} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{ALTDTR<13:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A530} & \multirow[t]{2}{*}{DTCOMP5} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{COMP<13:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A540} & \multirow[t]{2}{*}{TRIG5} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TRGCMP<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A550} & \multirow[t]{2}{*}{TRGCON5} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{4}{|l|}{TRGDIV<3:0>} & \multicolumn{2}{|l|}{TRGSEL<1:0>} & \multicolumn{2}{|l|}{STRGSEL<1:0>} & DTM & STRGIS & - & - & - & - & - & - & 0000 \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
MCPWM REGISTER MAP (CONTINUED)

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & \(21 / 5\) & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 \\
\hline \multirow[t]{2}{*}{A560} & \multirow[t]{2}{*}{STRIG5} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & \multicolumn{16}{|l|}{STRGCMP<15:0>} \\
\hline \multirow[t]{2}{*}{A570} & \multirow[t]{2}{*}{CAP5} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & \multicolumn{16}{|l|}{CAP<15:0>} \\
\hline \multirow[t]{2}{*}{A580} & \multirow[t]{2}{*}{LEBCON5} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & PHR & PHF & PLR & PLF & FLTLEBEN & CLLEBEN & - & - & - & - & - & - & - & - & - & - \\
\hline \multirow[t]{2}{*}{A590} & \multirow[t]{2}{*}{LEBDLY5} & 31:16 & - & - & - & - & - & - & - & - & - & & & - & - & - & - & - \\
\hline & & 15:0 & - & - & - & - & \multicolumn{12}{|l|}{LEB<11:0>} \\
\hline \multirow[t]{2}{*}{A5A0} & \multirow[t]{2}{*}{AUXCON5} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{CHOPSEL<3:0>} & CHOPHEN & CHOPLEN \\
\hline \multirow[t]{2}{*}{A5B0} & \multirow[t]{2}{*}{PTMR5} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TMR<15:0>} \\
\hline \multirow[t]{2}{*}{A5C0} & \multirow[t]{2}{*}{PWMCON6} & 31:16 & FLTIF & CLIF & TRGIF & PWMLIF & PWMHIF & - & - & - & FLTIEN & CLIEN & TRGIEN & PWMLIEN & PWMHIEN & - & - & - \\
\hline & & 15:0 & FLTSTAT & CLTSTAT & - & - & \multicolumn{2}{|l|}{ECAM<1:0>} & ITB & - & \multicolumn{2}{|l|}{DTC<1:0>} & DTCP & PTDIR & MTBS & - & XPRES & - \\
\hline \multirow[t]{2}{*}{A5DO} & \multirow[t]{2}{*}{IOCON6} & 31:16 & - & - & \multicolumn{4}{|l|}{CLSRC<3:0>} & CLPOL & CLMOD & - & & \multicolumn{3}{|l|}{FLTSRC<3:0>} & FLTPOL & \multicolumn{2}{|l|}{FLTMOD<1:0>} \\
\hline & & 15:0 & PENH & PENL & POLH & POLL & \multicolumn{2}{|l|}{PMOD<1:0>} & OVRENH & OVRENL & \multicolumn{2}{|l|}{OVRDAT <1:0>} & \multicolumn{2}{|l|}{FLTDAT<1:0>} & \multicolumn{2}{|l|}{CLDAT<1:0>} & SWAP & OSYNC \\
\hline \multirow[t]{2}{*}{A5E0} & \multirow[t]{2}{*}{PDC6} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PDC<15:0>} \\
\hline \multirow[t]{2}{*}{A5FO} & \multirow[t]{2}{*}{SDC6} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & \multicolumn{16}{|l|}{SDC<15:0>} \\
\hline \multirow[t]{2}{*}{A600} & \multirow[t]{2}{*}{PHASE6} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PHASE<15:0>} \\
\hline \multirow[t]{2}{*}{A610} & \multirow[t]{2}{*}{DTR6} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{DTR<13:0>} \\
\hline \multirow[t]{2}{*}{A620} & \multirow[t]{2}{*}{ALTDTR6} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{ALTDTR<13:0>} \\
\hline \multirow[t]{2}{*}{A630} & \multirow[t]{2}{*}{DTCOMP6} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{COMP<13:0>} \\
\hline \multirow[t]{2}{*}{A640} & \multirow[t]{2}{*}{TRIG6} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TRGCMP<15:0>} \\
\hline \multirow[t]{2}{*}{A650} & \multirow[t]{2}{*}{TRGCON6} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & \multicolumn{4}{|l|}{TRGDIV <3:0>} & \multicolumn{2}{|l|}{TRGSEL<1:0>} & \multicolumn{2}{|l|}{STRGSEL<1:0>} & DTM & STRGIS & - & - & - & - & - & - \\
\hline \multirow[t]{2}{*}{A660} & \multirow[t]{2}{*}{STRIG6} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & \multicolumn{16}{|l|}{STRGCMP<15:0>} \\
\hline
\end{tabular}
TABLE 31-1: MCPWM REGISTER MAP (CONTINUED)


\section*{PIC32MK GP/MC Family}
MCPWM REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline  & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & \(21 / 5\) & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{A780} & \multirow[t]{2}{*}{LEBCON7} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & PHR & PHF & PLR & PLF & FLTLEBEN & CLLEBEN & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{A790} & \multirow[t]{2}{*}{LEBDLY7} & 31:16 & - & - & - & - & - & - & - & - & - & & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & \multicolumn{12}{|l|}{LEB<11:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A7A0} & \multirow[t]{2}{*}{AUXCON7} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{CHOPSEL<3:0>} & CHOPHEN & CHOPLEN & 0000 \\
\hline \multirow[t]{2}{*}{A7B0} & \multirow[t]{2}{*}{PTMR7} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TMR<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A7C0} & \multirow[t]{2}{*}{PWMCON8} & 31:16 & FLTIF & CLIF & TRGIF & PWMLIF & PWMHIF & - & - & - & FLTIEN & CLIEN & TRGIEN & PWMLIEN & PWMHIEN & - & - & - & 0000 \\
\hline & & 15:0 & FLTSTAT & CLTSTAT & - & - & \multicolumn{2}{|l|}{ECAM<1:0>} & ITB & - & \multicolumn{2}{|l|}{DTC<1:0>} & DTCP & PTDIR & MTBS & - & XPRES & - & 0000 \\
\hline \multirow[t]{2}{*}{A7D0} & \multirow[t]{2}{*}{IOCON8} & 31:16 & - & - & \multicolumn{4}{|l|}{CLSRC<3:0>} & CLPOL & CLMOD & - & & \multicolumn{3}{|l|}{FLTSRC<3:0>} & FLTPOL & \multicolumn{2}{|l|}{FLTMOD<1:0>} & 0078 \\
\hline & & 15:0 & PENH & PENL & POLH & POLL & \multicolumn{2}{|l|}{PMOD<1:0>} & OVRENH & OVRENL & \multicolumn{2}{|l|}{OVRDAT < 1:0>} & \multicolumn{2}{|l|}{FLTDAT<1:0>} & \multicolumn{2}{|l|}{CLDAT <1:0>} & SWAP & OSYNC & 0000 \\
\hline \multirow[t]{2}{*}{A7E0} & \multirow[t]{2}{*}{PDC8} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PDC<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A7F0} & \multirow[t]{2}{*}{SDC8} & 31:16 & - & - & - & - & - & - & - & & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{SDC<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A800} & \multirow[t]{2}{*}{PHASE8} & 31:16 & - & - & - & - & - & - & - & & \[
-
\] & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PHASE<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A810} & \multirow[t]{2}{*}{DTR8} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{DTR<13:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A820} & \multirow[t]{2}{*}{ALTDTR8} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{ALTDTR<13:0>} & 0000 \\
\hline \multirow[t]{2}{*}{\[
\begin{array}{|l|}
\hline \text { A830 }
\end{array}
\]} & \multirow[t]{2}{*}{DTCOMP8} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{COMP<13:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A840} & \multirow[t]{2}{*}{TRIG8} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TRGCMP<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{\[
\begin{array}{|l|}
\hline \text { A850 }
\end{array}
\]} & \multirow[t]{2}{*}{TRGCON8} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{4}{|l|}{TRGDIV<3:0>} & \multicolumn{2}{|l|}{TRGSEL<1:0>} & \multicolumn{2}{|l|}{STRGSEL<1:0>} & DTM & STRGIS & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{A860} & \multirow[t]{2}{*}{STRIG8} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{STRGCMP<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A870} & \multirow[t]{2}{*}{CAP8} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{CAP<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{A880} & \multirow[t]{2}{*}{LEBCON8} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & PHR & PHF & PLR & PLF & FLTLEBEN & CLLEBEN & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline
\end{tabular}
TABLE 31-1: MCPWM REGISTER MAP (CONTINUED)


\section*{PIC32MK GP/MC Family}
MCPWM REGISTER MAP (CONTINUED)

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & \(21 / 5\) & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 \\
\hline \multirow[t]{2}{*}{A9A0} & \multirow[t]{2}{*}{AUXCON9} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{CHOPSEL<3:0>} & CHOPHEN & CHOPLEN \\
\hline \multirow[t]{2}{*}{A9B0} & \multirow[t]{2}{*}{PTMR9} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TMR<15:0>} \\
\hline \multirow[t]{2}{*}{A9C0} & \multirow[t]{2}{*}{PWMCON10} & 31:16 & FLTIF & CLIF & TRGIF & PWMLIF & PWMHIF & - & - & - & FLTIEN & CLIEN & TRGIEN & \multicolumn{2}{|l|}{PWMLIEN PWMHIEN} & - & - & - \\
\hline & & 15:0 & FLTSTAT & CLTSTAT & - & - & \multicolumn{2}{|l|}{ECAM<1:0>} & ITB & - & \multicolumn{2}{|l|}{DTC<1:0>} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{DTCP \({ }^{\text {FLTSRC }<3: 0>}\)}} & - & XPRES & - \\
\hline \multirow[t]{2}{*}{A9D0} & \multirow[t]{2}{*}{IOCON10} & 31:16 & - & - & \multicolumn{4}{|l|}{CLSRC<3:0>} & CLPOL & CLMOD & - & & & & & FLTPOL & \multicolumn{2}{|l|}{FLTMOD<1:0>} \\
\hline & & 15:0 & PENH & PENL & POLH & POLL & \multicolumn{2}{|l|}{PMOD<1:0>} & OVRENH & OVRENL & \multicolumn{2}{|l|}{OVRDAT<1:0>} & \multicolumn{2}{|l|}{FLTDAT<1:0>} & \multicolumn{2}{|l|}{CLDAT <1:0>} & SWAP & OSYNC \\
\hline \multirow[t]{2}{*}{A9E0} & \multirow[t]{2}{*}{PDC10} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PDC<15:0>} \\
\hline \multirow[t]{2}{*}{A9FO} & \multirow[t]{2}{*}{SDC10} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & \multicolumn{16}{|l|}{SDC<15:0>} \\
\hline \multirow[t]{2}{*}{AA00} & \multirow[t]{2}{*}{PHASE10} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PHASE<15:0>} \\
\hline \multirow[t]{2}{*}{AA10} & \multirow[t]{2}{*}{DTR10} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{DTR<13:0>} \\
\hline \multirow[t]{2}{*}{AA20} & \multirow[t]{2}{*}{ALTDTR10} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{ALTDTR<13:0>} \\
\hline \multirow[t]{2}{*}{AA30} & \multirow[t]{2}{*}{DTCOMP10} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{COMP<13:0>} \\
\hline \multirow[t]{2}{*}{AA40} & \multirow[t]{2}{*}{TRIG10} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TRGCMP<15:0>} \\
\hline \multirow[t]{2}{*}{AA50} & \multirow[t]{2}{*}{TRGCON10} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & \multicolumn{4}{|l|}{TRGDIV<3:0>} & \multicolumn{2}{|l|}{TRGSEL<1:0>} & \multicolumn{2}{|l|}{STRGSEL<1:0>} & DTM & STRGIS & - & - & - & - & - & - \\
\hline \multirow[t]{2}{*}{AA60} & \multirow[t]{2}{*}{STRIG10} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & \multicolumn{16}{|l|}{STRGCMP<15:0>} \\
\hline \multirow[t]{2}{*}{AA70} & \multirow[t]{2}{*}{CAP10} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & \multicolumn{16}{|l|}{CAP<15:0>} \\
\hline \multirow[t]{2}{*}{AA80} & \multirow[t]{2}{*}{LEBCON10} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & PHR & PHF & PLR & PLF & FLTLEBEN & CLLEBEN & - & - & - & - & - & - & - & - & - & - \\
\hline \multirow[t]{2}{*}{AA90} & \multirow[t]{2}{*}{LEBDLY10} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & - & - & - & - & \multicolumn{12}{|l|}{LEB<11:0>} \\
\hline \multirow[t]{2}{*}{AAAO} & \multirow[t]{2}{*}{AUXCON10} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{CHOPSEL<3:0>} & CHOPHEN & CHOPLEN \\
\hline
\end{tabular}
TABLE 31-1: MCPWM REGISTER MAP (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{Register Name} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \stackrel{y}{0} \\
& \ddot{0} \\
& \stackrel{\alpha}{\alpha} \\
& \overline{\overline{4}}
\end{aligned}
\]} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{AAB0} & \multirow[t]{2}{*}{PTMR10} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TMR<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{AAC0} & \multirow[t]{2}{*}{PWMCON11} & 31:16 & FLTIF & CLIF & TRGIF & PWMLIF & PWMHIF & - & - & - & FLTIEN & CLIEN & TRGIEN & PWMLIEN & PWMHIEN & - & - & - & 0000 \\
\hline & & 15:0 & FLTSTAT & CLTSTAT & - & - & \multicolumn{2}{|l|}{ECAM<1:0>} & ITB & - & \multicolumn{2}{|l|}{DTC<1:0>} & DTCP & PTDIR & MTBS & - & XPRES & - & 0000 \\
\hline \multirow[t]{2}{*}{AADO} & \multirow[t]{2}{*}{IOCON11} & 31:16 & - & - & \multicolumn{4}{|l|}{CLSRC<3:0>} & CLPOL & CLMOD & - & & \multicolumn{3}{|l|}{FLTSRC<3:0>} & FLTPOL & \multicolumn{2}{|l|}{FLTMOD<1:0>} & 0078 \\
\hline & & 15:0 & PENH & PENL & POLH & POLL & \multicolumn{2}{|l|}{PMOD<1:0>} & OVRENH & OVRENL & \multicolumn{2}{|l|}{OVRDAT<1:0>} & \multicolumn{2}{|l|}{FLTDAT<1:0>} & \multicolumn{2}{|l|}{CLDAT<1:0>} & SWAP & OSYNC & 0000 \\
\hline \multirow[t]{2}{*}{AAEO} & \multirow[t]{2}{*}{PDC11} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PDC<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{AAFO} & \multirow[t]{2}{*}{SDC11} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{SDC<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{AB00} & \multirow[t]{2}{*}{PHASE11} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{PHASE<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{AB10} & \multirow[t]{2}{*}{DTR11} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{DTR<13:0>} & 0000 \\
\hline \multirow[t]{2}{*}{AB20} & \multirow[t]{2}{*}{ALTDTR11} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{ALTDTR<13:0>} & 0000 \\
\hline \multirow[t]{2}{*}{AB30} & \multirow[t]{2}{*}{DTCOMP11} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & \multicolumn{14}{|l|}{COMP<13:0>} & 0000 \\
\hline \multirow[t]{2}{*}{AB40} & \multirow[t]{2}{*}{TRIG11} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TRGCMP<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{AB50} & \multirow[t]{2}{*}{TRGCON11} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{4}{|l|}{TRGDIV<3:0>} & \multicolumn{2}{|l|}{TRGSEL<1:0>} & \multicolumn{2}{|l|}{STRGSEL<1:0>} & DTM & STRGIS & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{AB60} & \multirow[t]{2}{*}{STRIG11} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{STRGCMP<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{AB70} & \multirow[t]{2}{*}{CAP11} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{CAP<15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{AB80} & \multirow[t]{2}{*}{LEBCON11} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & PHR & PHF & PLR & PLF & FLTLEBEN & CLLEBEN & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline \multirow[t]{2}{*}{AB90} & \multirow[t]{2}{*}{LEBDLY11} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & \multicolumn{12}{|l|}{LEB<11:0>} & 0000 \\
\hline \multirow[t]{2}{*}{ABAO} & \multirow[t]{2}{*}{AUXCON11} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & \multicolumn{4}{|l|}{CHOPSEL<3:0>} & CHOPHEN & CHOPLEN & 0000 \\
\hline \multirow[t]{2}{*}{ABB0} & \multirow[t]{2}{*}{PTMR11} & 31:16 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{TMR<15:0>} & 0000 \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
MCPWM REGISTER MAP (CONTINUED)


REGISTER 31-1: PTCON: PWM PRIMARY TIME BASE CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & R/W-0 & HS/HC-0 & R/W-0 & HS/HC-0 & U-0 & U-0 \\
\hline & PTEN & - & PTSIDL & SESTAT \({ }^{(1)}\) & SEIEN \({ }^{(3)}\) & PWMRDY & - & - \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & \multicolumn{3}{|c|}{PCLKDIV<2:0> \({ }^{(2)}\)} & \multicolumn{4}{|c|}{SEVTPS<3:0> \({ }^{(2)}\)} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\(x=\) Bit is unknown
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15 PTEN: PWM Module Enable bit
\(1=\) PWM module is enabled
\(0=\) PWM module is disabled
Note: Many of the PWM registers and/or bits as designated, do not allow updates once a PWM module is enabled. Therefore, it is recommended that the user application initialize all required PWM registers before setting the PTEN bit equal to ' 1 '.
bit 14 Unimplemented: Read as ' 0 '
bit 13 PTSIDL: PWM Time Base Stop in Idle Mode bit
1 = PWM time base halts in CPU Idle mode
0 = PWM time base runs in CPU Idle mode
bit 12 SESTAT: Special Event Interrupt Status bit \({ }^{(1)}\)
1 = Special Event Interrupt is pending
\(0=\) Special Event Interrupt is not pending
bit 11 SEIEN: Special Event Interrupt Enable bit 1 = Special Event Interrupt is enabled \(0=\) Special Event Interrupt is disabled
bit 10
PWMRDY: PWM Module Status bit
\(1=\mathrm{PWM}\) module is ready and operation has begun
0 = PWM module is not ready
bit 9-7 Unimplemented: Read as ' 0 '

Note 1: The SESTAT bit is cleared by clearing the SEIEN bit and the corresponding bit in the IFSx register.
2: The SEVTPS<3:0> and PCLKDIV<2:0> bits should be changed only when the PTEN bit (PTCON<15>) = 0.

3: To clear the Primary Special Event Interrupt the user application must do the following:
1) Clear the SEIEN bit by setting it to ' 0 '.
2) Clear the Primary Special Event Interrupt flag by setting IFS5<11> \(=0\).
3) Re-enabling the PTCON register by setting the SEIEN equal to ' 1 ' if desired.

The user application will not be able to clear the Primary Special Event Interrupt flag as long as the SEIEN bit is equal to ' 1 '.

\section*{PIC32MK GP/MC Family}

REGISTER 31-1: PTCON: PWM PRIMARY TIME BASE CONTROL REGISTER (CONTINUED)
bit 6-4 PCLKDIV <2:0>: Primary PWM Input Clock Prescaler bits \({ }^{(2)}\)
111 = Divide by 128, PWM resolution \(=128 /\) FSYSCLK
110 = Divide by 64, PWM resolution = 64/FSYSCLK
-
-

000 = Divide by 1, PWM resolution = 1/FSYSCLK (power-on default)
bit 3-0 SEVTPS<3:0>: PWM Special Event Trigger Output Postscaler Select bits \({ }^{(\mathbf{2})}\) \(1111=1: 16\) postscaler generates Special Event trigger at every 16th compare match event
-
-
-
\(0001=1: 2\) postscaler generates Special Event trigger at every second compare match event \(0000=1: 1\) postscaler generates Special Event trigger at every compare match event

Note 1: The SESTAT bit is cleared by clearing the SEIEN bit and the corresponding bit in the IFSx register.
2: The SEVTPS<3:0> and PCLKDIV<2:0> bits should be changed only when the PTEN bit (PTCON<15>) = 0.

3: To clear the Primary Special Event Interrupt the user application must do the following:
1) Clear the SEIEN bit by setting it to ' 0 '.
2) Clear the Primary Special Event Interrupt flag by setting IFS5<11> \(=0\).
3) Re-enabling the PTCON register by setting the SEIEN equal to ' 1 ' if desired.

The user application will not be able to clear the Primary Special Event Interrupt flag as long as the SEIEN bit is equal to ' 1 '.

REGISTER 31-2: PTPER: PRIMARY MASTER TIME BASE PERIOD REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{PTPER<15:8> \({ }^{(1,2)}\)} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-1 & R/W-0 & R/W-0 & \(\mathrm{R} / \mathrm{W}-\mathrm{O}^{(3)}\) & R/W-0 \({ }^{(3)}\) & R/W-0 \({ }^{(3)}\) \\
\hline & \multicolumn{8}{|c|}{PTPER<7:0> \({ }^{(1,2)}\)} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(\quad\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 PTPER<15:0>: Primary Master Time Base Period Value bits \({ }^{(1,2,4)}\)

Note 1: Minimum LSb \(=1 /\) FSYSCLK.
2: Minimum value is \(0 \times 0008\).
3: If a period value is lesser than \(0 \times 0008\) is chosen, the internal hardware forcefully sets the period to a minimum value of \(0 \times 0008\).
4: \(\quad\) PTPER \(=(\) FSYSCLK / (FPWM * PCLKDIV<2:0> bits (PTCON<6:4>)).
FPWM = User-desired PWM Frequency.

\section*{PIC32MK GP/MC Family}

REGISTER 31-3: SEVTCMP: PWM PRIMARY SPECIAL EVENT COMPARE REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\underset{\text { Bit }}{\substack{\text { Bit } \\ \hline}}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 27/19/11/3 }}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{SEVTCMP<15:8> \({ }^{(1)}\)} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{SEVTCMP<7:0> \({ }^{(1)}\)} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 SEVTCMP<15:0>: Special Event Compare Count Value bits \({ }^{(1)}\)
The special event trigger allows analog-to-digital conversions to be synchronized to the master PWM time base. The analog-to-digital sampling and conversion time may be programmed to occur at any point within the PWM period.

Note 1: Minimum LSb = \(1 /\) FSYSCLK.

REGISTER 31-4: PMTMR: PRIMARY MASTER TIME BASE TIMER REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{PMTMR<15:8>(1)} \\
\hline \multirow[b]{2}{*}{7:0} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{PMTMR<7:0> \({ }^{(1)}\)} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & W = Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as '0'
bit 15-0 PMTMR<15:0>: Primary Master Time Base Timer Value bits \({ }^{(1)}\)
This timer increments with each PWM clock until the PTPER value is reached.
Note 1: LSb=1/FSYSCLK.

REGISTER 31-5: STCON: SECONDARY MASTER TIME BASE CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(23: 16\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(15: 8\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{HS} / \mathrm{HC}-0\) & \(\mathrm{R} / \mathrm{W}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & \multirow{2}{*}{\(7: 0\)} & - & - & - & \(\mathrm{SSESTAT}{ }^{(\mathbf{1})}\) & SSEIEN \(^{(3)}\) & - & - \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-13 Unimplemented: Read as ' 0 '
bit 12 SSESTAT: Secondary Special Event Interrupt Status bit \({ }^{(1)}\)
1 = Secondary Special Event Interrupt is pending
0 = Secondary Special Event Interrupt is not pending
bit 11 SSEIEN: Secondary Special Event Interrupt Enable bit \({ }^{(3)}\)
1 = Secondary Special Event Interrupt is enabled
\(0=\) Secondary Special Event Interrupt is disabled
bit 10-7 Unimplemented: Read as ' 0 '
bit 6-4 SCLKDIV<2:0>: Secondary PWM Input Clock Prescaler \({ }^{(2)}\)
111 = Divide by 128, PWM resolution \(=(128 /\) FSYSCLK \()\)
110 = Divide by 64, PWM resolution \(=(64 /\) FSYSCLK \()\)
-
-
-
000 = Divide by 1, PWM resolution = 1/FSYSCLK (power-on default)
bit 3-0 SEVTPS<3:0>: PWM Secondary Special Event Trigger Output Postscaler Select bits \({ }^{(2)}\)
1111 = 1:16 Postscale
-
-
-
\(0001=1: 2\) Postscale
\(0000=1: 1\) Postscale

Note 1: The SSESTAT bit is cleared by clearing the SSEIEN bit and corresponding bit in the IFSx register.
2: These bits should be changed only when the PTEN bit \((\) PTCON \(<15>)=0\).
3: To clear the Secondary Special Event Interrupt, the user application must do the following:
1) First, clear the SSEIEN bit by setting it to ' 0 '.
2) Next, clear the Secondary Special Event Interrupt flag, IFS5<12>, by setting it to ' 0 '.
3) Finally, re-enable the STCON register by setting the SSEIEN bit equal to ' 1 ', if desired.

The user application will not be able to clear the Secondary Special Event Interrupt flag as long as the SSEIEN bit is equal to ' 1 '.

\section*{PIC32MK GP/MC Family}

REGISTER 31-6: STPER: SECONDARY MASTER TIME BASE PERIOD REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-1 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{STPER<15:8> \({ }^{(1,2,4)}\)} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-1 & R/W-0 & R/W-0 & R/W-0 \({ }^{(3)}\) & R/W-0 \({ }^{(3)}\) & R/W-0 \({ }^{(3)}\) \\
\hline & \multicolumn{8}{|c|}{STPER<7:0> \({ }^{(1,2,4)}\)} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 STPER<15:0>: Secondary Master Time Base Period Value bits \({ }^{(1,2,4)}\)

Note 1: Minimum LSb \(=1 /\) FSYSCLK.
2: Minimum value is \(0 \times 0008\).
3: If a period value lesser than \(0 \times 0008\) is chosen, the internal hardware forcefully sets the period to a minimum value of \(0 \times 0008\).
4: \(\quad\) STPER \(=(F S Y S C L K /(F P W M ~ * ~ P C L K D I V<2: 0>~ b i t s ~(P T C O N<6: 4>)) . ~\). FPWM = User-desired PWM Frequency.

REGISTER 31-7: SSEVTCMP: PWM SECONDARY SPECIAL EVENT COMPARE REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
\text { 29/21/13/5 }
\end{array}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{SSEVTCMP<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{SSEVTCMP<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(\quad\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0
SSEVTCMP<15:0>: Secondary Special Event Compare Value bits
The secondary special event trigger allows analog-to-digital conversions to be synchronized to the secondary master PWM time base. The analog-to-digital sampling and conversion time may be programmed to occur at any point within the PWM period.

REGISTER 31-8: SMTMR: SECONDARY MASTER TIME BASE TIMER REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{array}{|c}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{SMTMR<15:8> \({ }^{(1)}\)} \\
\hline \multirow[b]{2}{*}{7:0} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{SMTMR<7:0> \({ }^{(1)}\)} \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 SMTMR<15:0>: Secondary Master Time Base Timer Value bits \({ }^{(1)}\)
This timer increments with each PWM FSYSCLK until the STPER value is reached.
Note 1: \(\operatorname{Min} \operatorname{LSb}=1 /\) FSYSCLK.

\section*{PIC32MK GP/MC Family}

REGISTER 31-9: CHOP: PWM CHOP CLOCK GENERATOR REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 2 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{array}{|c}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline & CHPCLKEN & - & - & - & - & - & \multicolumn{2}{|l|}{CHOPCLK<9:8> \({ }^{(2,3)}\)} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CHOPCLK<7:0> \({ }^{(2,3)}\)} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31-16 Unimplemented: Read as '0'
bit 15 CHPCLKEN: Enable Chop Clock Generator bit
\(1=\) Chop clock generator is enabled \({ }^{(1)}\)
\(0=\) Chop clock generator is disabled
bit 14-10 Unimplemented: Read as ' 0 '
bit 9-0 CHOPCLK<9:0>: Chop Clock Divider bits \({ }^{(2,3)}\)
Chop Frequency \(=(\) FSYSCLK/PCLKDIV) \(/(\) CHOPCLK<9:0>)

Note 1: The chop clock generator operates with the PCLKDIV<2:0> bits (PTCON<6:4>).
2: Minimum values is \(0 \times 0002\). A value of \(0 \times 0000\) or \(0 \times 0001\) will produce no chop clock.
3: These bits should only be changed when the PTEN bit (PTCON<15>) is clear.

Note: The Chop Clock is a continuous high frequency signal (relative to PWM cycles) that is optionally gated with the PWM output signals to allow the PWM signals to pass through an external isolation barrier such as a pulse transformer or capacitor. The value of [CHOP<9:0> * PWM clock duration] defines the high, and the low times of the Chop Clock. A value of ' 8 ' in the CHOP register yields a Chop Clock signal with a period of 16 PWM clock cycles as defined by the primary PWM clock prescaler PCLKDIV<2:0.> A Value of \(0 \times 0000\) or 0x0001 will produce no Chop Clock

REGISTER 31-10: PWMKEY: PWM UNLOCK REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 \\
\hline & \multicolumn{8}{|c|}{PWMKEY<15:8>} \\
\hline \multirow[t]{2}{*}{7:0} & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0 \\
\hline & \multicolumn{8}{|c|}{PWMKEY<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 PWMKEY<15:0>: PWM Unlock bits
If the PWMLOCK Configuration bit is asserted (PWMLOCK = 0), the IOCONx registers are writable only after the proper sequence is written to the PWMKEY register. If the PWMLOCK Configuration bit is deasserted (PWMLOCK = 1), the IOCONx registers are writable at all times. For more information on the unlock sequence, refer to the 44.9 "Write Protection" in Section 44. Motor Control PWM (MCPWM) (DS60001393) of the "PIC32 Family Reference Manual" for more information.
This register is implemented only in devices where the PWMLOCK Configuration bit is present in the DEVCFG3 Configuration register.

Note: The user must write two consecutive values of \(0 \times A B C D\) and \(0 \times 4321\) to the PWMKEY register to perform an unlock operation if PWMLOCK \(=0\). Write access to any subsequent secure register must be the very next access following the unlock process. This is not an atomic operation and any CPU interrupts that occur during or immediately after an unlock sequence may cause writes to any PWM secure register to fail.

\section*{PIC32MK GP/MC Family}

REGISTER 31-11: PWMCONx: PWM CONTROL REGISTER ' \(x\) ' (' \(x\) ' = 1 THROUGH 12)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\underset{\text { Bit }}{30 / 22 / 14 / 6}
\] & \[
\begin{array}{|c}
\text { Bit } \\
29 / 21 / 13 / 5
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 \\
\hline & FLTIF \({ }^{(1)}\) & CLIF \({ }^{(1)}\) & TRGIF \({ }^{(1)}\) & PWMLIF \({ }^{(1)}\) & \begin{tabular}{l}
PWM- \\
HIF \({ }^{(1)}\)
\end{tabular} & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 \\
\hline & FLTIEN & CLIEN & TRGIEN & PWMLIEN & PWMHIEN & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & HS/HC-0 & HS/HC-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & U-0 \\
\hline & FLTSTAT & CLTSTAT & - & - & \multicolumn{2}{|l|}{ECAM<1:0> \({ }^{(1)}\)} & \(1 \mathrm{~TB}^{(2)}\) & - \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & HS/HC/R-0 & R/W-0 & U-0 & R/W-0 & U-0 \\
\hline & \multicolumn{2}{|c|}{DTC<1:0>} & DTCP \({ }^{(4)}\) & PTDIR \({ }^{(6)}\) & MTBS \(^{(7)}\) & - & XPRES \({ }^{(3)}\) & - \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multirow[t]{3}{*}{bit 31} & FLTIF: Fault Interrupt Flag bit \({ }^{(1)}\) \\
\hline & 1 = Fault interrupt has occurred \\
\hline & \(0=\) Fault interrupt has not occurred \\
\hline \multirow[t]{3}{*}{bit 30} & CLIF: Current-Limit Status bit \({ }^{(1)}\) \\
\hline & 1 = Current limit has occurred \\
\hline & 0 = Current limit has not occurred \\
\hline \multirow[t]{3}{*}{bit 29} & TRGIF: Trigger Interrupt Status bit \({ }^{(1)}\) \\
\hline & 1 = Trigger interrupt is pending \\
\hline & \(0=\) Trigger interrupt is not pending \\
\hline \multirow[t]{2}{*}{bit 28} & PWMLIF: PWML Interrupt Status bit \({ }^{(1)}\) \\
\hline & \begin{tabular}{l}
1 = PWM Timer equal to \(0 \times 0\) interrupt has occurred \\
\(0=\) PWM Interrupt has not occurred
\end{tabular} \\
\hline \multirow[t]{3}{*}{bit 27} & PWMHIF: PWMH Interrupt Status bit \\
\hline & \(1=\) PWM period match interrupt has occurred \\
\hline & 0 = PWM period match interrupt has not occurred \\
\hline
\end{tabular}
bit 26-24 Unimplemented: Read as '0'
bit 23 FLTIEN: Fault Interrupt Enable bit
1 = Fault interrupt is enabled. If FLTIF = 1 , an interrupt event will be generated.
\(0=\) Fault interrupt is disabled
bit 22 CLIEN: Current-Limit Interrupt Enable bit
1 = Current-limit interrupt is enabled. If CLIF = 1 , an interrupt event will be generated.
\(0=\) Current-limit interrupt is disabled

Note 1: If PWM interrupts are enabled, software must clear the PWMCONx interrupt flags here first, followed second by the corresponding IFSx bit in the Interrupt controller. The corresponding PWM IFSx interrupt flag cannot be cleared if any of these local PWMCON interrupt bits are not cleared first. Failure to do so will result in an infinite interrupt loop.
2: This bit should not be changed after the PWM is enabled (PTEN bit (PTCON<15>) =1).
3: To operate in External Period Reset mode, the ITB bit must be set to ' 1 ' and the CLMOD bit in the IOCONx register must be set to ' 0 '.
4: For Dead Time Compensation (DTCP) to be effective, DTC <1:0> must be set to ' 11 '; otherwise, DTCP is ignored.
5: Negative dead time is only implemented for Edge-Aligned mode.
6: XPRES mode should only be used in Edge-Aligned mode with or without complimentary outputs. It does not support dead time compensation (i.e., duty cycle adjustment), which is selected when DTC<1:0> \(=11\).
7: The clock source is one of the master time bases even if ITB = 1 is selected.

\section*{PIC32MK GP/MC Family}
```

REGISTER 31-11: PWMCONx: PWM CONTROL REGISTER 'x' ('x' = 1 THROUGH 12) (CONTINUED)
bit 21 TRIGIEN: Primary Trigger Interrupt Enable bit
1 = A primary trigger event generates an interrupt request
0 = A primary trigger event interrupts request is disabled
bit 20
PWMLIEN: PWM Low Phase Interrupt Enable bit
1 = When the PWM Timer is equal to 0x4, the PWMLIF flag = 1 and generates an interrupt request
0 = PWM Period event interrupt request is disabled
bit 19 PWMHIEN: PWM High Phase Interrupt Enable bit
1 = When the PWM Period matches the value in the PWM timer, an interrupt request is generated
0 = PWM Period event interrupt request is disabled, and the PWMHIF bit is cleared
bit 18-16 Unimplemented: Read as '0'
bit 15 FLTSTAT: Fault Interrupt Status bit (1)
1 = Fault interrupt is pending
0 = No fault interrupt is pending
This bit is cleared by setting FLTIEN = 0.
bit 14
CLTSTAT: Current-Limit Interrupt Status bit (1)
1 = Current-limit interrupt is pending
0 = No current-limit interrupt is pending
This bit is cleared by setting CLIEN =0.
bit 13-12 Unimplemented: Read as ' }0\mathrm{ '
bit 11-10 ECAM<1:0>: Edge/Center-Aligned Mode Enable bits (1)
11 = Asymmetric Center-Aligned mode with simultaneous update (PWM(min) Duty Cycle Resolution = (1/
FSYSCLK))
10 = Asymmetric Center-Aligned mode double update (PWM(min) Duty Cycle Resolution = (1/FSY-
SCLK))
01 = Symmetric Center-Aligned mode (PWM(min) Duty Cycle Resolution = (2/FSYSCLK))
0 0 ~ = ~ E d g e - A l i g n e d ~ m o d e ~ ( P W M ( m i n ) ~ D u t y ~ C y c l e ~ R e s o l u t i o n ~ = ~ ( 1 / F S Y S C L K ) ) ,
bit 9 ITB: Independent Time Base Mode bit (}\mp@subsup{}{}{(2)
1 = PHASEx registers provide time base period for this PWM generator
0 = PTPER/STPER register provides timing for this PWM generator based on the MTBS bit
bit 8 Unimplemented: Read as ' }0\mathrm{ '
bit 7-6 DTC<1:0>: Dead Time Control bits
1 1 ~ = ~ D e a d ~ T i m e ~ C o m p e n s a t i o n ~ m o d e ~ e n a b l e d
1 0 = Dead time function is disabled
01 = Negative dead time actively applied for Complementary Output mode (5)
00 = Positive dead time actively applied for all output modes

```

Note 1: If PWM interrupts are enabled, software must clear the PWMCONx interrupt flags here first, followed second by the corresponding IFSx bit in the Interrupt controller. The corresponding PWM IFSx interrupt flag cannot be cleared if any of these local PWMCON interrupt bits are not cleared first. Failure to do so will result in an infinite interrupt loop.
2: This bit should not be changed after the PWM is enabled (PTEN bit (PTCON<15>) = 1).
3: To operate in External Period Reset mode, the ITB bit must be set to ' 1 ' and the CLMOD bit in the IOCONx register must be set to ' 0 '.
4: For Dead Time Compensation (DTCP) to be effective, DTC \(<1: 0>\) must be set to ' 11 '; otherwise, DTCP is ignored.
5: Negative dead time is only implemented for Edge-Aligned mode.
6: XPRES mode should only be used in Edge-Aligned mode with or without complimentary outputs. It does not support dead time compensation (i.e., duty cycle adjustment), which is selected when DTC<1:0> \(=11\).
7: The clock source is one of the master time bases even if ITB = 1 is selected.

\section*{PIC32MK GP/MC Family}

REGISTER 31-11: PWMCONx: PWM CONTROL REGISTER ' \(x\) ' (' \(x\) ' = 1 THROUGH 12) (CONTINUED)
bit 5 DTCP: Dead Time Compensation Polarity bit \({ }^{(5)}\)
\(1=\) If the DTCMPx pin \(=0\), PWMxL is shortened, and PWMxH is lengthened If the DTCMPx pin = 1, PWMxH is shortened, and PWMxL is lengthened \(0=\) If the DTCMPx pin \(=0\), PWMxH is shortened, and PWMxL is lengthened

If the DTCMPx pin = 1, PWMxL is shortened, and PWMxH is lengthened
bit 4 PTDIR: PWM Timer Direction bit \({ }^{(6)}\)
\(1=\) PWM timer is decrementing
0 = PWM timer is incrementing
MTBS: Master Time Base Select bit \({ }^{(7)}\)
1 = Secondary master time base is the clock source for the MCPWM module
0 = Primary master time base is the clock source for the MCPWM module
bit 2 Unimplemented: Read as ' 0 ’
bit \(1 \quad\) XPRES: External PWM Reset Control bit \({ }^{(3)}\)
1 = Current-limit source resets primary local time base for this PWM generator if it is in Independent Time
Base mode and the PWM module enters the deassertion portion of the duty cycle
0 = External pins do not affect PWM time base
Note: If the Current-Limit Reset signal is asserted during the active assertion time of the duty cycle, the time base will not Reset until two PWM clock cycles after the duty cycle transition from assertion to deassertion phase of the duty cycle.
bit \(0 \quad\) Unimplemented: Read as ' 0 '

Note 1: If PWM interrupts are enabled, software must clear the PWMCONx interrupt flags here first, followed second by the corresponding IFSx bit in the Interrupt controller. The corresponding PWM IFSx interrupt flag cannot be cleared if any of these local PWMCON interrupt bits are not cleared first. Failure to do so will result in an infinite interrupt loop.
2: This bit should not be changed after the PWM is enabled (PTEN bit (PTCON<15>) = 1 ).
3: To operate in External Period Reset mode, the ITB bit must be set to ' 1 ' and the CLMOD bit in the IOCONx register must be set to ' 0 '.
4: For Dead Time Compensation (DTCP) to be effective, DTC \(<1: 0>\) must be set to ' 11 '; otherwise, DTCP is ignored.
5: Negative dead time is only implemented for Edge-Aligned mode.
6: XPRES mode should only be used in Edge-Aligned mode with or without complimentary outputs. It does not support dead time compensation (i.e., duty cycle adjustment), which is selected when DTC<1:0> \(=11\).
7: The clock source is one of the master time bases even if ITB = 1 is selected.

REGISTER 31-12: IOCONx: PWMX I/O CONTROL REGISTER ' \(x\) ' (' \(x\) ' = 1 THROUGH 12)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & \multicolumn{4}{|c|}{CLSRC<3:0> \({ }^{(2,4)}\)} & CLPOL \({ }^{(2,4)}\) & CLMOD \({ }^{(2,4)}\) \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & \multicolumn{4}{|c|}{FLTSRC<3:0> \({ }^{(2,4)}\)} & FLTPOL \({ }^{(2)}\) & \multicolumn{2}{|l|}{FLTMOD<1:0> \({ }^{(4)}\)} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & PENH \({ }^{(1)}\) & PENL \({ }^{(1)}\) & POLH \({ }^{(2)}\) & POLL \({ }^{(2)}\) & \multicolumn{2}{|l|}{PMOD<1:0> \({ }^{(2)}\)} & OVRENH & OVRENL \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{2}{|l|}{OVRDAT<1:0> \({ }^{(3)}\)} & \multicolumn{2}{|l|}{FLTDAT<1:0> \({ }^{(2,3)}\)} & \multicolumn{2}{|l|}{CLDAT<1:0>} & SWAP & OSYNC \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31-30 Unimplemented: Read as '0'
Note 1: During PWM initialization, if the PWMLOCK fuse bit is 'enabled' (logic ' 0 '), the control on the state of the PWMxL/PWMxH output pins rests solely with the PENH and PENL bits. However, these bits are at ' 0 ', which leaves the pin control with the I/O module. Care must be taken to not inadvertently set the TRIS bits to output, which could impose an incorrect output on the PWMxH/PWMxL pins even if there are external pull-up and pull-down resistors. The data direction for the pins must be set to input if tri-state behavior is desired or be driven to the appropriate logic states. The PENH and PENL bits must always be initialized prior to enabling the MCPWM module (PTEN bit = 1).
2: \(\quad\) These bits must not be changed after the MCPWM module is enabled (PTEN bit = 1).
3: State represents Active/Inactive state of the PWM, depending on the POLH and POLL bits. For example, if FLTDAT < 1 > is set to ' 1 ' and POLH is set to ' 1 ', the PWMxH pin will be at logic level 0 (active level) when a Fault occurs.
4: If (PWMLOCK = 0), these bits are writable only after the proper sequence is written to the PWMKEY register. If (PWMLOCK = 1), these bits are writable at all times. The user application must write two consecutive values of ( \(0 x\) ABCD and \(0 \times 4321\) ) to the PWMKEY register to perform the unlock operation for the IOCONx register if PWMLOCK = 1. Write access to a IOCONx register must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. This is not an atomic operation, and therefore, any CPU interrupts that occur during or immediately after an unlock sequence may cause the IOCONx SFR write access to fail.

Note: Dead Time Compensation, Current-Limit, and Faults share common inputs on the FLTx inputs (' \(x\) ' = 1-8, and 15). Therefore, it is not recommended that a user application assign these multiple functions on the same Fault FLTx pin. In addition, DTCMP functions are fixed to specific FLTx inputs, where Current-Limit, (CLSRC<3:0> bits) and Faults (FLTSRC<3:0> bits) can be assigned to any one of 15 unique and separate inputs. For example, if a user application was required to assign multiple simultaneous Fault, Current-Limit, DTCMP to a single PWM1. Refer to the following examples for both desirable and undesirable practices.
```

Desirable Example PWM1: (DTCMP1 = FLT3 pin, Current Limit = FLT7 pin, Fault = FLT8 pin)
PWMCON1bits.DTC = 0b11;
IOCON1bits.CLMOD = 1;
IOCON1bits.CLSRC = 0b0110;
IOCON1bits.FLTMOD = 1;
IOCON1bits.FLTSRC = 0b0111;
Undesirable Example: PWM1: (DTCM
PWMCON1bits.DTC = 0b11;
IOCON1bits.CLMOD = 1;
IOCON1bits.CLSRC = 0b0010;
IOCON1bits.FLTMOD = 1;
IOCON1bits.FLTSRC = 0b0010;

```
//Enable DTCMP1 input on FLT3 function pin //Enable PWM1 Current-Limit mode //Enable current limit for PWM1 on FLT7 pin //Enable PWM1 Fault mode //Enable Fault for PWM1 on FLT8 pin
P1 = Current Limit = Fault = FLT3 pin) //Enable DTCMP1 input on FLT3 function pin //Enable PWM1 Current-Limit mode //Enable current limit for PWM1 on FLT3 pin //Enable PWM1 Fault mode //Enable Fault for PWM1 on FLT3 pin

\section*{PIC32MK GP/MC Family}

REGISTER 31-12: IOCONx: PWMX I/O CONTROL REGISTER ' \(x\) ' ( \(x\) ’ = 1 THROUGH 12)
bit 29-26 CLSRC<3:0>: Current-Limit Control Signal Source select bit for PWM Generator ' \(x^{\prime}(2,4)\)
These bits specify the current-limit control signal source.
1111 = FLT15
1110 = Reserved
1101 = Reserved
\(1100=\) Comparator 5
1011 = Comparator 4
1010 = Comparator 3
1001 = Comparator 2
1000 = Comparator 1
0111 = FLT8
0110 = FLT7
0101 = FLT6
\(0100=\) FLT5
0011 = FLT4
0010 = FLT3
0001 = FLT2
\(0000=\) FLT1

Note 1: During PWM initialization, if the PWMLOCK fuse bit is 'enabled' (logic ' 0 '), the control on the state of the PWMxL/PWMxH output pins rests solely with the PENH and PENL bits. However, these bits are at ' 0 ', which leaves the pin control with the I/O module. Care must be taken to not inadvertently set the TRIS bits to output, which could impose an incorrect output on the PWMxH/PWMxL pins even if there are external pull-up and pull-down resistors. The data direction for the pins must be set to input if tri-state behavior is desired or be driven to the appropriate logic states. The PENH and PENL bits must always be initialized prior to enabling the MCPWM module (PTEN bit = 1).
2: These bits must not be changed after the MCPWM module is enabled (PTEN bit = 1).
3: State represents Active/Inactive state of the PWM, depending on the POLH and POLL bits. For example, if FLTDAT<1> is set to ' 1 ' and POLH is set to ' 1 ', the PWMxH pin will be at logic level 0 (active level) when a Fault occurs.
4: If (PWMLOCK = 0), these bits are writable only after the proper sequence is written to the PWMKEY register. If (PWMLOCK = 1), these bits are writable at all times. The user application must write two consecutive values of ( \(0 \times A B C D\) and \(0 \times 4321\) ) to the PWMKEY register to perform the unlock operation for the IOCONx register if PWMLOCK \(=1\). Write access to a IOCONx register must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. This is not an atomic operation, and therefore, any CPU interrupts that occur during or immediately after an unlock sequence may cause the IOCONx SFR write access to fail.

Note: Dead Time Compensation, Current-Limit, and Faults share common inputs on the FLTx inputs (' \(x\) ' \(=1-8\), and 15). Therefore, it is not recommended that a user application assign these multiple functions on the same Fault FLTx pin. In addition, DTCMP functions are fixed to specific FLTx inputs, where Current-Limit, (CLSRC<3:0> bits) and Faults (FLTSRC \(<3: 0>\) bits) can be assigned to any one of 15 unique and separate inputs. For example, if a user application was required to assign multiple simultaneous Fault, Current-Limit, DTCMP to a single PWM1. Refer to the following examples for both desirable and undesirable practices.

Desirable Example PWM1: (DTCMP1 = FLT3 pin, Current Limit \(=\) FLT7 pin, Fault \(=\) FLT8 pin \()\)
PWMCON1bits.DTC = 0b11; //Enable DTCMP1 input on FLT3 function pin
IOCON1bits.CLMOD = 1;
//Enable PWM1 Current-Limit mode
IOCON1bits.CLSRC = 0b0110; //Enable current limit for PWM1 on FLT7 pin
IOCON1bits.FLTMOD = 1; //Enable PWM1 Fault mode
IOCON1bits.FLTSRC = 0b0111; //Enable Fault for PWM1 on FLT8 pin
Undesirable Example: PWM1: (DTCMP1 = Current Limit \(=\) Fault \(=\) FLT3 pin \()\)
PWMCON1bits.DTC = 0b11; //Enable DTCMP1 input on FLT3 function pin
IOCON1bits.CLMOD = 1; //Enable PWM1 Current-Limit mode
IOCON1bits.CLSRC = 0b0010; //Enable current limit for PWM1 on FLT3 pin
IOCON1bits.FLTMOD = 1; //Enable PWM1 Fault mode
IOCON1bits.FLTSRC \(=0\) b0010; //Enable Fault for PWM1 on FLT3 pin

REGISTER 31-12: IOCONx: PWMX I/O CONTROL REGISTER ' \(x\) ' (' \(x\) ' = 1 THROUGH 12)
bit 25 CLPOL: Current-Limit Polarity bits for PWM Generator ' \(x\) '(2,4)
1 = The selected current-limit source is active-low
\(0=\) The selected current-limit source is active-high
bit 24
CLMOD: Current-Limit Mode Enable bit for PWM Generator ' \(x\) ' \({ }^{(2,4)}\)
1 = Current-limit function is enabled
\(0=\) Current-limit function is disabled, current-limit overrides disabled (current-limit interrupts can still be generated). If Faults are enabled, FLTMOD will override the CLMOD bit.
Changes take effect on the next PWM cycle boundary following PWM being enabled, and subsequently on each PWM cycle boundary. When updating CLMOD from ' 1 ' to ' 0 ', if the current-limit input is still active, the current-limit override condition will not be removed.
bit 23
Unimplemented: Read as ' 0 '
Note 1: During PWM initialization, if the PWMLOCK fuse bit is 'enabled' (logic ' 0 '), the control on the state of the PWMxL/PWMxH output pins rests solely with the PENH and PENL bits. However, these bits are at ' 0 ', which leaves the pin control with the I/O module. Care must be taken to not inadvertently set the TRIS bits to output, which could impose an incorrect output on the PWMxH/PWMxL pins even if there are external pull-up and pull-down resistors. The data direction for the pins must be set to input if tri-state behavior is desired or be driven to the appropriate logic states. The PENH and PENL bits must always be initialized prior to enabling the MCPWM module (PTEN bit = 1).
2: \(\quad\) These bits must not be changed after the MCPWM module is enabled (PTEN bit = 1).
3: State represents Active/Inactive state of the PWM, depending on the POLH and POLL bits. For example, if FLTDAT<1> is set to ' 1 ' and POLH is set to ' 1 ', the PWMxH pin will be at logic level 0 (active level) when a Fault occurs.
4: If (PWMLOCK = 0), these bits are writable only after the proper sequence is written to the PWMKEY register. If (PWMLOCK = 1), these bits are writable at all times. The user application must write two consecutive values of ( \(0 x A B C D\) and \(0 \times 4321\) ) to the PWMKEY register to perform the unlock operation for the IOCONx register if PWMLOCK \(=1\). Write access to a IOCONx register must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. This is not an atomic operation, and therefore, any CPU interrupts that occur during or immediately after an unlock sequence may cause the IOCONx SFR write access to fail.

Note: Dead Time Compensation, Current-Limit, and Faults share common inputs on the FLTx inputs (' \(x\) ' = 1-8, and 15). Therefore, it is not recommended that a user application assign these multiple functions on the same Fault FLTx pin. In addition, DTCMP functions are fixed to specific FLTx inputs, where Current-Limit, (CLSRC<3:0> bits) and Faults (FLTSRC<3:0> bits) can be assigned to any one of 15 unique and separate inputs. For example, if a user application was required to assign multiple simultaneous Fault, Current-Limit, DTCMP to a single PWM1. Refer to the following examples for both desirable and undesirable practices.

Desirable Example PWM1: (DTCMP1 = FLT3 pin, Current Limit \(=\) FLT7 pin, Fault \(=\) FLT8 pin \()\)

PWMCON1bits. DTC = 0b11;
//Enable DTCMP1 input on FLT3 function pin IOCON1bits.CLMOD \(=1\); IOCON1bits.CLSRC = 0b0110; IOCON1bits. FLTMOD = 1; IOCON1bits.FLTSRC \(=0\) b0111;
Undesirable Example: PWM1: (DTCMP
PWMCON1bits.DTC = 0b11;
IOCON1bits.CLMOD = 1;
IOCON1bits.CLSRC = 0b0010;
IOCON1bits.FLTMOD = 1;
IOCON1bits.FLTSRC = 0b0010;
//Enable PWM1 Current-Limit mode
//Enable current limit for PWM1 on FLT7 pin
//Enable PWM1 Fault mode
//Enable Fault for PWM1 on FLT8 pin
P1 \(=\) Current Limit \(=\) Fault \(=\) FLT3 pin)
//Enable DTCMP1 input on FLT3 function pin
//Enable PWM1 Current-Limit mode
//Enable current limit for PWM1 on FLT3 pin
//Enable PWM1 Fault mode
//Enable Fault for PWM1 on FLT3 pin

\section*{PIC32MK GP/MC Family}

REGISTER 31-12: IOCONx: PWMX I/O CONTROL REGISTER ' \(x\) ' ( \(x\) ’ = 1 THROUGH 12)
bit 22-19 FLTSRC<3:0>: Fault Control Signal Source Select bits for PWM Generator ' \(x\) ' 2,4 )
These bits specify the Fault control source.
1111 = FLT15
1110 = Reserved
1101 = Reserved
\(1100=\) Comparator 5
1011 = Comparator 4
1010 = Comparator 3
1001 = Comparator 2
1000 = Comparator 1
0111 = FLT8
0110 = FLT7
0101 = FLT6
\(0100=\) FLT5
0011 = FLT4
0010 = FLT3
0001 = FLT2
\(0000=\) FLT1

Note 1: During PWM initialization, if the PWMLOCK fuse bit is 'enabled' (logic ' 0 '), the control on the state of the PWMxL/PWMxH output pins rests solely with the PENH and PENL bits. However, these bits are at ' 0 ', which leaves the pin control with the I/O module. Care must be taken to not inadvertently set the TRIS bits to output, which could impose an incorrect output on the PWMxH/PWMxL pins even if there are external pull-up and pull-down resistors. The data direction for the pins must be set to input if tri-state behavior is desired or be driven to the appropriate logic states. The PENH and PENL bits must always be initialized prior to enabling the MCPWM module (PTEN bit = 1).
2: These bits must not be changed after the MCPWM module is enabled (PTEN bit = 1).
3: State represents Active/Inactive state of the PWM, depending on the POLH and POLL bits. For example, if FLTDAT<1> is set to ' 1 ' and POLH is set to ' 1 ', the PWMxH pin will be at logic level 0 (active level) when a Fault occurs.
4: If (PWMLOCK = 0), these bits are writable only after the proper sequence is written to the PWMKEY register. If (PWMLOCK = 1), these bits are writable at all times. The user application must write two consecutive values of ( \(0 \times A B C D\) and \(0 \times 4321\) ) to the PWMKEY register to perform the unlock operation for the IOCONx register if PWMLOCK \(=1\). Write access to a IOCONx register must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. This is not an atomic operation, and therefore, any CPU interrupts that occur during or immediately after an unlock sequence may cause the IOCONx SFR write access to fail.

Note: Dead Time Compensation, Current-Limit, and Faults share common inputs on the FLTx inputs (' \(x\) ' = 1-8, and 15). Therefore, it is not recommended that a user application assign these multiple functions on the same Fault FLTx pin. In addition, DTCMP functions are fixed to specific FLTx inputs, where Current-Limit, (CLSRC<3:0> bits) and Faults (FLTSRC \(<3: 0>\) bits) can be assigned to any one of 15 unique and separate inputs. For example, if a user application was required to assign multiple simultaneous Fault, Current-Limit, DTCMP to a single PWM1. Refer to the following examples for both desirable and undesirable practices.

Desirable Example PWM1: (DTCMP1 = FLT3 pin, Current Limit \(=\) FLT7 pin, Fault \(=\) FLT8 pin \()\)
PWMCON1bits.DTC = 0b11; //Enable DTCMP1 input on FLT3 function pin
IOCON1bits.CLMOD = 1;
//Enable PWM1 Current-Limit mode
IOCON1bits.CLSRC = 0b0110; //Enable current limit for PWM1 on FLT7 pin
IOCON1bits.FLTMOD = 1; //Enable PWM1 Fault mode
IOCON1bits.FLTSRC = 0b0111; //Enable Fault for PWM1 on FLT8 pin
Undesirable Example: PWM1: (DTCMP1 = Current Limit \(=\) Fault \(=\) FLT3 pin \()\)
PWMCON1bits.DTC = 0b11; //Enable DTCMP1 input on FLT3 function pin
IOCON1bits.CLMOD = 1; //Enable PWM1 Current-Limit mode
IOCON1bits.CLSRC = 0b0010; //Enable current limit for PWM1 on FLT3 pin
IOCON1bits.FLTMOD = 1; //Enable PWM1 Fault mode
IOCON1bits.FLTSRC \(=0\) b0010; //Enable Fault for PWM1 on FLT3 pin

REGISTER 31-12: IOCONx: PWMX I/O CONTROL REGISTER ' \(x\) ' ( \(x\) ' \(=1\) THROUGH 12)
bit 18 FLTPOL: Fault Polarity bits for PWM Generator ' \(x\) '(2)
1 = The selected fault source is active-low
\(0=\) The selected fault source is active-high
bit 17-16 FLTMOD<1:0>: Fault Mode bits for PWM Generator ' \(x\) '(4)
11 = Fault input is disabled, no fault overrides possible. (fault interrupts can still be generated)
10 = Reserved
01 = Selected fault source forces PWMxH, PWMxL pins to FLTDAT<1:0> values (cycle by cycle)
\(00=\) Selected fault source forces PWMxH, PWMxL pins to FLTDAT<1:0> values (Latched condition) Changes take effect on the next PWM cycle boundary following PWM being enabled, and subsequently on each PWM cycle boundary. When updating FLTMOD<1:0> from ' 00 ' or ' 01 ' to ' 11 ' (disabled), if the fault input is still active the fault override condition will not be removed. If enabled, Faults will override the CLMOD bit setting.
bit 15 PENH: PWMxH Output Pin Ownership bit \({ }^{(1)}\)
1 = PWM module controls PWMxH pin
\(0=\) GPIO module controls PWMxH pin
bit 14 PENL: PWMxL Output Pin Ownership bit \({ }^{(1)}\)
1 = PWM module controls PWMxL pin
\(0=\) GPIO module controls PWMxL pin
Note 1: During PWM initialization, if the PWMLOCK fuse bit is 'enabled' (logic ' 0 '), the control on the state of the PWMxL/PWMxH output pins rests solely with the PENH and PENL bits. However, these bits are at ' 0 ', which leaves the pin control with the I/O module. Care must be taken to not inadvertently set the TRIS bits to output, which could impose an incorrect output on the \(\mathrm{PWMxH} / \mathrm{PWMxL}\) pins even if there are external pull-up and pull-down resistors. The data direction for the pins must be set to input if tri-state behavior is desired or be driven to the appropriate logic states. The PENH and PENL bits must always be initialized prior to enabling the MCPWM module (PTEN bit = 1).
2: These bits must not be changed after the MCPWM module is enabled (PTEN bit = 1).
3: State represents Active/Inactive state of the PWM, depending on the POLH and POLL bits. For example, if FLTDAT <1> is set to ' 1 ' and POLH is set to ' 1 ', the PWMxH pin will be at logic level 0 (active level) when a Fault occurs.
4: If (PWMLOCK = 0), these bits are writable only after the proper sequence is written to the PWMKEY register. If (PWMLOCK = 1), these bits are writable at all times. The user application must write two consecutive values of ( \(0 \times A B C D\) and \(0 \times 4321\) ) to the PWMKEY register to perform the unlock operation for the IOCONx register if PWMLOCK \(=1\). Write access to a IOCONx register must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. This is not an atomic operation, and therefore, any CPU interrupts that occur during or immediately after an unlock sequence may cause the IOCONx SFR write access to fail.
Note: Dead Time Compensation, Current-Limit, and Faults share common inputs on the FLTx inputs (' \(x\) ' = 1-8, and 15). Therefore, it is not recommended that a user application assign these multiple functions on the same Fault FLTx pin. In addition, DTCMP functions are fixed to specific FLTx inputs, where Current-Limit, (CLSRC<3:0> bits) and Faults (FLTSRC \(<3: 0>\) bits) can be assigned to any one of 15 unique and separate inputs. For example, if a user application was required to assign multiple simultaneous Fault, Current-Limit, DTCMP to a single PWM1. Refer to the following examples for both desirable and undesirable practices.

Desirable Example PWM1: (DTCMP1 = FLT3 pin, Current Limit \(=\) FLT7 pin, Fault \(=\) FLT8 pin \()\)
PWMCON1bits.DTC = 0b11; //Enable DTCMP1 input on FLT3 function pin

IOCON1bits.CLMOD = 1;
IOCON1bits.CLSRC = 0b0110;
IOCON1bits.FLTMOD = 1;
IOCON1bits.FLTSRC = 0b0111;
Undesirable Example: PWM1: (DTCMP1 = Current Limit = Fault = FLT3 pin)
PWMCON1bits.DTC = 0b11; //Enable DTCMP1 input on FLT3 function pin
IOCON1bits.CLMOD = 1;
IOCON1bits.CLSRC = 0b0010;
IOCON1bits.FLTMOD = 1;
IOCON1bits.FLTSRC = 0b0010;
//Enable PWM1 Current-Limit mode
//Enable current limit for PWM1 on FLT7 pin //Enable PWM1 Fault mode //Enable Fault for PWM1 on FLT8 pin
//Enable PWM1 Current-Limit mode
//Enable current limit for PWM1 on FLT3 pin
//Enable PWM1 Fault mode
//Enable Fault for PWM1 on FLT3 pin

\section*{PIC32MK GP/MC Family}

REGISTER 31-12: IOCONx: PWMX I/O CONTROL REGISTER ' \(x\) ' ( \(x\) ' = 1 THROUGH 12)
bit 13 POLH: PWMxH Output Pin Polarity bit \({ }^{(2)}\)
1 = PWMxH pin is active-low \(0=\mathrm{PWMxH}\) pin is active-high
bit 12
POLL: PWMxL Output Pin Polarity bit \({ }^{(2)}\)
\(1=P W M x L\) pin is active-low
\(0=P W M x L\) pin is active-high
bit 11-10 PMOD<1:0>: PWM ' \(x\) ' I/O Pin Mode bits \({ }^{(2)}\)
\(11=\) PWMxL output is held at logic ' 0 ' (adjusted by the POLL bit)
\(10=\) PWM I/O pin pair is in Push-Pull Output mode
01 = PWM I/O pin pair is in Redundant Output mode
\(00=\) PWM I/O pin pair is in Complementary Output mode
bit \(9 \quad\) OVRENH: Override Enable for PWMxH Pin bit
\(1=\) OVRDAT<1> provides data for output on PWMxH pin 0 = PWM generator provides data for PWMxH pin
bit 8
OVRENL: Override Enable for PWMxL Pin bit
\(1=\) OVRDAT \(<0>\) provides data for output on PWMxL pin
\(0=\) PWM generator provides data for PWMxL pin

Note 1: During PWM initialization, if the PWMLOCK fuse bit is 'enabled' (logic ' 0 '), the control on the state of the PWMxL/PWMxH output pins rests solely with the PENH and PENL bits. However, these bits are at ' 0 ', which leaves the pin control with the I/O module. Care must be taken to not inadvertently set the TRIS bits to output, which could impose an incorrect output on the \(\mathrm{PWMxH} / \mathrm{PWMxL}\) pins even if there are external pull-up and pull-down resistors. The data direction for the pins must be set to input if tri-state behavior is desired or be driven to the appropriate logic states. The PENH and PENL bits must always be initialized prior to enabling the MCPWM module (PTEN bit = 1).
2: These bits must not be changed after the MCPWM module is enabled (PTEN bit = 1).
3: State represents Active/Inactive state of the PWM, depending on the POLH and POLL bits. For example, if FLTDAT \(<1>\) is set to ' 1 ' and POLH is set to ' 1 ', the PWMxH pin will be at logic level 0 (active level) when a Fault occurs.
4: If (PWMLOCK = 0), these bits are writable only after the proper sequence is written to the PWMKEY register. If (PWMLOCK = 1), these bits are writable at all times. The user application must write two consecutive values of ( \(0 \times A B C D\) and \(0 \times 4321\) ) to the PWMKEY register to perform the unlock operation for the IOCONx register if PWMLOCK \(=1\). Write access to a IOCONx register must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. This is not an atomic operation, and therefore, any CPU interrupts that occur during or immediately after an unlock sequence may cause the IOCONx SFR write access to fail.

Note: Dead Time Compensation, Current-Limit, and Faults share common inputs on the FLTx inputs (' \(x\) ' \(=1-8\), and 15). Therefore, it is not recommended that a user application assign these multiple functions on the same Fault FLTx pin. In addition, DTCMP functions are fixed to specific FLTx inputs, where Current-Limit, (CLSRC<3:0> bits) and Faults (FLTSRC<3:0> bits) can be assigned to any one of 15 unique and separate inputs. For example, if a user application was required to assign multiple simultaneous Fault, Current-Limit, DTCMP to a single PWM1. Refer to the following examples for both desirable and undesirable practices.
```

Desirable Example PWM1: (DTCMP1 = FLT3 pin, Current Limit = FLT7 pin, Fault = FLT8 pin)
PWMCON1bits.DTC = 0b11; //Enable DTCMP1 input on FLT3 function pin
IOCON1bits.CLMOD = 1; //Enable PWM1 Current-Limit mode
IOCON1bits.CLSRC = 0b0110; //Enable current limit for PWM1 on FLT7 pin
IOCON1bits.FLTMOD = 1; //Enable PWM1 Fault mode
IOCON1bits.FLTSRC = 0b0111; //Enable Fault for PWM1 on FLT8 pin
Undesirable Example: PWM1: (DTCMP1 = Current Limit = Fault = FLT3 pin)
PWMCON1bits.DTC = 0b11; //Enable DTCMP1 input on FLT3 function pin
IOCON1bits.CLMOD = 1; //Enable PWM1 Current-Limit mode
IOCON1bits.CLSRC = 0b0010; //Enable current limit for PWM1 on FLT3 pin
IOCON1bits.FLTMOD = 1; //Enable PWM1 Fault mode
IOCON1bits.FLTSRC = 0b0010; //Enable Fault for PWM1 on FLT3 pin

```

REGISTER 31-12: IOCONx: PWMX I/O CONTROL REGISTER ' \(x\) ' ( \(\mathbf{~} x\) ' = 1 THROUGH 12)
bit 7-6 OVRDAT<1:0>: State \({ }^{(3)}\) for PWMxH, PWMxL Pins if Override is Enabled bits If OVRENH \(=1\), OVRDAT \(<1>\) provides data for PWMxH If OVRENL = 1 , OVRDAT \(<0>\) provides data for PWMxL
bit 5-4 FLTDAT<1:0>: State \({ }^{(3)}\) for PWMxH and PWMxL Pins if FLTMOD is Enabled bits \({ }^{(2)}\) If FLTMOD<1:0> (IOCON \(x<17: 16>)=00\) or 01 , one of the following Fault modes is enabled: If fault is active, FLTDAT<1> provides the state for PWMxH If fault is active, FLTDAT \(<0>\) provides the state for PWMxL If fault is inactive, FLTDAT \(<1: 0>\) bits are ignored
bit 3-2 CLDAT<1:0>: State for PWMxH and PWMxL Pins if CLMOD is Enabled bits \({ }^{(3)}\) If CLMOD (IOCONx<24>) = 1, Current-Limit mode is enabled, as follows: If current limit is active, CLTDAT<1> provides the state for PWMxH If current limit is active, CLTDAT<0> provides the state for PWMxL If current limit is inactive, CLTDAT<1:0> bits are ignored
bit 1 SWAP: SWAP PWMxH and PWMxL Pins bit 1 = PWMxH output signal is connected to PWMxL pin; PWMxL output signal is connected to PWMxH pin \(0=\) PWMxH and PWMxL output signals pins are mapped to their respective pins

Note 1: During PWM initialization, if the PWMLOCK fuse bit is 'enabled' (logic ' 0 '), the control on the state of the PWMxL/PWMxH output pins rests solely with the PENH and PENL bits. However, these bits are at ' 0 ', which leaves the pin control with the I/O module. Care must be taken to not inadvertently set the TRIS bits to output, which could impose an incorrect output on the PWMxH/PWMxL pins even if there are external pull-up and pull-down resistors. The data direction for the pins must be set to input if tri-state behavior is desired or be driven to the appropriate logic states. The PENH and PENL bits must always be initialized prior to enabling the MCPWM module (PTEN bit = 1).
2: These bits must not be changed after the MCPWM module is enabled (PTEN bit = 1).
3: State represents Active/Inactive state of the PWM, depending on the POLH and POLL bits. For example, if FLTDAT < 1 > is set to ' 1 ' and POLH is set to ' 1 ', the PWMxH pin will be at logic level 0 (active level) when a Fault occurs.
4: If (PWMLOCK = 0), these bits are writable only after the proper sequence is written to the PWMKEY register. If (PWMLOCK = 1), these bits are writable at all times. The user application must write two consecutive values of ( \(0 \times A B C D\) and \(0 \times 4321\) ) to the PWMKEY register to perform the unlock operation for the IOCONx register if PWMLOCK \(=1\). Write access to a IOCONx register must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. This is not an atomic operation, and therefore, any CPU interrupts that occur during or immediately after an unlock sequence may cause the IOCONx SFR write access to fail.

Note: Dead Time Compensation, Current-Limit, and Faults share common inputs on the FLTx inputs (' \(x\) ' = 1-8, and 15). Therefore, it is not recommended that a user application assign these multiple functions on the same Fault FLTx pin. In addition, DTCMP functions are fixed to specific FLTx inputs, where Current-Limit, (CLSRC<3:0> bits) and Faults (FLTSRC<3:0> bits) can be assigned to any one of 15 unique and separate inputs. For example, if a user application was required to assign multiple simultaneous Fault, Current-Limit, DTCMP to a single PWM1. Refer to the following examples for both desirable and undesirable practices.

Desirable Example PWM1: \((\) DTCMP1 \(=\) FLT3 pin, Current Limit \(=\) FLT7 pin, Fault \(=\) FLT8 pin \()\)
PWMCON1bits.DTC = 0b11; //Enable DTCMP1 input on FLT3 function pin
IOCON1bits.CLMOD = 1; //Enable PWM1 Current-Limit mode
IOCON1bits.CLSRC = 0b0110; //Enable current limit for PWM1 on FLT7 pin
IOCON1bits.FLTMOD = 1; //Enable PWM1 Fault mode
IOCON1bits.FLTSRC = 0b0111; //Enable Fault for PWM1 on FLT8 pin
Undesirable Example: PWM1: (DTCMP1 = Current Limit = Fault = FLT3 pin)
PWMCON1bits.DTC = 0b11; //Enable DTCMP1 input on FLT3 function pin
IOCON1bits.CLMOD = 1; //Enable PWM1 Current-Limit mode
IOCON1bits.CLSRC = 0b0010;
IOCON1bits. FLTMOD = 1;
//Enable current limit for PWM1 on FLT3 pin
IOCON1bits.FLTSRC = 0b0010; //Enable PWM1 Fault mode
//Enable Fault for PWM1 on FLT3 pin

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 31-12: IOCONx: PWMX I/O CONTROL REGISTER ' \(x\) ' ( \(x\) ' = 1 THROUGH 12)}
bit 0 OSYNC: Output Override Synchronization bit
1 = Output overrides through the OVRDAT<1:0> bits are synchronized to the PWM time base \(0=\) Output overrides through the OVRDAT<1:0> bits occur on next CPU clock boundary

Note 1: During PWM initialization, if the PWMLOCK fuse bit is 'enabled' (logic ' 0 '), the control on the state of the PWMxL/PWMxH output pins rests solely with the PENH and PENL bits. However, these bits are at ' 0 ', which leaves the pin control with the I/O module. Care must be taken to not inadvertently set the TRIS bits to output, which could impose an incorrect output on the \(\mathrm{PWMxH} / \mathrm{PWMxL}\) pins even if there are external pull-up and pull-down resistors. The data direction for the pins must be set to input if tri-state behavior is desired or be driven to the appropriate logic states. The PENH and PENL bits must always be initialized prior to enabling the MCPWM module (PTEN bit = 1).
2: These bits must not be changed after the MCPWM module is enabled (PTEN bit = 1).
3: State represents Active/Inactive state of the PWM, depending on the POLH and POLL bits. For example, if FLTDAT<1> is set to ' 1 ' and POLH is set to ' 1 ', the PWMxH pin will be at logic level 0 (active level) when a Fault occurs.
4: If (PWMLOCK = 0), these bits are writable only after the proper sequence is written to the PWMKEY register. If (PWMLOCK = 1), these bits are writable at all times. The user application must write two consecutive values of ( \(0 \times A B C D\) and \(0 \times 4321\) ) to the PWMKEY register to perform the unlock operation for the IOCONx register if PWMLOCK \(=1\). Write access to a IOCONx register must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. This is not an atomic operation, and therefore, any CPU interrupts that occur during or immediately after an unlock sequence may cause the IOCONx SFR write access to fail.

Note: Dead Time Compensation, Current-Limit, and Faults share common inputs on the FLTx inputs (' \(x\) ' = 1-8, and 15). Therefore, it is not recommended that a user application assign these multiple functions on the same Fault FLTx pin. In addition, DTCMP functions are fixed to specific FLTx inputs, where Current-Limit, (CLSRC \(<3: 0>\) bits) and Faults (FLTSRC \(<3: 0>\) bits) can be assigned to any one of 15 unique and separate inputs. For example, if a user application was required to assign multiple simultaneous Fault, Current-Limit, DTCMP to a single PWM1. Refer to the following examples for both desirable and undesirable practices.

Desirable Example PWM1: (DTCMP1 = FLT3 pin, Current Limit \(=\) FLT7 pin, Fault \(=\) FLT8 pin \()\)
PWMCON1bits.DTC = 0b11; //Enable DTCMP1 input on FLT3 function pin
IOCON1bits.CLMOD = 1; //Enable PWM1 Current-Limit mode
IOCON1bits.CLSRC = 0b0110; //Enable current limit for PWM1 on FLT7 pin
IOCON1bits.FLTMOD = 1; //Enable PWM1 Fault mode
IOCON1bits.FLTSRC = 0b0111; //Enable Fault for PWM1 on FLT8 pin
Undesirable Example: PWM1: (DTCMP1 = Current Limit = Fault = FLT3 pin)
PWMCON1bits.DTC = 0b11; //Enable DTCMP1 input on FLT3 function pin
IOCON1bits.CLMOD = 1; //Enable PWM1 Current-Limit mode
IOCON1bits.CLSRC = 0b0010; //Enable current limit for PWM1 on FLT3 pin
IOCON1bits.FLTMOD = 1; //Enable PWM1 Fault mode
IOCON1bits.FLTSRC \(=0\) b0010; //Enable Fault for PWM1 on FLT3 pin

REGISTER 31-13: PDCx: PWM GENERATOR DUTY CYCLE REGISTER ' \(x\) ' (' \(x\) ’ = 1 THROUGH 12)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[t]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{PDC<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{PDC<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 PDC<15:0>: Primary PWM Generator ' \(x\) ' Duty Cycle Value bits \({ }^{(2)}\)
If Edge-Aligned mode is enabled (ECAM \(<1: 0>\) bits (PWMCON \(\ll 11: 10>\) ) \(=00\) ), these bits specify the trailing edge instance of the ON time and controls the duty cycle directly (PWM Resolution \(=(1 /\) FSYCLK)).
If one of the Center-Aligned mode is enabled (ECAM \(<1: 0>\) (PWMCONx \(<11: 10>\) ) \(=01,10\), or 11 ), these bits specify the compare instance for 'leading edge' level transition (PWM Resolution = ( \(2 /\) FSYCLK \()\) ).

Note 1: In Independent PWM mode, PMOD<1:0> (IOCONx<11:10>) = 11, the PDCx register controls the PWMxH duty cycle only. In Complementary, Redundant and Push-Pull PWM modes (PMOD<1:0> = 00, 01, or 10), the PDCx register controls the duty cycle of both the PWMxH and PWMxL.

2: \(\operatorname{PDCx}=((\) FSYSCLK / (Fpwm * PCLKDIV<2:0> bits (PTCON<6:4>)) * Desired Duty Cycle) FPWM = User-desired PWM Frequency.

\section*{PIC32MK GP/MC Family}

REGISTER 31-14: SDCx: PWM SECONDARY DUTY CYCLE REGISTER ' \(x\) ' (' \(x\) ’ = 1 THROUGH 12)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{SDC<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{SDC<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0
SDC<15:0>: Secondary Duty Cycle bits for PWMx output pin
If Edge-Aligned mode is enabled (ECAM<1:0> (PWMCONx<11:10>) \(=00\) ) these bits are unused.
If Symmetric Center-Aligned mode is enabled (ECAM<1:0> (PWMCONx<11:10>) = 01), these bits are updated transparently to the user. Loads to the PDCx register automatically copy over to the SDCx register.
If Asymmetric Center-Aligned mode is enabled (ECAM<1:0> (PWMCONx<11:10>) = 10 or 11), these bits specify the compare instance for 'trailing edge' level transition (PWM Resolution = ( \(2 /\) FSYCLK) ).

REGISTER 31-15: PHASEx: PWM PRIMARY PHASE SHIFT REGISTER ' \(x\) ' (' \(x\) ' = 1 THROUGH 12)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{PHASE<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{PHASE<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 PHASE<15:0>: PWM Phase Shift Value or Independent Time Base Period bits for the PWM Generator bits \({ }^{(6)}\)
Phase shifting is used to offset the start of a PWM Generator's time base period, relative to a master time base, as well as the generated duty cycle. Also, the effects on the operation of the PWM signals through any external control signals, such as current-limit, Fault, and dead time compensation, are also shifted in time.

Note 1: If the ITB bit (PWMCONx<9>) \(=0\), the following applies based on the mode of operation:
Complementary, Redundant and Push-Pull Output modes (PMOD<1:0> (IOCONx<11:10>) \(=00\), 01, or 10) PHASE<15:0> = Phase shift value for PWMxH and PWMxL outputs

2: If the ITB bit = 1 , the following applies based on the mode of operation:
Complementary, Redundant, and Push-Pull Output modes (PMOD<1:0> \(=00\), 01, or 10) PHASE<15:0> = local time base period value for TMRx
3: A Phase offset that exceeds the PWM period will lead to unpredictable results.
4: The minimum period value is \(0 \times 0008\).
5: The SDCx register is used in Independent PWM mode only (PMOD<1:0> = 11). When used in Independent PWM mode, the SDCx register controls the PWMxL duty cycle.

6: PHASEx = (FSYSCLK / (FPWm * PCLKDIV<2:0> bits (PTCON<6:4>)) FPWM = User-desired PWM Frequency.

\section*{PIC32MK GP/MC Family}

REGISTER 31-16: DTRx: PWM DEAD TIME REGISTER ' \(x\) ' (' \(x\) ' = 1 THROUGH 12)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & \multicolumn{6}{|c|}{DTR<13:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{DTR<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}

\section*{bit 31-16 Unimplemented: Read as ' 0 '}
bit 15-0 DTR<13:0>: Unsigned 14-bit Dead Time Value for PWMxH Dead Time Unit bits
These bits specify the leading edge dead time count between the PWMxH and PWMxL. The time base for the count is the same as for the PWM generator.
The dead time period is typically set equal to the switching times of the power transistors in the application circuits. It is specifically intended for use in Complementary Output mode. The use of dead time in any other mode may generate unexpected or unpredictable results. If the duty cycle value in the DC register equals ' 0 ', or is greater than or equal to the Period, dead time compensation is ignored. The values for Duty Cycle + Dead Time + Dead Time Compensation must not exceed the value for the Period register minus 1. If the sum exceeds the Period Register minus 1, unexpected results may occur. The values for Duty Cycle + Dead Time - Dead Time Compensation must be greater than ' 0 ', or unexpected results may occur.
Note: DTR<13:0> and ALTDTR<13:0> should be \(\geq 6\) while using Leading Edge Blanking.

REGISTER 31-17: ALTDTRx: PWM ALTERNATE DEAD TIME REGISTER ' \(x\) ' (' \(x\) ' \(=1\) THROUGH 12)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & Bit 27/19/11/3 & \[
\begin{aligned}
& \text { Bit } \\
& 26 / 18 / 10 / 2
\end{aligned}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{15:8} & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & \multicolumn{6}{|c|}{ALTDTR<13:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{ALTDTR<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 ALTDTR<13:0>: Unsigned 14-bit Dead Time Value for PWMxL Dead Time Unit bits
These bits specify the trailing edge dead time count between the PWMxH and PWMxL. The time base for the count is the same as for the PWM generator.
The alternate dead time period is typically set equal to the switching times of the power transistors in the application circuits. It is specifically intended for use in Complementary Output mode. The use of dead time in any other mode may generate unexpected or unpredictable results. If the duty cycle value in the DC register equals ' 0 ', or is greater than or equal to the Period, alternate dead time compensation is ignored. The values for Duty Cycle + Dead Time + ALT Dead Time Compensation must not exceed the value for the Period Register minus 1. If the sum exceeds the Period Register -minus1, unexpected results may occur. The values for Duty Cycle + Dead Time minus Alternate Dead Time Compensation must be greater than ' 0 ', or unexpected results may occur.

Note: DTR<13:0> and ALTDTR<13:0> should be \(\geq 6\) while using Leading Edge Blanking.

\section*{PIC32MK GP/MC Family}

REGISTER 31-18: DTCOMPx: DEAD TIME COMPENSATION REGISTER ' \(x\) ' (' \(x\) ' = 1 THROUGH 12)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[t]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & \multicolumn{6}{|c|}{COMP<13:8> \({ }^{(1,2)}\)} \\
\hline \multirow[b]{2}{*}{7:0} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{COMP<7:0> \({ }^{(1,2)}\)} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 COMP<13:0>: Dead Time Compensation Value bits \({ }^{(1,2)}\)
Dead time compensation value if Dead Time compensation mode is enabled.

Note 1: COMP<13:0> Min LSb = 1/FSYSCLK for ECAM<1:0> bits (PWMCONx<11:10>) = ‘0b00 Edge-Aligned mode; COMP<13:0> Min LSb = \(2 /\) FSYSCLK for ECAM<1:0> bits (PWMCONx<11:10>)> '0b00 CenterAligned mode.
2: When Dead Time compensation mode is selected through the \(D T C<1: 0>\) bits in the PWMCONx register, an external pin, CMPx (i.e., FLTx) connected to the Dead Time Compensation module input signals, cause the value in the COMPx register to be added to or subtracted from the PWMx duty cycle. The dead time compensation input signals are sampled at the end of a PWM cycle for use in the next PWM cycle. The modification of the duty cycle duration through the CMPx registers occurs during the end (trailing edge) of the duty cycle. Dead time compensation is available only for Positive Dead Time mode. The CMPx value must be less than one-half the value of the duty cycle register, PDCx; otherwise, unpredictable behavior will result. Dead time compensation will not apply for a duty cycle of zero. In this case, the PWM output will remain zero regardless of the state of the CMPx input pin.

\section*{PIC32MK GP/MC Family}

REGISTER 31-19: TRIGx: PWM PRIMARY TRIGGER COMPARE VALUE REGISTER ' \(x\) ' (' \(x\) ' = 1 THROUGH 12)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[t]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{TRGCMP<15:8>} \\
\hline \multirow[t]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{TRGCMP<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\[
\begin{array}{ll}
\text { bit 31-16 } & \text { Unimplemented: Read as ' } 0 \text { ' } \\
\text { bit 15-0 } & \text { TRGCMP<15:0>: Trigger Compare Value bits } \\
& \text { These bits specify the value to match against the local time base register PTMRx to generate a trigger to } \\
& \text { the ADC module, and an interrupt if the TRGIEN bit (PWMCON }<21>\text { ) is set. }
\end{array}
\]

Note: To generate a trigger at the PWM period boundary, set the compare value \(=0\).

\section*{PIC32MK GP/MC Family}

REGISTER 31-20: TRGCONx: PWM TRIGGER CONTROL REGISTER ' \(x\) ' (' \(x\) ' = 1 THROUGH 12)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[t]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{4}{|c|}{TRGDIV<3:0>} & \multicolumn{2}{|l|}{TRGSEL<1:0>(1)} & \multicolumn{2}{|l|}{STRGSEL<1:0> \({ }^{(1)}\)} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & \(\mathrm{DTM}^{(1,2)}\) & STRGIS \({ }^{(1)}\) & - & - & - & - & - & - \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared \\
l
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-12 TRGDIV<3:0>: Trigger ' \(x\) ' Output Divider bits
\(1111=\) Trigger output for every sixteenth trigger event
-
-
-
0010 = Trigger output for every third trigger event \(0001=\) Trigger output for every second trigger event 0000 = Trigger output for every trigger event
bit 11-10 TRGSEL<1:0>: Trigger Cycle Selection for Dual Cycle PWM Cycles (Center-Aligned and Push-Pull) \({ }^{(1)}\) This bit field has no effect on the raw trigger generation for single cycle PWM modes such as edgealigned PWM. Each time a raw comparison event occurs, the raw event is processed by the trigger divider.
11 = Reserved, default to same behavior as TRGSEL<1:0> \(=00\).
\(10=\) When a trigger comparison match event occurs in the incrementing phase in the dual cycle PWM mode (PTDIR = 0), a trigger event output is generated if the trigger divider has counted the appropriate number of trigger events.
\(01=\) When a trigger comparison match event occurs in the decrementing phase in the dual cycle PWM mode (PTDIR = 1), a trigger event output is generated if the trigger divider has counted the appropriate number of trigger events.
\(00=\) When a trigger comparison match event occurs, generate a trigger event output if the trigger divider has counted the appropriate number of raw trigger events. For dual cycle PWM modes such as Center-Aligned mode and Push-Pull mode, the raw trigger event is generated twice every cycle. However, TRIGx/STRIGx compare values of ' 0 ' or equal to the PERIOD match register will only generate one interrupt even in the dual cycle modes.

Note 1: These bits must not be changed after the MCPWM module is enabled (PTEN bit (PTCON \(<15>\) ) \(=1\) ).
2: The secondary trigger event is generated regardless of the setting of the DTM bit.

REGISTER 31-20: TRGCONx: PWM TRIGGER CONTROL REGISTER ' \(x\) ' ( \(x\) ' = 1 THROUGH 12)
bit 9-8 STRGSEL<1:0>: Secondary Trigger Cycle Selection bits for Dual Cycle PWM Cycles (Center-Aligned and Push-Pull) \({ }^{(1)}\)
These bits have no effect on the raw secondary PWM trigger generation for single cycle PWM modes such as edge aligned PWM. Each time a raw comparison event occurs, the raw event is processed by the secondary PWM trigger divider.
11 = Reserved, default to same behavior as STRGSEL<1:0> \(=00\)
\(10=\) When a secondary PWM trigger comparison match event occurs in the second half of a dual cycle PWM mode (PTDIR = 0), generate a secondary PWM trigger event output if the secondary PWM trigger divider has counted the appropriate number of secondary PWM trigger events.
01 = When a secondary PWM trigger comparison match event occurs in the first half of a dual cycle PWM mode (PTDIR = 1), generate a trigger event output if the secondary PWM trigger divider has counted the appropriate number of secondary PWM trigger events.
00 = When a secondary PWM trigger comparison match event occurs, generate a secondary PWM trigger event output if the trigger divider has counted the appropriate number of raw secondary PWM trigger events. For two cycle PWM modes such as Center-Aligned mode and Push-Pull mode, the raw secondary PWM trigger event is generated twice.
bit \(7 \quad\) DTM: Dual ADC Trigger Mode \({ }^{(1,2)}\)
1 = Secondary trigger event is combined with the primary trigger event for purposes of creating a combined ADC trigger
\(0=\) Secondary trigger event is not combined with the primary trigger event for purposes of creating a combined ADC trigger
bit 6 STRGIS: Secondary Trigger Interrupt Select \({ }^{(1)}\)
This bit should be changed by the user only when PTEN \(=0\).
1 = Selects the Secondary Trigger Register (STRIGx) based events for interrupts
\(0=\) When the DTM bit (TRGCONx<7>) is clear (= 0 ), TRIGx-based events for interrupts are selected. When the DTM bit is set (= 1 ), the logical OR of both STRIGx and TRIGx based triggers for interrupts are selected.
bit 5-0 Unimplemented: Read as ' 0 '
Note 1: These bits must not be changed after the MCPWM module is enabled (PTEN bit (PTCON \(<15>\) ) \(=1\) ).
2: The secondary trigger event is generated regardless of the setting of the DTM bit.

\section*{PIC32MK GP/MC Family}

REGISTER 31-21: STRIGx: SECONDARY PWM TRIGGER COMPARE REGISTER ‘x’ (' \(x\) ' = 1 THROUGH 12)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{STRGCMP<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{STRGCMP<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}

\section*{bit 31-16 Unimplemented: Read as ' 0 ' \\ bit 15-0 STRGCMP<15:0>: Secondary Trigger Value Bits}

These bits store the 16-bit value to compare against PTMRx to generate a trigger to the ADC module to initiate conversion, and an interrupt if the TRGIEN bit (PWMCONx<21>) and the DTM bit (TRIGCON \(x<7>\) ) are enabled.

\section*{Note: To generate a trigger at the PWM period boundary, set the compare value \(=0\).}

Note: \(\quad\) Min LSb \(=1 /\) FSYSCLK.

REGISTER 31-22: CAPx: PWM TIMER CAPTURE REGISTER ' \(x\) ' (' \(x\) ' = 1 THROUGH 12)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
\text { 29/21/13/5 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c}
\hline \text { Bit } \\
27 / 19 / 11 / 3
\end{array}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & \multicolumn{8}{|c|}{\(\mathrm{CAP}<15: 8>{ }^{(1)}\)} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{CAP<7:0> \({ }^{(1)}\)} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\(x=\) Bit is unknown
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 CAP<15:0>: Captured Local PWM Timer Value bits \({ }^{(1)}\)
The value in this register represents the captured local PWM timer (TMRx) value when a leading edge is detected on the current-limit input.

Note 1: The feature is only active after LEB processing on the current-limit input signal is complete.

\section*{PIC32MK GP/MC Family}

REGISTER 31-23: LEBCONx: LEADING-EDGE BLANKING CONTROL REGISTER ‘x’ (' \(x\) ' = 1 THROUGH 12)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{ Bit Range } & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(23: 16\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(15: 8\)} & \(\mathrm{R} / \mathrm{W}-0\) & \(\mathrm{R} / \mathrm{W}-0\) & \(\mathrm{R} / \mathrm{W}-0\) & \(\mathrm{R} / \mathrm{W}-0\) & R/W-0 & R/W-0 & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & PHR & PHF & PLR & PLF & FLTLEBEN & CLLEBEN & - & - \\
\hline \multirow{2}{*}{\(7: 0\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & W = Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \\
\end{tabular}
bit 31-16 Unimplemented: Read as '0'
bit 15 PHR: PWMxH Rising Edge Trigger Enable bit
1 = Rising edge of PWMxH will trigger/retrigger the Leading-Edge Blanking counter
\(0=\) Rising edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter
bit 14 PHF: PWMxH Falling Edge Trigger Enable bit
1 = Falling edge of \(\mathrm{PWM} \times \mathrm{H}\) will trigger/retrigger the Leading-Edge Blanking counter
\(0=\) Falling edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter
bit 13 PLR: PWMxL Rising Edge Trigger Enable bit
1 = Rising edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter
\(0=\) Rising edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter
bit 12 PLF: PWMxL Falling Edge Trigger Enable bit
1 = Falling edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter
\(0=\) Falling edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter
bit 11 FLTLEBEN: Fault Input Leading-Edge Blanking Enable bit
1 = Leading-Edge Blanking is applied to selected fault input
\(0=\) Leading-Edge Blanking is not applied to selected fault input
bit 10 CLLEBEN: Current-Limit Leading-Edge Blanking Enable bit
1 = Leading-Edge Blanking is applied to selected current-limit input
\(0=\) Leading-Edge Blanking is not applied to selected current-limit input
bit 9-0 Unimplemented: Read as '0'
Note: \(\quad\) DTR<13:0> and ALTDTR<13:0> should be \(\geq 6\) while using Leading Edge Blanking.

REGISTER 31-24: LEBDLYx: LEADING-EDGE BLANKING DELAY REGISTER ' \(x\) ' ( \(x\) ' \(x\) = 1 THROUGH 12)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\underset{\text { Bit }}{\substack{\text { 29/21/13/5 }}}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[t]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & \multicolumn{4}{|c|}{LEB<11:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{LEB<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-12 Unimplemented: Read as ' 0 '
bit 11-0 LEB<11:0>: Leading-Edge Blanking Delay bits for Current-Limit and Fault Inputs bits
These bits specify the time period for which the selected current limit and fault signals are blanked or delayed following the selected edge transition of the PWM signals. This retriggerable counter has the PWM module clock source (SYSCLK) as the time base.

\section*{PIC32MK GP/MC Family}

REGISTER 31-25: AUXCONx: PWM AUXILIARY CONTROL REGISTER ' \(x\) ' (' \(x\) ' = 1 THROUGH 12)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 1 / 2 3 / 1 5 / 7}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{3 0 / 2 2 / 1 4 / 6}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 9 / 2 1 / 1 3 / 5}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 8 / 2 0 / 1 2 / 4}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 7 / 1 9 / 1 1 / 3}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 6 / 1 8 / 1 0 / 2}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 5 / 1 7 / 9 / 1}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathbf{2 4 / 1 6 / 8 / 0}\)
\end{tabular} \\
\hline \hline \multirow{2}{*}{\(31: 24\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(23: 16\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{\(15: 8\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\cline { 2 - 9 } & \multirow{2}{*}{\(7: 0\)} & - & - & - & - & - & - & - \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 31-6 Unimplemented: Read as ' 0 '
bit 5-2 CHOPSEL<3:0>: PWM Chop Clock Source Select bits \({ }^{(1)}\)
The selected signal will enable and disable (CHOP) the selected PWM outputs.
1111 = Reserved. Do not use
1110 = Reserved. Do not use
1101 = Reserved. Do not use
\(1100=\) PWM12H selected as CHOP clock source
-
.
0111 = PWM7H selected as CHOP clock source
-
.
0001 = PWM1H selected as CHOP clock source 0000 = Chop clock generator selected as CHOP clock source
bit 1 CHOPHEN: PWMxH Output Chopping Enable bit \(1=\mathrm{PWMxH}\) chopping function is enabled \(0=\) PWMxH chopping function is disabled
bit \(0 \quad\) CHOPLEN: PWMxL Output Chopping Enable bit \(1=\) PWMxL chopping function is enabled \(0=\) PWMxL chopping function is disabled

Note 1: This bit should be changed only when the PTEN bit \((\) PTCON \(<15>)=0\).

PTMRx: PWM TIMER REGISTER ' \(x\) ' (' \(x\) ' = 1 THROUGH 12)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{TMR<15:8>} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-1 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{TMR<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-16 Unimplemented: Read as ' 0 '
bit 15-0 TMR<15:0>: PWM Timer bits
When the ECAM<1:0> bits ( \(\mathrm{PWMCONx}<11: 10>\) ) \(=00\), the counter counts upwards until a period match forces rollover.
When the ECAM \(<1: 0>\) bits (PWMCONx<11:10>) \(\neq 00\), the counter counts downwards starting with a master time base synchronization signal to 0 and then counts upwards until the next synchronization.

\section*{PIC32MK GP/MC Family}

\section*{PIC32MK GP/MC Family}

\subsection*{32.0 POWER-SAVING FEATURES}

Note: This data sheet summarizes the features of the PIC32MK GP/MC Family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "PowerSaving Features" (DS60001130), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).
This section describes the power-saving features on the PIC32MK GP devices. These devices have multiple power domains and offer various methods and modes that allow the user to balance the power consumption with device performance.

\subsection*{32.1 Power Saving with CPU Running}

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the speed of PBCLK7, or selecting a lower power clock source (i.e., LPRC or Sosc).
In addition, the Peripheral Bus Scaling mode is available for each peripheral bus where peripherals are clocked at reduced speed by selecting a higher divider for the associated PBCLKx, or by disabling the clock completely.

\subsection*{32.2 Power-Saving with CPU Halted}

Peripherals and the CPU can be Halted or disabled to further reduce power consumption.

\subsection*{32.2.1 SLEEP MODE}

Sleep mode has the lowest power consumption of the device power-saving operating modes. The CPU and most peripherals are Halted and the associated clocks are disabled. Select peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See the individual peripheral module sections for descriptions of behavior in Sleep mode.
Sleep mode includes the following characteristics:
- There can be a wake-up delay based on the oscillator selection
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode
- The BOR circuit remains operative during Sleep mode
- The WDT, if enabled, is not automatically cleared prior to entering Sleep mode
- Some peripherals can continue to operate at limited functionality in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART and peripherals that use an external clock input or the internal LPRC oscillator (e.g., RTCC, Timer1 and Input Capture).
- I/O pins continue to sink or source current in the same manner as they do when the device is not in Sleep
The processor will exit, or 'wake-up', from Sleep on one of the following events:
- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- On any form of device Reset
- On a WDT time-out

If the interrupt priority is lower than or equal to the current priority, the CPU will remain Halted, but the peripheral bus clocks will start running and the device will enter into Idle mode.

\subsection*{32.2.2 IDLE MODE}

In Idle mode, the CPU is Halted; however, all clocks are still enabled. This allows peripherals to continue to operate. Peripherals can be individually configured to Halt when entering Idle by setting their respective SIDL bit. Latency, when exiting Idle mode, is very low due to the CPU oscillator source remaining active.

The device enters Idle mode when the SLPEN bit (OSCCON \(<4>\) ) is clear and a WAIT instruction is executed.
The processor will wake or exit from Idle mode on the following events:
- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of the CPU. If the priority of the interrupt event is lower than or equal to current priority of the CPU, the CPU will remain Halted and the device will remain in Idle mode.
- On any form of device Reset
- On a WDT time-out interrupt

\section*{PIC32MK GP/MC Family}

\subsection*{32.2.3 DEEP SLEEP MODE}

Deep Sleep mode brings the device into its lowest power consumption state without requiring the use of external switches to remove power from the device.

\section*{- Deep Sleep}

In this mode, the CPU, RAM and most peripherals are powered down. Power is maintained to the DSGPR0 register and one or more of the RTCC, DSWDT and DSGPR1 through DSGPR32 registers.
Which of these peripherals is active depends on the state of the following register bits when Deep Sleep mode is entered:
- RTCDIS (DSCON<12>)

This bit must be set to disable the RTCC in Deep Sleep mode (Register 32-1).
- DSWDTEN (DEVCFG2<27>)

This Configuration bit must be set to enable the DSWDT register in Deep Sleep mode (Register 41-5)
- DSGPREN (DSCON<13>)

This bit must be set to enable the DSGPR1 through DSGPR32 registers in Deep Sleep mode, and will only maintain their value through Deep Sleep mode if enabled. (Register 32-1).

Note: The Deep Sleep Control registers can only be accessed after the system unlock sequence has been performed. In addition, the Deep Sleep Control registers and DSGPR1-32 must be written twice as part of a silicon anti-corruption check in case of a write during a power fail.

In addition to the conditionally enabled peripherals described above, \(\overline{M C L R}\) and INTO pin are enabled in Deep Sleep mode.

\subsection*{32.2.4 VBAT MODE}

VBAT mode is similar to Deep Sleep mode, except that the device is powered from the VBat pin. VBAT mode is controlled strictly by hardware, without any software intervention. VBAT mode is initiated when VDD falls below VPOR (refer to the 36.0 "Electrical Characteristics" chapter for definitions of VDD and VPOR). An external power source must be connected to the Vbat pin before power is removed from VdD to enter VBAT mode. VBAT is the lowest battery-powered mode that can maintain an RTCC. Wake-up from VBAT mode can only occur when VDD is reapplied. The wakeup will appear to be a POR to the rest of the device.
In VBAT mode, the Deep Sleep Watchdog Timer is disabled. The RTCC and DSGPR1 through DSGPR32 registers may be enabled or disabled depending on the state of the RTCDIS bit (DSCON \(<12>\) ) and the DSGPREN bit ( \(\mathrm{DSCON}<13>\) ), respectively. Deep Sleep Persistent General Purpose Register 0 (DSGPRO) is always enabled in VBAT mode.

\subsection*{32.2.5 POWER-SAVING MODES}

Figure 32-1 shows a block diagram and the related power-saving features. The various blocks are controlled by the following Configuration bit settings and SFRs:
- DSBOREN (DEVCFG2<20>)
- DSEN (DSCON<15>)
- DSGPREN (DSCON<13>)
- DSWDTEN (DEVCFG2<27>)
- DSWDTOSC (DEVCFG2<26>)
- RELEASE (DSCON<0>)
- RTCCLKSEL (RTCCON <9:8>)
- RTCDIS (DSCON<12>)
- SLPEN (OSCCON<4>)
- VREGS (PWRCON<0>)

\section*{PIC32MK GP/MC Family}

FIGURE 32-1: LOW-POWER DEVICE BLOCK DIAGRAM


\section*{PIC32MK GP/MC Family}
32.3 Deep Sleep (DSCTRL) Control Registers
TABLE 32-1: POWER-SAVING MODES REGISTER SUMMARY


\footnotetext{
Legend: - = unimplem renister is persistent in all device modes of operation
Note 1: The DSGPRO regin
Note 1:
}
The Deep Sleep Control registers can only be accessed after the system unlock sequence has been performed. In addition, these registers must be written twice. In addition, to ensure the write is
successful, these registers must be written twice consecutively, back-to-back with the same value, and no interrupts in between the writes.
TABLE 32-1: POWER-SAVING MODES REGISTER SUMMARY
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & \(18 / 2\) & \(17 / 1\) & 16/0 & \\
\hline \multirow[t]{2}{*}{0240} & \multirow[t]{2}{*}{DSGPR13} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0244} & \multirow[t]{2}{*}{DSGPR14} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0248} & \multirow[t]{2}{*}{DSGPR15} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{024C} & \multirow[t]{2}{*}{DSGPR16} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0250} & \multirow[t]{2}{*}{DSGPR17} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0254} & \multirow[t]{2}{*}{DSGPR18} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0258} & \multirow[t]{2}{*}{DSGPR19} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{025C} & \multirow[t]{2}{*}{DSGPR20} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0260} & \multirow[t]{2}{*}{DSGPR21} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0264} & \multirow[t]{2}{*}{DSGPR22} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0268} & \multirow[t]{2}{*}{DSGPR23} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{026C} & \multirow[t]{2}{*}{DSGPR24} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{\[
0270
\]} & \multirow[t]{2}{*}{DSGPR25} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0274} & \multirow[t]{2}{*}{DSGPR26} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0278} & \multirow[t]{2}{*}{DSGPR27} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{027C} & \multirow[t]{2}{*}{DSGPR28} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline
\end{tabular}

\footnotetext{
Legend: -= unimplemented, read as "0.
Note 1: The DSGPRO register is persistent in all device modes of operation
}
2: The Deep Sleep Control registers can only be accessed after the system unlock sequence has been performed. In addition, these registers must be written twice. In addition, to ensure the write is
successful, these registers must be written twice consecutively, back-to-back with the same value, and no interrupts in between the writes.

\section*{PIC32MK GP/MC Family}
TABLE 32-1: POWER-SAVING MODES REGISTER SUMMARY
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{0280} & \multirow[t]{2}{*}{DSGPR29} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0284} & \multirow[t]{2}{*}{DSGPR30} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits < 31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{0288} & \multirow[t]{2}{*}{DSGPR31} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits < 31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline \multirow[t]{2}{*}{028C} & \multirow[t]{2}{*}{DSGPR32} & 31:16 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits < 31:16>} & 0000 \\
\hline & & 15:0 & \multicolumn{16}{|l|}{Deep Sleep Persistent General Purpose bits <15:0>} & 0000 \\
\hline
\end{tabular}

\footnotetext{
Legend: - = unimplemented, read as ' 0 '
}
2: The Deep Sleep Control registers can only be accessed after the system unlock sequence has been performed. In addition, these registers must be written twice. In addition, to ensure the write is successful, these registers must be written twice consecutively, back-to-back with the same value, and no interrupts in between the writes.

REGISTER 32-1: DSCON: DEEP SLEEP CONTROL REGISTER \({ }^{(3)}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & HC, R/W-y & U-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & R/W-0 \\
\hline & DSEN \({ }^{(1)}\) & - & DSGPREN & RTCDIS & - & - & - & RTCCWDIS \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & - & - & DSBOR \({ }^{(2)}\) & RELEASE \\
\hline
\end{tabular}

\section*{Legend:}
\(R=\) Readable bit
\(-n=\) Value at POR
\[
\begin{array}{ll}
\hline \text { HC = Hardware Cleared } & y=\text { Value set from Configuration bits on POR } \\
\text { W = Writable bit } & U=\text { Unimplemented bit, read as ' } 0 \text { ' } \\
' 1 \text { ' = Bit is set } & ' 0 \text { ' = Bit is cleared } \quad x=\text { Bit is unknown }
\end{array}
\]
bit 31-16 Unimplemented: Read as ' 0 '
bit 15 DSEN: Deep Sleep Enable bit \({ }^{(1)}\)
1 = Deep Sleep mode is entered on a WAIT command
\(0=\) Sleep mode is entered on a WAIT command
bit 14 Unimplemented: Read as ' 0 '
bit 13 DSGPREN: General Purpose Registers Enable bit
1 = General purpose register retention is enabled in Deep Sleep mode
\(0=\) No general purpose register retention in Deep Sleep mode
bit 12 RTCDIS: RTCC Module Disable bit
\(1=\) RTCC module is not enabled
\(0=\) RTCC module is enabled
bit 11-9 Unimplemented: Read as ' 0 '
bit 8 RTCCWDIS: RTCC Wake-up Disable bit
1 = Wake-up from RTCC is disabled
\(0=\) Wake-up from RTCC is enabled
bit 7-2 Unimplemented: Read as ' 0 '
bit 1 DSBOR: Deep Sleep BOR Event Status bit \({ }^{(2)}\)
1 = DSBOREN was enabled and VDD dropped below the DSBOR threshold during Deep Sleep \({ }^{(2)}\)
0 = DSBOREN was disabled, or VDD did not drop below the DSBOR threshold during Deep Sleep
bit 0 RELEASE: I/O Pin State Release bit
1 = Upon waking from Deep Sleep, the I/O pins maintain their previous states
\(0=\) Release I/O pins and allow their respective TRIS and LAT bits to control their states

Note 1: To enter Deep Sleep mode, Sleep mode must be executed after setting the DSEN bit.
2: Unlike all other events, a Deep Sleep Brown-out Reset (BOR) event will not cause a wake-up from Deep Sleep mode; this bit is present only as a status bit.
3: The DSCON<RELEASE> must be cleared after waking from deep sleep to write to the DSWAKE register.

Note: To ensure a successful write, this register must be written twice consecutively, back-to-back with the same value, and no interrupts in between the writes.

\section*{PIC32MK GP/MC Family}

REGISTER 32-2: DSWAKE: DEEP SLEEP WAKE-UP SOURCE REGISTER \({ }^{(3)}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 27/19/11/3 }}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\underset{\text { Bit }}{\text { 25/17/9/1 }}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0, HS \\
\hline & - & - & - & - & - & - & - & DSINT0 \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0, HS & U-0 & U-0 & R/W-0, HS & R/W-0, HS & R/W-0, HS & U-0 & U-0 \\
\hline & DSFLT & - & - & DSWDT & DSRTC & DSMCLR & - & - \\
\hline
\end{tabular}

\section*{Legend:}
\(\begin{array}{ll}R=\text { Readable bit } & W=\text { Writable bit } \\ -n=\text { Value at POR } & ' 1 '=\text { Bit is set }\end{array}\)
HS = Hardware Set
\(\mathrm{U}=\) Unimplemented bit, read as ' 0 '
' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown
bit 31-9 Unimplemented: Read as ' 0 '
bit 8 DSINTO: Interrupt-on-Change bit
1 = Interrupt-on-change was asserted during Deep Sleep
\(0=\) Interrupt-on-change was not asserted during Deep Sleep
bit 7 DSFLT: Deep Sleep Fault Detected bit
1 = A Fault occurred during Deep Sleep and some Deep Sleep configuration settings may have been corrupted
\(0=\) No Fault was detected during Deep Sleep
bit 6-5 Unimplemented: Read as ' 0 '
bit 4 DSWDT: Deep Sleep Watchdog Timer Time-out bit
1 = The Deep Sleep Watchdog Timer timed out during Deep Sleep
0 = The Deep Sleep Watchdog Timer did not time-out during Deep Sleep
bit 3 DSRTC: Real-Time Clock and Calendar Alarm bit
1 = The Real-Time Clock and Calendar triggered an alarm during Deep Sleep
\(0=\) The Real-Time Clock and Calendar did not trigger an alarm during Deep Sleep
bit 2 DSMCLR: \(\overline{M C L R}\) Event bit
\(1=\) The \(\overline{M C L R}\) pin was active and was asserted during Deep Sleep
\(0=\) The \(\overline{M C L R}\) pin was not active, or was active, but not asserted during Deep Sleep
bit 1-0 Unimplemented: Read as ' 0 '

Note 1: All bits in this register are cleared when the DSEN bit (DSCON<15>) is set.
2: To ensure a successful write, this register must be written twice consecutively, back-to-back with the same value, and no interrupts in between the writes.
3: After waking from deep sleep, writes to the DSWAKE register are ignored until the RELEASE bit ( \(\mathrm{DSCON}<0>\) ) is cleared.

REGISTER 32-3: DSGPRX: DEEP SLEEP PERSISTENT GENERAL PURPOSE REGISTER ' \(x\) ' ( \(\mathrm{x}=0\) THROUGH 32)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & \multicolumn{8}{|c|}{Deep Sleep Persistent General Purpose bits} \\
\hline \multirow[b]{2}{*}{23:16} & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & \multicolumn{8}{|c|}{Deep Sleep Persistent General Purpose bits} \\
\hline \multirow[t]{2}{*}{15:8} & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & \multicolumn{8}{|c|}{Deep Sleep Persistent General Purpose bits} \\
\hline \multirow[b]{2}{*}{7:0} & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline & \multicolumn{8}{|c|}{Deep Sleep Persistent General Purpose bits} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' = Bit is cleared \\
\hline
\end{tabular}

\section*{bit 31-0 Deep Sleep Persistent General Purpose bits}

Note: The contents of the DSGPR0 register are retained, even in Deep Sleep and VBAT modes. The DSPGR1 through DSPGR32 registers are disabled by default in Deep Sleep and VBAT modes, but can be enabled with the DSGPREN bit (DSCON<13>). All register bits are reset only in the case of a VDD Power-on Reset (POR) event outside of Deep Sleep mode.

\section*{PIC32MK GP/MC Family}

\subsection*{32.4 Peripheral Module Disable}

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

To disable a peripheral, the associated PMDx bit must be set to ' 1 '. To enable a peripheral, the associated PMDx bit must be cleared (default). See Table 32-2 for more information.

Note: Disabling a peripheral module while it's ON bit is set, may result in undefined behavior. The ON bit for the associated peripheral module must be cleared prior to disable a module through the PMDx bits.
TABLE 32-2: PERIPHERAL MODULE DISABLE REGISTER SUMMARY


\section*{PIC32MK GP/MC Family}

\section*{TABLE 32-3: PERIPHERAL MODULE DISABLE BITS AND LOCATIONS}
\begin{tabular}{|c|c|c|}
\hline Peripheral & PMDx Bit \({ }^{\text {Name }}{ }^{(3)}\) & Register Name and Bit Location \\
\hline ADC1-ADC7 & ADC1MD & PMD1<0> \\
\hline CDAC1 & DAC1MD & PMD1<4> \\
\hline CDAC2 & DAC2MD & PMD1<5> \\
\hline CDAC3 & DAC3MD & PMD1<6> \\
\hline CTMU & CTMU1MD & PMD1<8> \\
\hline Data EEPROM & EEMD & PMD1<9> \\
\hline Comparator 1 & C1MD & PMD2<0> \\
\hline Comparator 2 & C2MD & PMD2<1> \\
\hline Comparator 3 & C3MD & PMD2<2> \\
\hline Comparator 4 & C4MD & PMD2<3> \\
\hline Comparator 5 & C5MD & PMD2<4> \\
\hline Op amp 1 & OPA1MD & PMD2<16> \\
\hline Op amp 2 & OPA2MD & PMD2<17> \\
\hline Op amp 3 & OPA3MD & PMD2<18> \\
\hline Op amp 5 & OPA5MD & PMD2<20> \\
\hline Input Capture 1 & IC1MD & PMD3<0> \\
\hline Input Capture 2 & IC2MD & PMD3<1> \\
\hline Input Capture 3 & IC3MD & PMD3<2> \\
\hline Input Capture 4 & IC4MD & PMD3<3> \\
\hline Input Capture 5 & IC5MD & PMD3<4> \\
\hline Input Capture 6 & IC6MD & PMD3<5> \\
\hline Input Capture 7 & IC7MD & PMD3<6> \\
\hline Input Capture 8 & IC8MD & PMD3<7> \\
\hline Input Capture 9 & IC9MD & PMD3<8> \\
\hline Input Capture 10 & IC10MD & PMD3<9> \\
\hline Input Capture 11 & IC11MD & PMD3<10> \\
\hline Input Capture 12 & IC12MD & PMD3<11> \\
\hline Input Capture 13 & IC13MD & PMD3<12> \\
\hline Input Capture 14 & IC14MD & PMD3<13> \\
\hline Input Capture 15 & IC15MD & PMD3<14> \\
\hline Input Capture 16 & IC16MD & PMD3<15> \\
\hline Output Compare 1 & OC1MD & PMD3<16> \\
\hline Output Compare 2 & OC2MD & PMD3<17> \\
\hline Output Compare 3 & OC3MD & PMD3<18> \\
\hline Output Compare 4 & OC4MD & PMD3<19> \\
\hline Output Compare 5 & OC5MD & PMD3<20> \\
\hline Output Compare 6 & OC6MD & PMD3<21> \\
\hline Output Compare 7 & OC7MD & PMD3<22> \\
\hline Output Compare 8 & OC8MD & PMD3<23> \\
\hline
\end{tabular}

Note 1: The USB module must not be busy after clearing the associated ON bit and prior to setting the USBMD bit.
2: This peripheral is not available on all devices. Refer to the pin feature tables (Table 2 through Table 4) to determine availability.
3: For any associated PMDx bit, \(0=\) clocks enabled to the peripheral; 1 = For associated peripheral, clocks are disabled, SFRs are reset, and CPU read/write is invalid.

\section*{PIC32MK GP/MC Family}

TABLE 32-3: PERIPHERAL MODULE DISABLE BITS AND LOCATIONS (CONTINUED)
\begin{tabular}{|c|c|c|}
\hline Peripheral & PMDx Bit \({ }^{\text {Name }}{ }^{(3)}\) & Register Name and Bit Location \\
\hline Output Compare 9 & OC9MD & PMD3<24> \\
\hline Output Compare 10 & OC10MD & PMD3<25> \\
\hline Output Compare 11 & OC11MD & PMD3<26> \\
\hline Output Compare 12 & OC12MD & PMD3<27> \\
\hline Output Compare 13 & OC13MD & PMD3<28> \\
\hline Output Compare 14 & OC14MD & PMD3<29> \\
\hline Output Compare 15 & OC15MD & PMD3<30> \\
\hline Output Compare 16 & OC16MD & PMD3<31> \\
\hline Timer1 & T1MD & PMD4<0> \\
\hline Timer2 & T2MD & PMD4<1> \\
\hline Timer3 & T3MD & PMD4<2> \\
\hline Timer4 & T4MD & PMD4<3> \\
\hline Timer5 & T5MD & PMD4<4> \\
\hline Timer6 & T6MD & PMD4<5> \\
\hline Timer7 & T7MD & PMD4<6> \\
\hline Timer8 & T8MD & PMD4<7> \\
\hline Timer9 & T9MD & PMD4<8> \\
\hline PWM1 & PWM1MD & PMD4<16> \\
\hline PWM2 & PWM2MD & PMD4<17> \\
\hline PWM3 & PWM3MD & PMD4<18> \\
\hline PWM4 & PWM4MD & PMD4<19> \\
\hline PWM5 & PWM5MD & PMD4<20> \\
\hline PWM6 & PWM6MD & PMD4<21> \\
\hline PWM7 & PWM7MD & PMD4<22> \\
\hline PWM8 & PWM8MD & PMD4<23> \\
\hline PWM9 & PWM9MD & PMD4<24> \\
\hline PWM10 & PWM10MD & PMD4<25> \\
\hline PWM11 & PWM11MD & PMD4<26> \\
\hline PWM12 & PWM12MD & PMD4<27> \\
\hline UART1 & U1MD & PMD5<0> \\
\hline UART2 & U2MD & PMD5<1> \\
\hline UART3 & U3MD & PMD5<2> \\
\hline UART4 & U4MD & PMD5<3> \\
\hline UART5 & U5MD & PMD5<4> \\
\hline UART6 & U6MD & PMD5<5> \\
\hline SPI1 & SPI1MD & PMD5<8> \\
\hline SPI2 & SPI2MD & PMD5<9> \\
\hline SPI3 & SPI3MD & PMD5<10> \\
\hline SPI4 & SPI4MD & PMD5<11> \\
\hline
\end{tabular}

Note 1: The USB module must not be busy after clearing the associated ON bit and prior to setting the USBMD bit.
2: This peripheral is not available on all devices. Refer to the pin feature tables (Table 2 through Table 4) to determine availability.
3: For any associated PMDx bit, \(0=\) clocks enabled to the peripheral; 1 = For associated peripheral, clocks are disabled, SFRs are reset, and CPU read/write is invalid.

\section*{PIC32MK GP/MC Family}

TABLE 32-3: PERIPHERAL MODULE DISABLE BITS AND LOCATIONS (CONTINUED)
\begin{tabular}{|l|c|c|}
\hline \multicolumn{1}{|c|}{ Peripheral } & PMDx Bit Name \({ }^{(3)}\) & Register Name and Bit Location \\
\hline \hline SPI5 & SPI5MD & PMD5<12> \\
\hline SPI6 & SPI6MD & PMD5<13> \\
\hline USB1 & USB1MD & PMD5<24> \\
\hline USB2 & USB2MD & PMD5<25> \\
\hline CAN1 & CAN1MD & PMD5<28> \\
\hline CAN2 & CAN2MD & PMD5<29> \\
\hline CAN3 & CAN3MD & PMD5<30> \\
\hline CAN4 & CAN4MD & PMD5<31> \\
\hline Reference Clock 1 & REFO1MD & PMD6<8> \\
\hline Reference Clock 2 & REFO2MD & PMD6<9> \\
\hline Reference Clock 3 & REFO3MD & PMD6<10> \\
\hline Reference Clock 4 & REFO4MD & PMD6<11> \\
\hline Parallel Master Port & PMP1MD & PMD6<16> \\
\hline QEI5 & QEI5MD & PMD6<18> \\
\hline QEI6 & QEI6MD & PMD6<19> \\
\hline QEI1 & QEI1MD & PMD6<24> \\
\hline QEI2 & QEI2MD & PMD6<25> \\
\hline QEI3 & QEI3MD & PMD6<26> \\
\hline QEI4 & QEI4MD & PMD6<27> \\
\hline DMA & DMAMD & PMD7<4> \\
\hline
\end{tabular}

Note 1: The USB module must not be busy after clearing the associated ON bit and prior to setting the USBMD bit.
2: This peripheral is not available on all devices. Refer to the pin feature tables (Table 2 through Table 4) to determine availability.
3: For any associated PMDx bit, \(0=\) clocks enabled to the peripheral; \(1=\) For associated peripheral, clocks are disabled, SFRs are reset, and CPU read/write is invalid.

\subsection*{32.4.1 CONTROLLING CONFIGURATION CHANGES}

Because peripherals can be disabled during run time, some restrictions on disabling peripherals are needed to prevent accidental configuration changes. PIC32MK GP/MC devices include two features to prevent alterations to enabled or disabled peripherals:
- Control Register Lock Sequence
- Configuration Bit Select Lock

\subsection*{32.4.1.1 Control Register Lock}

Under normal operation, writes to the PMDx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the PMDLOCK Configuration bit (CFGCON<12>). Setting the PMDLOCK bit prevents writes to the control registers and clearing the PMDLOCK bit allows writes.
To set or clear the PMDLOCK bit, an unlock sequence must be executed. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

\subsection*{32.4.1.2 Configuration Bit Select Lock}

As an additional level of safety, the device can be configured to prevent more than one write session to the PMDx registers. The PMDL1WAY Configuration bit (DEVCFG3<28>) blocks the PMDLOCK bit from being cleared after it has been set once. If the PMDLOCK bit remains set, the register unlock procedure does not execute, and the PPS control registers cannot be written to. The only way to clear the bit and re-enable PMD functionality is to perform a device Reset.

\section*{PIC32MK GP/MC Family}

\section*{NOTES:}

\subsection*{33.0 SPECIAL FEATURES}

Note: This data sheet summarizes the features of the PIC32MK GP/MC family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 32. "Configuration" (DS60001124) and Section 33. "Programming and Diagnostics" (DS60001129), which are available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MK GP/MC devices include several features intended to maximize application flexibility and reliability and minimize cost through elimination of external components. These are:
- Flexible device configuration
- Joint Test Action Group (JTAG) interface
- In-Circuit Serial Programming \({ }^{\text {TM }}\) (ICSP \({ }^{\text {TM }}\) )
- Internal temperature sensor

\subsection*{33.1 Configuration Bits}

PIC32MK GP/MC devices contain two Boot Flash memories (Boot Flash 1 and Boot Flash 2), each with an associated configuration space. These configuration spaces can be programmed to contain various device configurations. Configuration space that is aliased by the Lower Boot Alias memory region is used to provide values for Configuration registers listed below. See 4.1.1 "Boot Flash Sequence and Configuration Spaces" for more information.
- DEVSIGNO: Device Signature Word 0 Register
- DEVCPO: Device Code-Protect 0 Register
- DEVCFGO: Device Configuration Word 0
- DEVCFG1: Device Configuration Word 1
- DEVCFG2: Device Configuration Word 2
- DEVCFG3: Device Configuration Word 3

The following run-time programmable Configuration registers provide additional configuration control:
- CFGCON: Configuration Control Register
- CFGPG: Permission Group Configuration Register
- CFGCON2: EE Data and Op amp Configuration Register
In addition, the DEVID register (Register 33-10) provides device and revision information, the DEVADC1 through DEVADC5 registers (Register 3311) provide ADC module calibration data, and the DEVSNO and DEVSN3 registers contain a unique serial number of the device (Register 33-12).

Note: Do not use Word program operation (NVMOP<3:0> = 0001) when programming the device Words that are described in this section.

\section*{PIC32MK GP/MC Family}
33.2 Registers
TABLE 33-1: DEVCFG: DEVICE CONFIGURATION WORD SUMMARY
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & \(18 / 2\) & 17/1 & 16/0 & \\
\hline \multirow[t]{2}{*}{3FC0} & \multirow[t]{2}{*}{DEVCFG3} & 31:16 & FVBUSIO1 & FUSBIDIO1 & IOL1WAY & PMDL1WAY & PGL1WAY & - & - & - & FVBUSIO2 & FUSBIDIO2 & - & PWMLOCK & - & - & - & - & \(x \times x x\) \\
\hline & & 15:0 & \multicolumn{16}{|l|}{USERID<15:0>} & \(x x x x\) \\
\hline \multirow[t]{2}{*}{3FC4} & \multirow[t]{2}{*}{DEVCFG2} & 31:16 & UPLLEN & - & BORSEL & FDSEN & DSWDTEN & \[
\begin{aligned}
& \text { DSWDT } \\
& \text { OSC }
\end{aligned}
\] & \multicolumn{5}{|l|}{DSWDTPS<4:0>} & DSBOREN & \[
\begin{aligned}
& \text { VBAT } \\
& \text { BOREN }
\end{aligned}
\] & \multicolumn{3}{|l|}{FPLLODIV<2:0>} & xxxx \\
\hline & & 15:0 & - & \multicolumn{7}{|l|}{FPLLMULT<6:0>} & FPLLICLK & \multicolumn{3}{|l|}{FPLLRNG<2:0>} & - & \multicolumn{3}{|l|}{FPLLIDIV<2:0>} & \(x x x x\) \\
\hline \multirow[t]{2}{*}{3FC8} & \multirow[t]{2}{*}{DEVCFG1} & 31:16 & FDMTEN & \multicolumn{5}{|l|}{DMTCNT<4:0>} & \multicolumn{2}{|l|}{FWDTWINSZ<1:0>} & FWDTEN & WINDIS & \multicolumn{6}{|l|}{WDTSPGM WDTPS<4:0>} & \(x \times x x\) \\
\hline & & 15:0 & \multicolumn{2}{|l|}{FCKSM<1:0>} & - & - & - & OSCIOFNC & \multicolumn{2}{|l|}{POSCMOD<1:0>} & IESO & FSOSCEN & \multicolumn{3}{|l|}{DMTINTV<2:0>} & \multicolumn{3}{|l|}{FNOSC<2:0>} & \(x x x x\) \\
\hline \multirow[t]{2}{*}{3 FCC} & \multirow[t]{2}{*}{DEVCFG0} & 31:16 & - & EJTAGBEN & - & - & - & - & - & - & - & - & \[
\begin{aligned}
& \text { POSC } \\
& \text { BOOST }
\end{aligned}
\] & POSCGAI & 人<1:0> & \[
\begin{aligned}
& \text { SOSC } \\
& \text { BOOST }
\end{aligned}
\] & SOSC & <1:0> & xxxx \\
\hline & & 15:0 & SMCLR & & BGPER<2: & & - & FSLEEP & - & - & - & BOOTISA & TRCEN & ICESEL & <1:0> & JTAGEN & DEB & 1:0> & \(x \times x x\) \\
\hline \multirow[t]{2}{*}{3FDC} & \multirow[t]{2}{*}{DEVCP} & 31:16 & - & - & - & CP & - & - & - & - & - & - & - & - & - & - & - & - & \(x x x x\) \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & \(x x x x\) \\
\hline \multirow[t]{2}{*}{3FEC} & \multirow[t]{2}{*}{DEVSIGN} & 31:16 & 0 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & xxxx \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & - & xxxx \\
\hline
\end{tabular}
TABLE 33-2: DEVICE ID, REVISION, AND CONFIGURATION SUMMARY
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{} & \multicolumn{16}{|l|}{Bits} & \multirow[t]{2}{*}{} \\
\hline & & & 31/15 & 30/14 & 29/13 & 28/12 & 27/11 & 26/10 & 25/9 & 24/8 & 23/7 & 22/6 & 21/5 & 20/4 & 19/3 & 18/2 & \(17 / 1\) & 16/0 & \\
\hline \multirow[t]{2}{*}{0000} & \multirow[t]{2}{*}{CFGCON} & 31:16 & - & - & - & - & - & ADCPRI & - & - & PWMAPIN6 & PWMAPIN5 & PWMAPIN4 & PWMAPIN3 & PWMAPIN2 & PWMAPIN1 & ICACLK & OCACLK & 0000 \\
\hline & & 15:0 & - & - & IOLOCK & PMDLOCK & PGLOCK & - & - & - & IOANCPEN & - & - & - & JTAGEN & TROEN & - & TDOEN & 000B \\
\hline \multirow[t]{2}{*}{0020} & \multirow[t]{2}{*}{DEVID} & 31:16 & \multicolumn{4}{|l|}{VER<3:0>} & \multicolumn{12}{|l|}{DEVID<27:16>} & \(x \times x x\) \\
\hline & & 15:0 & & & & & & & & & VID<15:0> & & & & & & & & \(x x x x\) \\
\hline \multirow[t]{2}{*}{0030} & \multirow[t]{2}{*}{SYSKEY} & 31:16 & \multicolumn{16}{|l|}{\multirow[t]{2}{*}{SYSKEY<31:0>}} & 0000 \\
\hline & & 15:0 & & & & & & & & & & & & & & & & & 0000 \\
\hline OOEO & \multirow[t]{2}{*}{CFGPG} & 31:16 & - & - & - & - & - & - & \multicolumn{2}{|l|}{ADCPG<1:0>} & \multicolumn{2}{|l|}{FCPG<1:0>} & - & - & \multicolumn{2}{|l|}{CAN4PG<1:0>} & \multicolumn{2}{|l|}{CAN3PG<1:0>} & 0000 \\
\hline 00E0 & & 15:0 & \multicolumn{2}{|l|}{CAN2PG<1:0>} & \multicolumn{2}{|l|}{CAN1PG<1:0>} & \multicolumn{2}{|l|}{USB2PG<1:0>} & \multicolumn{2}{|l|}{USB1PG<1:0>} & - & - & \multicolumn{2}{|l|}{DMAPG<1:0>} & - & - & CPUP & <1:0> & 0000 \\
\hline \multirow[t]{2}{*}{0110} & \multirow[t]{2}{*}{CFGCON2} & 31:16 & - & - & - & - & - & - & - & - & - & - & \multirow[t]{2}{*}{DMAP} & ENPGA5 & - & ENPGA3 & ENPGA2 & ENPGA1 & 0000 \\
\hline & & 15:0 & - & - & - & - & - & - & - & - & \multicolumn{7}{|l|}{EEWS<7:0>} & & 0000 \\
\hline Legend Note & \multicolumn{19}{|l|}{\begin{tabular}{l}
\(x=\) unknown value on Reset; \(-=\) unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. \\
This register has corresponding CLR, SET, and INV registers at its virtual address, plus an offset of \(0 \times 4,0 \times 8\), and \(0 \times \mathrm{C}\), respectively. See 13.2 "CLR, SET, and INV Registers" for more information. Reset values are dependent on the specific device. \\
This register is not available on 64-pin devices.
\end{tabular}} \\
\hline
\end{tabular}


\section*{PIC32MK GP/MC Family}
TABLE 33-5: DEVICE SERIAL NUMBER SUMMARY


\section*{PIC32MK GP/MC Family}

REGISTER 33-1: DEVSIGN0: DEVICE SIGNATURE WORD 0 REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & r-0 & r-1 & r-1 & r-1 & r-1 & r-1 & r-1 & r-1 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow{2}{*}{23:16} & r-1 & r-1 & r-1 & r-1 & r-1 & r-1 & r-1 & \(\mathrm{r}-1\) \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & r-1 & r-1 & r-1 & r-1 & r-1 & r-1 & r-1 & r-1 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & \(\mathrm{r}-1\) & r-1 & r-1 & \(\mathrm{r}-1\) & r-1 & r-1 & r-1 & r-1 \\
\hline & - & - & - & - & - & - & - & - \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(r=\) Reserved bit & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31 Reserved: Write as ' 0 '
bit 30-0 Reserved: Write as ' 1 '

REGISTER 33-2: DEVCP0: DEVICE CODE-PROTECT 0 REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & \(\mathrm{r}-1\) & \(\mathrm{r}-1\) & r-1 & R/P & \(\mathrm{r}-1\) & r-1 & r-1 & r-1 \\
\hline & - & - & - & CP & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & r-1 & r-1 & r-1 & r-1 & r-1 & r-1 & r-1 & r-1 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & r-1 & r-1 & \(\mathrm{r}-1\) & r-1 & r-1 & r-1 & r-1 & r-1 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & r-1 & r-1 & r-1 & r-1 & r-1 & r-1 & r-1 & r-1 \\
\hline & - & - & - & - & - & - & - & - \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(r=\) Reserved bit & \(P=\) Programmable bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-29 Reserved: Write as ' 1 '
bit 28 CP: Code-Protect bit
Prevents boot and program Flash memory from being read or modified by an external programming device.
1 = Protection is disabled
0 = Protection is enabled
bit 27-0 Reserved: Write as ' 1 '

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 33-3: DEVCFG0: DEVICE CONFIGURATION WORD 0}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{array}{|c}
\text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{array}{|c}
\text { Bit } \\
\text { 27/19/11/3 }
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & r-x & R/P & \(\mathrm{r}-1\) & \(\mathrm{r}-1\) & \(\mathrm{r}-1\) & \(\mathrm{r}-1\) & \(\mathrm{r}-1\) & r-1 \\
\hline & - & EJTAGBEN & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & r-1 & r-1 & R/P & R/P & R/P & R/P & R/P & R/P \\
\hline & - & - & POSCBOOST & \multicolumn{2}{|l|}{POSCGAIN<1:0>} & SOSCBOOST & \multicolumn{2}{|l|}{SOSCGAIN<1:0>} \\
\hline \multirow[b]{2}{*}{15:8} & R/P & R/P & R/P & R/P & r-y & R/P & r-1 & r-1 \\
\hline & SMCLR & \multicolumn{3}{|c|}{DBGPER<2:0>} & - & FSLEEP & - & - \\
\hline \multirow[b]{2}{*}{7:0} & \(\mathrm{r}-1\) & R/P & R/P & R/P & R/P & R/P & R/P & R/P \\
\hline & - & BOOTISA & TRCEN & \multicolumn{2}{|l|}{ICESEL<1:0>} & JTAGEN \({ }^{(1)}\) & \multicolumn{2}{|l|}{DEBUG<1:0>} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(r=\) Reserved bit & \(P=\) Programmable bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31 Reserved: The reset value of this bit is the same as DEVSIGN0<31>.
bit 30 EJTAGBEN: EJTAG Boot Enable bit
1 = Normal EJTAG functionality
\(0=\) Reduced EJTAG functionality
bit 29-22 Reserved: Write as ' 1 '
bit 21 POSCBOOST: Primary Oscillator Boost Kick Start Enable bit
1 = Boost the kick start of the oscillator
\(0=\) Normal start of the oscillator
Note: For Revision A1 silicon, the POSBOOST bit should be set and do not use an external gain resistor (i.e., Rshunt).
bit 20-19 POSCGAIN<1:0>: Primary Oscillator Gain Control bits
11 = Gain Level 3 (highest)
\(10=\) Gain Level 2
01 = Gain Level 1
00 = Gain Level 0 (lowest)
bit 18 SOSCBOOST: Secondary Oscillator Boost Kick Start Enable bit
1 = Boost the kick start of the oscillator
\(0=\) Normal start of the oscillator
bit 17-16 SOSCGAIN<1:0>: Secondary Oscillator Gain Control bits
11 = Gain Level 3 (highest)
10 = Gain Level 2
01 = Gain Level 1
\(00=\) Gain Level 0 (lowest)
bit 15 SMCLR: Soft Master Clear Enable bit
\(1=\overline{\mathrm{MCLR}}\) pin generates a normal system Reset
\(0=\overline{\text { MCLR }}\) pin generates a POR Reset

Note 1: This bit sets the value of the JTAGEN bit in the CFGCON register.

\section*{REGISTER 33-3: DEVCFG0: DEVICE CONFIGURATION WORD 0 (CONTINUED)}
bit 14-12 DBGPER<2:0>: Debug Mode CPU Access Permission bits
1xx = Allow CPU access to Permission Group 2 permission regions
x1x = Allow CPU access to Permission Group 1 permission regions
xx1 = Allow CPU access to Permission Group 0 permission regions
\(0 x x=\) Deny CPU access to Permission Group 2 permission regions
\(x 0 x=\) Deny CPU access to Permission Group 1 permission regions
xx0 \(=\) Deny CPU access to Permission Group 0 permission regions
Note: When the CPU is in Debug mode and the CPU1PG<1:0> bits (CFGPG<1:0>) are set to a denied permission group as defined by DBGPER<2:0>, the transaction request is assigned Group 3 permissions.
bit 11 Reserved: This bit is controlled by debugger/emulator development tools and should not be modified by the user.
bit 10 FSLEEP: Flash Sleep Mode bit
1 = Flash is powered down when the device is in Sleep mode \(0=\) Flash power down is controlled by the VREGS bit (PWRCON<0>)
bit 9-7 Reserved: Write as ' 1 '
bit 6 BOOTISA: Boot ISA Selection bit
1 = Boot code and Exception code is MIPS32
(ISAONEXC bit is set to ' 0 ' and the ISA<1:0> bits are set to ' 10 ' in the CP0 Config3 register)
\(0=\) Boot code and Exception code is microMIPS
(ISAONEXC bit is set to ' 1 ' and the ISA<1:0> bits are set to ' 11 ' in the CP0 Config3 register)
bit 5 TRCEN: Trace Enable bit
1 = Trace features in the CPU are enabled
\(0=\) Trace features in the CPU are disabled
bit 4-3 ICESEL<1:0>: In-Circuit Emulator/Debugger Communication Channel Select bits
11 = PGEC1/PGED1 pair is used
\(10=\) PGEC2/PGED2 pair is used
01 = PGEC3/PGED3 pair is used
\(00=\) Reserved
bit 2 JTAGEN: JTAG Enable bit \({ }^{(1)}\)
\(1=\) JTAG is enabled
\(0=\) JTAG is disabled
Note: On Reset, this Configuration bit is copied into JTAGEN (CFGCON<3>). If JTAGEN (DEVCFG0<2>) = 0 , the JTAGEN bit cannot be set to ' 1 ' by the user application at run-time, as JTAG is always disabled. However, if JTAGEN (DEVCFG0<2>) = 1 , the user application may enable/disable JTAG at run-time as by simply writing JTAGEN (CFGCON<3> as required.
bit 1-0 DEBUG<1:0>: Background Debugger Enable bits (forced to ' 11 ' if code-protect is enabled)
11 = 4-wire JTAG Enabled - PGECx/PGEDx Disabled - ICD module Disabled
\(10=4\)-wire JTAG Enabled - PGECx/PGEDx Disabled - ICD module Enabled
\(01=\) PGECx/PGEDx Enabled - 4-wire JTAG I/F Disabled - ICD module Disabled
00 = PGECx/PGEDx Enabled - 4-wire JTAG I/F Disabled - ICD module Enabled
Note: When the FJTAGEN or JTAGEN bits are equal to ' 0 ', this prevents 4 -wire JTAG debugging, but not PGECx/PGEDx debugging.

Note 1: This bit sets the value of the JTAGEN bit in the CFGCON register.

\section*{PIC32MK GP/MC Family}

REGISTER 33-4: DEVCFG1: DEVICE CONFIGURATION WORD 1
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/P & R/P & R/P & R/P & R/P & R/P & R/P & R/P \\
\hline & FDMTEN & \multicolumn{5}{|c|}{DMTCNT<4:0>} & \multicolumn{2}{|l|}{FWDTWINSZ<1:0>} \\
\hline \multirow[b]{2}{*}{23:16} & R/P & R/P & R/P & R/P & R/P & R/P & R/P & R/P \\
\hline & FWDTEN & WINDIS & WDTSPGM & \multicolumn{5}{|c|}{WDTPS<4:0>} \\
\hline \multirow[b]{2}{*}{15:8} & R/P & R/P & r-1 & r-1 & r-1 & R/P & R/P & R/P \\
\hline & \multicolumn{2}{|r|}{FCKSM<1:0>} & - & - & - & OSCIOFNC & \multicolumn{2}{|l|}{POSCMOD<1:0>} \\
\hline \multirow[b]{2}{*}{7:0} & R/P & R/P & R/P & R/P & R/P & R/P & R/P & R/P \\
\hline & IESO & FSOSCEN \({ }^{(1)}\) & \multicolumn{3}{|c|}{DMTINV<2:0>} & \multicolumn{3}{|c|}{FNOSC<2:0>} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(r=\) Reserved bit & \(P=\) Programmable bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 \prime=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31 FDMTEN: Deadman Timer enable bit
1 = Deadman Timer is enabled and cannot be disabled by software
\(0=\) Deadman Timer is disabled and can be enabled by software
bit 30-26 DMTCNT<4:0>: Deadman Timer Count Select bits
11111 = Reserved
-
-
11000 = Reserved
\(10111=2^{31}(2147483648)\)
\(10110=2^{30}(1073741824)\)
\(10101=2^{29}(536870912)\)
\(10100=2^{28}(268435456)\)
!
.
\(00001=2^{9}(512)\)
\(00000=2^{8}\) (256)
bit 25-24 FWDTWINSZ<1:0>: Watchdog Timer Window Size bits
\(11=\) Window size is \(25 \%\)
\(10=\) Window size is \(37.5 \%\)
01 = Window size is \(50 \%\)
00 = Window size is \(75 \%\)
bit 23 FWDTEN: Watchdog Timer Enable bit
1 = Watchdog Timer is enabled and cannot be disabled by software
\(0=\) Watchdog Timer is not enabled; it can be enabled in software
bit 22 WINDIS: Watchdog Timer Window Enable bit
1 = Watchdog Timer is in non-Window mode
\(0=\) Watchdog Timer is in Window mode
bit 21 WDTSPGM: Watchdog Timer Stop During Flash Programming bit
1 = Watchdog Timer stops during Flash programming
\(0=\) Watchdog Timer runs during Flash programming (for read/execute while programming Flash applications)

\section*{REGISTER 33-4: DEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)}
bit 20-16 WDTPS<4:0>: Watchdog Timer Postscale Select bits
\(10100=1: 1048576\)
\(10011=1: 524288\)
\(10010=1: 262144\)
\(10001=1: 131072\)
\(10000=1: 65536\)
\(01111=1: 32768\)
\(01110=1: 16384\)
\(01101=1: 8192\)
\(01100=1: 4096\)
\(01011=1: 2048\)
\(01010=1: 1024\)
\(01001=1: 512\)
\(01000=1: 256\)
\(00111=1: 128\)
\(00110=1: 64\)
\(00101=1: 32\)
\(00100=1: 16\)
\(00011=1: 8\)
\(00010=1: 4\)
\(00001=1: 2\)
\(00000=1: 1\)
All other combinations not shown result in operation \(=10100\)
bit 15-14 FCKSM<1:0>: Clock Switching and Monitoring Selection Configuration bits
11 = Clock switching is enabled and clock monitoring is enabled
\(10=\) Clock switching is disabled and clock monitoring is enabled
01 = Clock switching is enabled and clock monitoring is disabled
\(00=\) Clock switching is disabled and clock monitoring is disabled
bit 13-11 Reserved: Write as ' 1 '
bit 10 OSCIOFNC: CLKO Enable Configuration bit
1 = CLKO output is disabled
\(0=\) CLKO output signal is active on the OSC2 pin; Primary Oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMOD<1:0> = 11 or 00)
bit 9-8 POSCMOD<1:0>: Primary Oscillator Configuration bits
\(11=\) Posc is disabled
\(10=\) HS Oscillator mode is selected
01 = Reserved
\(00=E C\) mode is selected
bit 7 IESO: Internal External Switchover bit
1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled)
\(0=\) Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)
bit 6 FSOSCEN: Secondary Oscillator Enable bit
1 = Enable Sosc
0 = Disable Sosc
NOTE: If using external clock oscillator for SOSC instead of crystal, FSOSCEN bit must be "0" with clock oscillator input connected to SOSCO, SOSC output pin not the SOSCI input pin. This will free up SOSCI pin for use as an extra I/O pin.
bit 5-3 DMTINV<2:0>: Deadman Timer Count Window Interval bits
\(111=\) Window/Interval value is \(127 / 128\) counter value
\(110=\) Window/Interval value is \(63 / 64\) counter value
\(101=\) Window/Interval value is \(31 / 32\) counter value
\(100=\) Window/Interval value is \(15 / 16\) counter value
\(011=\) Window/Interval value is \(7 / 8\) counter value
\(010=\) Window/Interval value is \(3 / 4\) counter value
\(001=\) Window/Interval value is \(1 / 2\) counter value
\(000=\) Window/Interval value is zero

\section*{PIC32MK GP/MC Family}

REGISTER 33-4: DEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)
bit 2-0 FNOSC<2:0>: Oscillator Selection bits
111 = Reserved
\(110=\) Reserved
101 = Low-Power RC Oscillator (LPRC)
100 = Secondary Oscillator (Sosc)
011 = USB PLL (UPLL Module) (input clock and divider set by UPLLCON)
010 = Primary Oscillator (Posc) (HS, EC)
001 = System PLL (SPLL Module) (input clock and divider set by SPLLCON)
\(000=\) Fast RC Oscillator (FRC) divided by the FRCDIV<2:0> bits (OSCCON<26:24>)
(supports FRC / n, where \(\mathrm{n}=1,2,4,8,16,32,64,256\)

REGISTER 33-5: DEVCFG2: DEVICE CONFIGURATION WORD 2
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & R/P & \(\mathrm{r}-1\) & R/P & R/P & R/P & R/P & R/P & R/P \\
\hline & UPLLEN & - & BORSEL & FDSEN & DSWDTEN & DSWDTOSC & \multicolumn{2}{|l|}{DSWDTPS<4:3>} \\
\hline \multirow[b]{2}{*}{23:16} & R/P & R/P & R/P & R/P & R/P & R/P & R/P & R/P \\
\hline & \multicolumn{3}{|c|}{DSWDTPS<2:0>} & DSBOREN & VBATBOREN & \multicolumn{3}{|c|}{FPLLODIV<2:0>} \\
\hline \multirow[b]{2}{*}{15:8} & r-1 & R/P & R/P & R/P & R/P & R/P & R/P & R/P \\
\hline & - & \multicolumn{7}{|c|}{FPLLMULT<6:0>} \\
\hline \multirow[b]{2}{*}{7:0} & R/P & R/P & R/P & R/P & \(\mathrm{r}-1\) & R/P & R/P & R/P \\
\hline & FPLLICLK & \multicolumn{3}{|c|}{FPLLRNG<2:0>} & - & \multicolumn{3}{|c|}{FPLLIDIV<2:0>} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline Legend: & \(r=\) Reserved bit & P = Programmable bit \\
\hline \(\mathrm{R}=\) Readable bit & W = Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31 UPLLEN: USB PLL Enable bit
\(1=\) USB PLL is disabled
\(0=\) USB PLL is enabled
Reserved: Write as ' 1 '
REL. Brown-out Reset Select Trip Voltage bit
\(1=\) BOR trip voltage 2.1 V (non-Op amp device operation)
\(0=\) BOR trip voltage 2.8 V (Op amp device operation)
Note: The user application should select the greatest BORSEL voltage to enable the highest trip voltage possible that is still less than VDD application operating voltage.
FDSEN: Deep Sleep Bit Enable bit
\(1=\mathrm{DS}\) bit (DSCON<15>) is enabled on a WAIT command \(0=\) DS bit (DSCON<15>) is disabled
bit 27 DSWDTEN: Deep Sleep Watchdog Timer Enable bit
1 = Enable DSWDT during Deep Sleep
0 = Disable DSWDT during Deep Sleep
bit 26 DSWDTOSC: Deep Sleep Watchdog Timer Reference Clock Select bit
1 = Select LPRC as DSWDT reference clock
\(0=\) Select SOSC as DSWDT reference clock

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 33-5: DEVCFG2: DEVICE CONFIGURATION WORD 2 (CONTINUED)}
bit 25-21 DSWDTPS<4:0>: Deep Sleep Watchdog Timer Postscale Select bits
The DS WDT prescaler is 32; this creates an approximate base time unit of 1 ms .
\(11111=1: 236\) ( 25.7 days)
\(11110=1: 235\) (12.8 days)
\(11101=1: 234\) ( 6.4 days)
\(11100=1: 233\) (77.0 hours)
\(11011=1: 232\) (38.5 hours)
\(11010=1: 231\) (19.2 hours)
\(11001=1: 230\) ( 9.6 hours)
\(11000=1: 229\) ( 4.8 hours)
\(10111=1: 228\) ( 2.4 hours)
\(10110=1: 227\) ( 72.2 minutes)
\(10101=1: 226\) ( 36.1 minutes)
\(10100=1: 225\) ( 18.0 minutes)
\(10011=1: 224\) ( 9.0 minutes)
\(10010=1: 223\) ( 4.5 minutes)
\(10001=1: 222\) ( 135.3 s )
\(10000=1: 221(67.7 \mathrm{~s})\)
\(01111=1: 220(33.825 \mathrm{~s})\)
\(01110=1: 219(16.912 \mathrm{~s})\)
\(01101=1: 218(8.456 \mathrm{~s})\)
\(01100=1: 217(4.228 \mathrm{~s})\)
\(01011=1: 65536(2.114 \mathrm{~s})\)
\(01010=1: 32768(1.057 \mathrm{~s})\)
\(01001=1: 16384(528.5 \mathrm{~ms})\)
\(01000=1: 8192(264.3 \mathrm{~ms})\)
\(00111=1: 4096(132.1 \mathrm{~ms})\)
\(00110=1: 2048(66.1 \mathrm{~ms})\)
\(00101=1: 1024(33 \mathrm{~ms})\)
\(00100=1: 512(16.5 \mathrm{~ms})\)
\(00011=1: 256(8.3 \mathrm{~ms})\)
\(00010=1: 128(4.1 \mathrm{~ms})\)
\(00001=1: 64(2.1 \mathrm{~ms})\)
\(00000=1: 32(1 \mathrm{~ms})\)
bit 20 DSBOREN: Deep Sleep Zero-Power BOR Enable bit
1 = Enable ZPBOR during deep sleep
0 = Disable ZPBOR during deep sleep
bit 19 VBATBOREN: VBAT Zero-Power BOR Enable bit
1 = Enable ZPBOR during VBAT mode
0 = Disable ZPBOR during VBAT mode
bit 18-16 FPLLODIV<2:0>: Default System PLL Output Divisor bits
111 = PLL output divided by 32
\(110=\) PLL output divided by 32
\(101=\) PLL output divided by 32
\(100=\) PLL output divided by 16
\(011=\) PLL output divided by 8
\(010=\) PLL output divided by 4
\(001=\) PLL output divided by 2
\(000=\) PLL output divided by 2
bit 15 Reserved: Write as ' 1 '

\section*{REGISTER 33-5: DEVCFG2: DEVICE CONFIGURATION WORD 2 (CONTINUED)}
bit 14-8 FPLLMULT<6:0>: System PLL Feedback Divider bits
1111111 = Multiply by 128
1111110 = Multiply by 127
1111101 = Multiply by 126
\(1111100=\) Multiply by 125
-
\(\cdot\)
\(0000000=\) Multiply by 1
bit \(7 \quad\) FPLLICLK: System PLL Input Clock Select bit
\(1=\) FRC is selected as input to the System PLL
\(0=\) Posc is selected as input to the System PLL
bit 6-4 FPLLRNG<2:0>: System PLL Divided Input Clock Frequency Range bits
111 = Reserved
\(110=\) Reserved
\(101=34-64 \mathrm{MHz}\)
\(100=21-42 \mathrm{MHz}\)
\(011=13-26 \mathrm{MHz}\)
\(010=8-16 \mathrm{MHz}\)
\(001=5-10 \mathrm{MHz}\)
\(000=\) Bypass
bit 3 Reserved: Write as ' 1 '
bit 2-0 FPLLIDIV<2:0>: PLL Input Divider bits
111 = Divide by 8
\(110=\) Divide by 7
101 = Divide by 6
\(100=\) Divide by 5
011 = Divide by 4
\(010=\) Divide by 3
\(001=\) Divide by 2
\(000=\) Divide by 1

\section*{PIC32MK GP/MC Family}

REGISTER 33-6: DEVCFG3: DEVICE CONFIGURATION WORD 3
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \[
\begin{gathered}
\text { Bit } \\
\text { Range }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R/P & R/P & R/P & R/P & R/P & r-1 & r-1 & r-1 \\
\hline & FVBUSIO1 & FUSBIDIO1 & IOL1WAY & PMDL1WAY & PGL1WAY & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & R/P & R/P & r-1 & R/P & r-1 & r-1 & r-1 & r-1 \\
\hline & FVBUSIO2 & FUSBIDIO2 & - & PWMLOCK & - & - & - & - \\
\hline \multirow[b]{2}{*}{15:8} & R/P & R/P & R/P & R/P & R/P & R/P & R/P & R/P \\
\hline & \multicolumn{8}{|c|}{USERID<15:8>} \\
\hline \multirow[t]{2}{*}{7:0} & R/P & R/P & R/P & R/P & R/P & R/P & R/P & R/P \\
\hline & \multicolumn{8}{|c|}{USERID<7:0>} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(r=\) Reserved bit & \(P=\) Programmable bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31 FVBUSIO1: USB1 VBUSON Selection bit
\(1=\) VBUSON pin is controlled by the USB1 module
\(0=\) VBUSON pin is controlled by the port function
bit 30 FUSBIDIO1: USB1 USBID Selection bit
1 = USBID pin is controlled by the USB module
\(0=\) USBID pin is controlled by the port function
bit 29 IOL1WAY: Peripheral Pin Select Configuration bit
1 = Allow only one reconfiguration
0 = Allow multiple reconfigurations
bit 28 PMDL1WAY: Peripheral Module Disable Configuration bit
1 = Allow only one reconfiguration
0 = Allow multiple reconfigurations
bit 27 PGL1WAY: Permission Group Lock One Way Configuration bit
1 = Allow only one reconfiguration
0 = Allow multiple reconfigurations
bit 26-24 Reserved: Write as ' 1 '
bit 23 FVBUSIO2: USB2 VBUSON Selection bit
\(1=\) VBUSON pin is controlled by the USB2 module \(0=\) VBUSON pin is controlled by the port function
bit 22 FUSBIDIO2: USB2 USBID Selection bit
1 = USBID pin is controlled by the USB2 module
\(0=\) USBID pin is controlled by the port function
bit 21 Reserved: Write as ' 1 '
bit 20 PWMLOCK: PWM Write Access Select bit
1 = Write accesses to the PWM IOCONx register are not locked or protected
\(0=\) Write accesses to the PWM IOCONx register must use the PWMKEY unlock procedure
bit 19-16 Reserved: Write as ' 1 '
bit 15-0 USERID<15:0>: This is a 16-bit value that is user-defined and is readable via ICSP \({ }^{\text {TM }}\) and JTAG

REGISTER 33-7: CFGCON: CONFIGURATION CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\hline \text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
\text { 25/17/9/1 }
\end{array}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & r-0 & U-0 \\
\hline & - & - & - & - & - & ADCPRI \({ }^{(1)}\) & - & - \\
\hline \multirow[b]{2}{*}{23:16} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & PWMAPIN6 & PWMAPIN5 & PWMAPIN4 & PWMAPIN3 & PWMAPIN2 & PWMAPIN1 & ICACLK \({ }^{(1)}\) & OCACLK \({ }^{(1)}\) \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & r-0 & r-0 & U-0 \\
\hline & - & - & IOLOCK \({ }^{(1)}\) & PMDLOCK \({ }^{(1)}\) & PGLOCK \({ }^{(1)}\) & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & U-0 & U-0 & U-0 & R/W-1 & R/W-0 & U-0 & R/W-1 \\
\hline & IOANCPEN \({ }^{(1)}\) & - & - & - & JTAGEN & TROEN & - & TDOEN \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(r=\) Reserved bit & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-27 Unimplemented: Read as '0'
bit 26 ADCPRI: ADC Arbitration Priority to SRAM bit \({ }^{(1)}\)
1 = ADC gets High Priority access to SRAM
\(0=\) ADC uses Least Recently Serviced Arbitration (same as other initiators)
bit 25 Reserved: Write as ' 0 '
bit 24 Unimplemented: Read as ' 0 '
bit 23-18 PWMAPIN6:PWMAPIN1: PWM Alternate I/O Pin Selection bit
\(1=\) PWMxL (' \(x\) ' = 1-6) functionality is replaced by \(\operatorname{PWMxH}(x+6)\) functionality. Provides independent PWMH and PWML functionality. If PWMAPING5 or PWMAPING6 \(=1\), the dedicated PWM output pin functions, PWMH11 and PWMH12, respectively, will be disabled and rerouted to PWML5 and PWML6.
\(0=P W M x L\) functionality remains on pins. Provides complimentary PWMH and PWML functionality.
bit 17 ICACLK: Input Capture Alternate Clock Selection bit \({ }^{(1)}\)
1 = Input Capture modules use an alternative Timer pair as their timebase clock
\(0=\) All Input Capture modules use Timer2/3 as their timebase clock
bit 16 OCACLK: Output Compare Alternate Clock Selection bit \({ }^{(1)}\)
1 = Output Compare modules use an alternative Timer pair as their timebase clock
\(0=\) All Output Compare modules use Timer2/3 as their timebase clock
bit 15-14 Unimplemented: Read as ' 0 '
bit 13 IOLOCK: Peripheral Pin Select Lock bit \({ }^{(1)}\)
1 = Peripheral Pin Select is locked. Writes to PPS registers are not allowed
0 = Peripheral Pin Select is not locked. Writes to PPS registers are allowed
bit 12 PMDLOCK: Peripheral Module Disable bit \({ }^{(1)}\)
1 = Peripheral module is locked. Writes to PMD registers are not allowed
\(0=\) Peripheral module is not locked. Writes to PMD registers are allowed
bit 11 PGLOCK: Permission Group Lock bit \({ }^{(1)}\)
1 = Permission Group registers are locked. Writes to PG registers are not allowed
\(0=\) Permission Group registers are not locked. Writes to PG registers are allowed
bit 10-9 Reserved: Write as ' 0 '
bit 8 Unimplemented: Read as ' 0 '

Note 1: To change this bit, the unlock sequence must be performed. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

\section*{PIC32MK GP/MC Family}

\section*{REGISTER 33-7: CFGCON: CONFIGURATION CONTROL REGISTER (CONTINUED)}
bit 7 IOANCPEN: I/O Analog Charge Pump Enable bit \({ }^{(1)}\)
1 = Charge pump is enabled
\(0=\) Charge pump is disabled (default)
Note 1: For proper analog operation if VDD is less than 2.5V, the AICPMPEN bit (ADCCON1<12>) must be \(=1\) and the IOANCPEN bit must be set to ' 1 '; however, the charge pumps will consume additional current. These bits should never be set if the VDD operating voltage is greater than 2.5 V .
2: ADC throughput rate performance is reduced, as defined in the following table, if AICPMPEN \(=1\) or IOANCPEN \((\) CFGCON \(<7\) ) \(=1\).
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline ADC0 & ADC1 & ADC2 & ADC3 & ADC4 & ADC5 & ADC7 & \begin{tabular}{c} 
Maximum Sum of Total \\
ADC Throughputs
\end{tabular} \\
\hline \hline ON & OFF & OFF & OFF & OFF & OFF & OFF & 2 Msps \\
\hline ON & ON & OFF & OFF & OFF & OFF & OFF & 4 Msps \\
\hline ON & ON & ON & OFF & OFF & OFF & OFF & 5 Msps \\
\hline OFF & OFF & OFF & ON & OFF & OFF & OFF & 2 Msps \\
\hline OFF & OFF & OFF & ON & ON & OFF & OFF & 4 Msps \\
\hline OFF & OFF & OFF & ON & ON & ON & OFF & 5 Msps \\
\hline OFF & OFF & OFF & ON & ON & ON & ON & 5 Msps \\
\hline ON & ON & ON & ON & OFF & OFF & OFF & 7 Msps \\
\hline ON & ON & ON & ON & ON & OFF & OFF & 9 Msps \\
\hline ON & ON & ON & ON & ON & ON & OFF & 10 Msps \\
\hline ON & OFF & OFF & ON & ON & ON & ON & 7 Msps \\
\hline ON & ON & OFF & ON & ON & ON & ON & 9 Msps \\
\hline ON & ON & ON & ON & ON & ON & ON & 10 Msps \\
\hline
\end{tabular}
bit 6-4 Unimplemented: Read as '0'
bit 3 JTAGEN: JTAG Port Enable bit
1 = Enable the JTAG port
0 = Disable the JTAG port
Note: The reset value of this bit is the value of the JTAGEN Configuration Word setting in the DEVCFG0 register. If JTAGEN (DEVCFGO<2>) = 0 , this bit cannot be set to ' 1 ' by the user application at runtime. If JTAGEN (DEVCFG0<2>) = 1, the user application may enable/disable JTAG at run-time by writing this bit to the desired value.
bit 2 TROEN: Trace Output Enable bit
1 = Enable trace outputs and start trace clock (trace probe must be present)
\(0=\) Disable trace outputs and stop trace clock
Note: When the user Configuration Word, TRCEN in the DEVCFG0 register is equal to ' 0 ', the value of this bit is ignored, but has the effect of being ' 0 '.
bit 1 Unimplemented: Read as ' 0 '
bit 0 TDOEN: TDO Enable for 2-Wire JTAG
1 = 2-wire JTAG protocol uses TDO
\(0=2\)-wire JTAG protocol does not use TDO
Note: Implementing the JTAG protocol over the 2-wire interface requires four 2-wire clocks for each TCK if TDO is required. However, if the values shifted out TDO are predetermined, TDO can be disabled.

Note 1: To change this bit, the unlock sequence must be performed. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

REGISTER 33-8: CFGPG: PERMISSION GROUP CONFIGURATION REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline & - & - & - & - & - & - & \multicolumn{2}{|l|}{ADCPG<1:0>} \\
\hline \multirow{2}{*}{23:16} & R/W-0 & R/W-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & RW-0 \\
\hline & \multicolumn{2}{|r|}{FCPG<1:0>} & - & - & \multicolumn{2}{|l|}{CAN4PG<1:0>} & \multicolumn{2}{|l|}{CAN3PG<1:0>} \\
\hline \multirow[b]{2}{*}{15:8} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{2}{|l|}{CAN2PG<1:0>} & \multicolumn{2}{|l|}{CAN1PG<1:0>} & \multicolumn{2}{|l|}{USB2PG<1:0>} & \multicolumn{2}{|l|}{USB1PG<1:0>} \\
\hline \multirow[b]{2}{*}{7:0} & U-0 & U-0 & R/W-0 & R/W-0 & U-0 & U-0 & R/W-0 & RW-0 \\
\hline & - & - & \multicolumn{2}{|l|}{DMAPG<1:0>} & - & - & \multicolumn{2}{|l|}{CPUPG<1:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
bit 31-26 Unimplemented: Read as ' 0 '
bit 25-24 ADCPG<1:0>: ADC Permission bits
The Bus Initiator has access to access controlled memory regions as defined by the bus structure's permission group SFRs for RDPER and WRPER.
11 = Read access if RDPER<3> = 1; write access if WRPER<3> \(=1\)
\(10=\) Read access if RDPER<2> = 1; write access if WRPER<2> \(=1\)
01 = Read access if RDPER<1> = 1; write access if WRPER \(<1>=1\)
\(00=\) Read access if RDPER<0> = 1; write access if WRPER<0> \(=1\)
bit 23-22 FCPG<1:0>: Flash Control Permission Group bits
Same definition as bits 25-24.
bit 21-20 Unimplemented: Read as ' 0 '
bit 19-18 CAN4G<1:0>: CAN4 Module Permission Group bits Same definition as bits 25-24.
bit 17-16 CAN3PG<1:0>: CAN3 Module Permission Group bits Same definition as bits 25-24.
bit 15-14 CAN2PG<1:0>: CAN2 Module Permission Group bits Same definition as bits 25-24.
bit 13-12 CAN1PG<1:0>: CAN1 Module Permission Group bits Same definition as bits 25-24.
bit 11-10 USB2PG<1:0>: USB2 Module Permission Group bits Same definition as bits 25-24.
bit 9-8 USB1PG<1:0>: USB1 Module Permission Group bits Same definition as bits 25-24.
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-4 DMAPG<1:0>: DMA Module Permission Group bits Same definition as bits 25-24.
bit 3-2 Unimplemented: Read as ' 0 '
bit 1-0 CPUPG<1:0>: CPU Permission Group bits
Same definition as bits 25-24.

\section*{PIC32MK GP/MC Family}

REGISTER 33-9: CFGCON2: EE DATA AND OP AMP CONFIGURATION REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 29/21/13/5 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 28/20/12/4 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 26/18/10/2 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{23:16} & U-0 & U-0 & U-0 & R/W-0 & U-0 & R/W-0 & R/W-0 & RW-0 \\
\hline & - & - & - & ENPGA5 & - & ENPGA3 & ENPAG2 & ENPGA1 \\
\hline \multirow[b]{2}{*}{15:8} & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & - & - & - & - & - & - & - & - \\
\hline \multirow[b]{2}{*}{7:0} & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & \multicolumn{8}{|c|}{EEWS<7:0>} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(r=\) Reserved bit & \(P=\) Programmable bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-21 Unimplemented: Read as ' 0 ’
bit 20 ENPGA5: Enable Op amp 5 to PGA Mode bit
1 = Op amp enable 1x gain mode, 2-terminal buffer mode operation
\(0=\) Op amp 3-terminal standard operation (default)
bit 19 Unimplemented: Read as ' 0 '
bit 18 ENPGA3: Enable Op amp 3 to PGA Mode bit
1 = Op amp enable 1x gain mode, 2-terminal buffer mode operation \(0=\) Op amp 3-terminal standard operation (default)
bit 17 ENPGA2: Enable Op amp 2 to PGA Mode bit
1 = Op amp enable 1x gain mode, 2-terminal buffer mode operation
\(0=\) Op amp 3-terminal standard operation (default)
bit 16 ENPGA1: Enable Op amp 1 to PGA Mode bit
1 = Op amp enable 1x gain mode, 2-terminal buffer mode operation
\(0=\) Op amp 3-terminal standard operation (default)
bit 15-8 Unimplemented: Read as ' 0 '
bit 7-0 EEWS<7:0>: Read Access Count bits
These bits indicate the number of clock cycles for a read access.
Note: The EEWS<7:0> bits must be initialized before any user application EEDATA accesses are attempted. Refer to the following table.
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
DATA EE Wait States \\
EEWS \(<7: 0>\) bits are equal to:
\end{tabular} & \begin{tabular}{c} 
PBCLK2 \(\boldsymbol{=}\) \\
(FSYSCLK / PBDIV \(<6: 0>\) \\
(PB2DIV<6:0>))
\end{tabular} \\
\hline 0 & \(0-39 \mathrm{MHz}\) \\
\hline 1 & \(40-59 \mathrm{MHz}\) \\
\hline 2 & \(60-79 \mathrm{MHz}\) \\
\hline 3 & \(80-97 \mathrm{MHz}\) \\
\hline 4 & \(98-117 \mathrm{MHz}\) \\
\hline 5 & \(118-120 \mathrm{MHz}\) \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

REGISTER 33-10: DEVID: DEVICE AND REVISION ID REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 24/16/8/0 }
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R & R & R & R & R & R & R & R \\
\hline & \multicolumn{4}{|c|}{\(\mathrm{VER}<3: 0>\) (1)} & \multicolumn{4}{|c|}{DEVID<27:24> \({ }^{(1)}\)} \\
\hline \multirow[b]{2}{*}{23:16} & R & R & R & R & R & R & R & R \\
\hline & \multicolumn{8}{|c|}{DEVID<23:16> \({ }^{(1)}\)} \\
\hline \multirow[b]{2}{*}{15:8} & R & R & R & R & R & R & R & R \\
\hline & \multicolumn{8}{|c|}{DEVID<15:8> \({ }^{(1)}\)} \\
\hline \multirow[b]{2}{*}{7:0} & R & R & R & R & R & R & R & R \\
\hline & \multicolumn{8}{|c|}{DEVID<7:0> \({ }^{(1)}\)} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 31-28 VER<3:0>: Revision Identifier bits \({ }^{(1)}\)
bit 27-0 DEVID<27:0>: Device ID \({ }^{(1)}\)

Note 1: See the "PIC32 Flash Programming Specification" (DS60001145) for a list of Revision and Device ID values.

REGISTER 33-11: DEVADCx: DEVICE ADC CALIBRATION REGISTER ' \(x\) ' ( \(x\) ' \(=0-5,7\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
27 / 19 / 11 / 3
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
26 / 18 / 10 / 2
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
25 / 17 / 9 / 1
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow{2}{*}{31:24} & R & R & R & R & R & R & R & R \\
\hline & \multicolumn{8}{|c|}{ADCAL<31:24>} \\
\hline \multirow[t]{2}{*}{23:16} & R & R & R & R & R & R & R & R \\
\hline & \multicolumn{8}{|c|}{ADCAL<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R & R & R & R & R & R & R & R \\
\hline & \multicolumn{8}{|c|}{ADCAL<15:8>} \\
\hline \multirow{2}{*}{7:0} & R & R & R & R & R & R & R & R \\
\hline & \multicolumn{8}{|c|}{ADCAL<7:0>} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{llll|}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
bit 31-0 ADCAL<31:0>: Calibration Data for the ADC Module bits
Before enabling the ADC, the user application must initialize the ADC calibration values by copying them from the factory programmed DEVADCx Flash locations starting at 0xBFC45000 into the ADCxCFG registers starting at 0xBF887D00, respectively. Refer to 25.0 " 12 -bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)" for more information.

\section*{PIC32MK GP/MC Family}

REGISTER 33-12: DEVSNx: DEVICE SERIAL NUMBER REGISTER ' \(x\) ' ('x' = 0-3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Bit Range & \[
\begin{gathered}
\text { Bit } \\
31 / 23 / 15 / 7
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
30 / 22 / 14 / 6
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
29 / 21 / 13 / 5
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
28 / 20 / 12 / 4
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 27/19/11/3 }
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline \text { Bit } \\
26 / 18 / 10 / 2
\end{array}
\] & \[
\begin{gathered}
\text { Bit } \\
\text { 25/17/9/1 }
\end{gathered}
\] & \[
\begin{gathered}
\text { Bit } \\
24 / 16 / 8 / 0
\end{gathered}
\] \\
\hline \multirow[b]{2}{*}{31:24} & R & R & R & R & R & R & R & R \\
\hline & \multicolumn{8}{|c|}{SN<31:24>} \\
\hline \multirow[t]{2}{*}{23:16} & R & R & R & R & R & R & R & R \\
\hline & \multicolumn{8}{|c|}{SN<23:16>} \\
\hline \multirow[b]{2}{*}{15:8} & R & R & R & R & R & R & R & R \\
\hline & \multicolumn{8}{|c|}{SN<15:8>} \\
\hline \multirow[t]{2}{*}{7:0} & R & R & R & R & R & R & R & R \\
\hline & \multicolumn{8}{|c|}{SN<7:0>} \\
\hline
\end{tabular}

bit 31-0 \(\mathbf{S N}<\mathbf{3 1 : 0 >}\) : Device Unique Serial Number bits
These registers contain a value, programmed during factory production test, that is unique to each unit and are user read only. These values are persistent and not erased even when a new application code is programmed into the device. These values can be used if desired as an encryption key in combination with the Microchip encryption library.

\subsection*{33.3 On-Chip Voltage Regulator}

The core and digital logic for all PIC32MK GP/MC devices is designed to operate at a nominal 1.2 V . To simplify system designs, devices in the PIC32MK GP/ MC family incorporate an on-chip regulator providing the required core logic voltage from VDD.

\subsection*{33.3.1 ON-CHIP REGULATOR AND POR}

It takes a fixed delay for the on-chip regulator to generate an output. During this time, designated as TPU, code execution is disabled. TPU is applied every time the device resumes operation after any power-down, including Sleep mode.

\subsection*{33.3.2 ON-CHIP REGULATOR AND BOR}

PIC32MK GP/MC devices also have a simple brownout capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit ( \(\mathrm{RCON}<1>\) ). The brown-out voltage levels are specific in 36.1 "DC Characteristics".

\subsection*{33.4 On-chip Temperature Sensor}

PIC32MK GP/MC devices include a temperature sensor that provides accurate measurement of a device's junction temperature (see 36.2 "AC Characteristics and Timing Parameters" for more information).
The temperature sensor is connected to the ADC module and can be measured using the shared S\&H circuit (see 25.0 "12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)" for more information).

\subsection*{33.5 Programming and Diagnostics}

PIC32MK GP/MC devices provide a complete range of programming and diagnostic features that can increase the flexibility of any application using them. These features allow system designers to include:
- Simplified field programmability using two-wire In-Circuit Serial Programming \({ }^{\text {TM }}\) (ICSP \({ }^{\text {TM }}\) ) interfaces
- Debugging using ICSP
- Programming and debugging capabilities using the EJTAG extension of JTAG
- JTAG boundary scan testing for device and board diagnostics
PIC32MK devices incorporate two programming and diagnostic modules, and a trace controller, that provide a range of functions to the application developer.

FIGURE 33-1: BLOCK DIAGRAM OF PROGRAMMING, DEBUGGING AND TRACE PORTS


\section*{PIC32MK GP/MC Family}

\section*{NOTES:}

\subsection*{34.0 INSTRUCTION SET}

The PIC32MK GP/MC family instruction set complies with the MIPS32 \({ }^{\circledR}\) Release 5 instruction set architecture. The PIC32MK GP/MC device family does not support the following features:
- Core extend instructions
- Coprocessor 1 instructions
- Coprocessor 2 instructions
\[
\begin{array}{ll}
\text { Note: } & \text { Refer to "MIPS32 }{ }^{\circledR} \text { Architecture for } \\
& \text { Programmers Volume II: The MIPS32 } \\
\\
\text { Instruction Set" at www.imgtec.com for } \\
& \text { more information. }
\end{array}
\]

\section*{PIC32MK GP/MC Family}

\section*{NOTES:}

\section*{PIC32MK GP/MC Family}

\subsection*{35.0 DEVELOPMENT SUPPORT}

The \(\mathrm{PIC}^{\circledR}\) microcontrollers (MCU) and dsPIC \({ }^{\circledR}\) digital signal controllers (DSC) are supported with a full range of software and hardware development tools:
- Integrated Development Environment
- MPLAB \({ }^{\circledR}\) X IDE Software
- Compilers/Assemblers/Linkers
- MPLAB XC Compiler
- MPASM \({ }^{\text {TM }}\) Assembler
- MPLINK \({ }^{\text {TM }}\) Object Linker/ MPLIB \({ }^{\text {TM }}\) Object Librarian
- MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
- MPLAB X SIM Software Simulator
- Emulators
- MPLAB REAL ICE \({ }^{\text {TM }}\) In-Circuit Emulator
- In-Circuit Debuggers/Programmers
- MPLAB ICD 3
- PICkit \({ }^{\text {TM }} 3\)
- Device Programmers
- MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

\subsection*{35.1 MPLAB X Integrated Development Environment Software}

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows \({ }^{\circledR}\), Linux and Mac OS \({ }^{\circledR} \mathrm{X}\). Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for highperformance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.
Feature-Rich Editor:
- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- Live parsing

User-Friendly, Customizable Interface:
- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window

Project-Based Workspaces:
- Multiple projects
- Multiple tools
- Multiple configurations
- Simultaneous debugging sessions

File History and Bug Tracking:
- Local file history feature
- Built-in support for Bugzilla issue tracker

\section*{PIC32MK GP/MC Family}

\subsection*{35.2 MPLAB XC Compilers}

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:
- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

\subsection*{35.3 MPASM Assembler}

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.
The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel \({ }^{\circledR}\) standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.
The MPASM Assembler features include:
- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

\subsection*{35.4 MPLINK Object Linker/ MPLIB Object Librarian}

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.
The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.
The object linker/library features include:
- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

\subsection*{35.5 MPLAB Assembler, Linker and Librarian for Various Device Families}

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:
- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

\subsection*{35.6 MPLAB X SIM Software Simulator}

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.
The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

\subsection*{35.7 MPLAB REAL ICE In-Circuit Emulator System}

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.
The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, LowVoltage Differential Signal (LVDS) interconnection (CAT5).
The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

\subsection*{35.8 MPLAB ICD 3 In-Circuit Debugger System}

The MPLAB ICD 3 In -Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.
The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

\subsection*{35.9 PICkit 3 In-Circuit Debugger/ Programmer}

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming \({ }^{\text {TM }}\) (ICSP \({ }^{\text {TM }}\) ).

\subsection*{35.10 MPLAB PM3 Device Programmer}

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display ( \(128 \times 64\) ) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

\section*{PIC32MK GP/MC Family}

\subsection*{35.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits}

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.
The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.
In addition to the PICDEM \(^{\text {™ }}\) and dsPICDEM \({ }^{\text {TM }}\) demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ \({ }^{\circledR}\) security ICs, CAN, IrDA \({ }^{\circledR}\), PowerSmart battery management, SEEVAL \({ }^{\circledR}\) evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.
Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.
Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

\subsection*{35.12 Third-Party Development Tools}

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.
- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent \({ }^{\circledR}\) and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika \({ }^{\circledR}\)

\subsection*{36.0 ELECTRICAL CHARACTERISTICS}

This section provides an overview of the PIC32MK GP/MC electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.
Absolute maximum ratings for the PIC32MK GP/MC devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.
Absolute Maximum Ratings(See Note 1)
Ambient temperature under bias ..... \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage temperature ..... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Voltage on VdD with respect to Vss ..... -0.3 V to +4.0 V
Voltage on Vbat with respect to Vss ..... -0.3 V to +4.0 V
Voltage on VDD with respect to VUSB3V3 ..... Vusb3V3 -0.3 V to Vusb3V3 +0.3 V
Voltage on any pin that is not 5 V tolerant, with respect to Vss (Note 3). ..... -0.3 V to (VDD +0.3 V )
Voltage on any 5 V tolerant pin with respect to Vss when VDD \(\geq 2.3 \mathrm{~V}\) (Note 3) ..... -0.3 V to +5.5 V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3 V (Note 3) ..... -0.3 V to +3.6 V
Voltage on D+ or D- pin with respect to VUSB3V3 Vss -0.3V to Vusb3V3
-0.3 V to +5.5 V
Voltage on VBUS with respect to Vss
200 mA
Maximum current out of Vss pin(s) ..... 200 mA
Maximum current sunk/sourced by any \(4 x\) I/O pin (Note 4). ..... 15 mA
Maximum current sunk/sourced by any 8x I/O pin (Note 4). ..... 25 mA
Maximum current sunk by all ports ..... 150 mA
Maximum current sourced by all ports (Note 2). ..... 150 mA

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
Maximum allowable current is a function of device maximum power dissipation (see Table 36-2).
See the pin name tables (Table 3 and Table 5) for the 5 V tolerant pins.
4: Characterized, but not tested. Refer to parameters DO10, DO20, and DO20a for the \(4 x\) and \(8 x\) I/O pin lists.

\section*{PIC32MK GP/MC Family}

\subsection*{36.1 DC Characteristics}

TABLE 36-1: OPERATING MIPS VERSUS VOLTAGE
\begin{tabular}{|l|c|c|c|l|}
\hline \multirow{2}{*}{ Characteristic } & \begin{tabular}{c} 
VDD Range \\
(in Volts) \\
(Note 1)
\end{tabular} & \multirow{2}{*}{\begin{tabular}{c} 
Temp. Range \\
(in
\end{tabular}} & \multirow{2}{*}{ C) }
\end{tabular}

Note 1: Overall functional device operation at VBORMIN < VDD < VDDMIN is guaranteed, but not characterized. All device analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 36-5 for BOR values. Depending on the selected VBORMAX, the minimum VDD operating voltage will be either 2.2 V or 2.9 V based on the user application VBOR selection.

TABLE 36-2: THERMAL OPERATING CONDITIONS


TABLE 36-3: THERMAL PACKAGING CHARACTERISTICS
\begin{tabular}{|l|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Characteristics } & Symbol & Typ. & Max. & Unit & Notes \\
\hline \hline Package Thermal Resistance, 64-pin QFN \((9 \times 9 \times 0.9 \mathrm{~mm})\) & \(\theta \mathrm{JA}\) & 28 & - & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) & \(\mathbf{1}\) \\
\hline Package Thermal Resistance, 64-pin TQFP \((10 \times 10 \times 1 \mathrm{~mm})\) & \(\theta \mathrm{JA}\) & 55 & - & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) & \(\mathbf{1}\) \\
\hline Package Thermal Resistance, 100-pin TQFP \((12 \times 12 \times 1 \mathrm{~mm})\) & \(\theta \mathrm{JA}\) & 54 & - & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) & \(\mathbf{1}\) \\
\hline
\end{tabular}

Note 1: Junction to ambient thermal resistance, Theta-JA ( \(\theta \mathrm{JA}\) ) numbers are achieved by package simulations.

\section*{PIC32MK GP/MC Family}

TABLE 36-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.2V to 3.6V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param. No. & Symbol & Characteristics & Min. & Typ. & Max. & Units & Conditions \\
\hline \multicolumn{8}{|l|}{Operating Voltage} \\
\hline DC10 & Vdd & Supply Voltage (Note 1) & 2.2 & - & 3.6 & V & - \\
\hline DC12 & VDR & RAM Data Retention Voltage (Note 2) & 1.75 & - & - & V & - \\
\hline DC16 & VPOR & \begin{tabular}{l}
VDD Start Voltage \\
to Ensure Internal \\
Power-on Reset Signal (Note 3)
\end{tabular} & - & - & \[
\begin{aligned}
& \text { Vss + } \\
& 0.3 \mathrm{~V}
\end{aligned}
\] & V & - \\
\hline DC17 & SVDD & Vdd Rise Rate to Ensure Internal Power-on Reset Signal & 0.000011 & - & 1.1 & \(\mathrm{V} / \mu \mathrm{s}\) & 300 ms to \(3 \mu \mathrm{~s}\) \\
\hline DC18 & Vbat & Battery Supply Voltage & 2.3 & - & 3.6 & V & - \\
\hline DC19 & Vbatsw & Vdd to Vbat Switch Voltage & - & 1.4 & - & V & - \\
\hline
\end{tabular}

Note 1: Overall functional device operation at VBORMIN < VDD < VDDMIN is guaranteed, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 36-5 for BOR values.
2: \(\quad\) This is the limit to which VDD can be lowered without losing RAM data.
3: This is the limit to which VDD must be lowered to ensure Power-on Reset.

TABLE 36-5: ELECTRICAL CHARACTERISTICS: BOR
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{5}{|l|}{\[
\begin{aligned}
& \text { Standard Operating Conditions: } \mathbf{2 . 2 \mathrm { V }} \text { to } \mathbf{3 . 6 \mathrm { V }} \\
& \text { (unless otherwise stated) } \\
& \text { Operating temperature }-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C} \text { for Industrial } \\
& \\
& \qquad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C} \text { for Extended }
\end{aligned}
\]} \\
\hline Param. No. & Symbol & Characteristics & Min. \({ }^{(1)}\) & Typ. & Max. & Units & Conditions \\
\hline BO10a & Vbor & BOR Event on VDD transition high-to-low (Note 2) & 2.735 & - & 2.880 & V & If any OPAxMD bit (PMD2) \(=0\) (OPAMPx Enb) \\
\hline & & & 2.010 & - & 2.129 & V & If all OPAxMD bits \((P M D 2)=1\) (by default, all Op amps are disabled on any reset) \\
\hline B010b & Vbat & BOR Event on Vbat & 1.35 & - & 2.0 & V & - \\
\hline
\end{tabular}

Note 1: Parameters are for design guidance only and are not tested in manufacturing.
2: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN.

\section*{PIC32MK GP/MC Family}

TABLE 36-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD RUN CURRENT WITH PERIPHERAL CLOCKS ENABLED \()^{(1,2)}\)
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{2}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.2V to 3.6V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Parameter No. & Typical \({ }^{(3)}\) & Maximum & Units & Conditions \\
\hline \multicolumn{5}{|l|}{Operating Current (Idd Run Current With Peripheral Clocks Enabled) (Note 1,2)} \\
\hline DC20 & 4 & 24 & mA & 4 MHz (Note 2,4) \\
\hline DC21 & 6 & 25 & mA & 10 MHz (Note 2,4) \\
\hline DC22 & 20 & 40 & mA & 60 MHz (Note 2,4) \\
\hline DC23 & 25 & 45 & mA & 80 MHz (Note 2,4) \\
\hline DC25 & 37 & 55 & mA & 120 MHz (Note 2,4) \\
\hline \multicolumn{5}{|l|}{Operating Current (IdD CPU Only Run Current With Peripheral Clocks Disabled) (Note 1,2)} \\
\hline DC20A & 3 & 13 & mA & 4 MHz (Note 4,5) \\
\hline DC21A & 5 & 15 & mA & 10 MHz (Note 4,5) \\
\hline DC22A & 16 & 26 & mA & 60 MHz (Note 4,5) \\
\hline DC23A & 20 & 31 & mA & 80 MHz (Note 4,5) \\
\hline DC25A & 30 & 41 & mA & 120 MHz (Note 4,5) \\
\hline
\end{tabular}

Note 1: A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.
2: The test conditions for IDD measurements are as follows:
- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz ) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL is disabled, VUSB3V3 is connected to VDD
- PBCLKx divisor = 1:2 (' \(x\) ' =/= 1,6,7), PBCLK6 = 1:4, PBCLK1 and PBCLK7 = 1:1
- CPU, Program Flash, and SRAM data memory are operational, Program Flash memory Wait states are equal to seven (default)
- Prefetch module is enabled
- No peripheral modules are operating, (ON bit \(=0\) ), and the associated PMD bit is '0' (clocks enabled)
- WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- \(\overline{\mathrm{MCLR}}=\mathrm{VDD}\)
- CPU executing while(1) statement from Flash
- RTCC and JTAG are disabled
- IOANCPEN (CFGCON<7>) \(=0\), I/O Analog Charge Pump disabled
- AICPMPEN (ADCCON1><12>) \(=0\), ADC Input Charge Pump disabled

3: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
4: This parameter is characterized, but not tested in manufacturing.
5: Note 2 applies with the following exceptions:
- Prefetch disabled
- Prefetch cache disabled
- PMDx = 1 (all bits set)
- PB2, 3, 4, 5, \(6=\) OFF
- \(\mathrm{PB} 1=1: 128\)

TABLE 36-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{2}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.2V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Parameter No. & Typical \({ }^{(2)}\) & Maximum & Units & Conditions \\
\hline \multicolumn{5}{|l|}{Idle Current (IIDLE): Core Off, Clock on Base Current (Note 1)} \\
\hline DC30a & 3 & 13 & mA & 4 MHz (Note 3) \\
\hline DC31a & 4 & 15 & mA & 10 MHz \\
\hline DC32a & 13 & 23 & mA & 60 MHz (Note 3) \\
\hline DC33a & 25 & 35 & mA & 120 MHz (Note 3) \\
\hline
\end{tabular}

Note 1: The test conditions for IIDLE current measurements are as follows:
- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz ) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL is disabled, Vusb3v3 is connected to Vdd
- PBCLKx divisor = 1:2 ( \(x\) ' \(=/=1,6,7\) ), PBCLK6 = 1:4, PBCLK1 and PBCLK7 \(=1: 1\)
- CPU is in Idle mode (CPU core Halted)
- Prefetch module is disabled
- No peripheral modules are operating, (ON bit = 0), and the associated PMD bit is '0’ (i.e., clocks enabled)
- WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- \(\overline{\mathrm{MCLR}}=\mathrm{VDD}\)
- RTCC and JTAG are disabled
- IOANCPEN (CFGCON<7>) = 0, l/O Analog Charge Pump disabled
- AICPMPEN (ADCCON1><12>) = 0, ADC Input Charge Pump disabled

2: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
3: This parameter is characterized, but not tested in manufacturing.

\section*{PIC32MK GP/MC Family}

TABLE 36-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)
\begin{tabular}{|c|c|c|c|c|c|}
\hline DC CHAR & TERISTICS & & \multicolumn{3}{|l|}{Standard Operating Conditions: 2.2 V to 3.6 V (unless otherwise stated) Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended} \\
\hline Param. No. & Typical \({ }^{(2)}\) & Maximum & Units & & Conditions \\
\hline \multicolumn{6}{|l|}{Power-Down Current (IPD) (Note 1)} \\
\hline DC40k & 400 & 1200 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) & \multirow{4}{*}{Base Power-Down Sleep} \\
\hline DC401 & 600 & 1200 & \(\mu \mathrm{A}\) & \(+25^{\circ} \mathrm{C}\) & \\
\hline DC40m & 1.8 & 6 & mA & \(+85^{\circ} \mathrm{C}\) & \\
\hline DC40o & 4.5 & 10 & mA & \(+125^{\circ} \mathrm{C}\) & \\
\hline DC41 & 6 & 40 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\) & Deep Sleep \\
\hline DC42 & 6 & 40 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\) & VBAT \\
\hline \multicolumn{6}{|l|}{Module Differential Current} \\
\hline DC41e & 5 & - & \(\mu \mathrm{A}\) & 3.6 V & Watchdog Timer Current: \(\Delta\) IWDT (Note 3) \\
\hline DC42e & 25 & - & \(\mu \mathrm{A}\) & 3.6 V & RTCC + Timer1 w/32 kHz Crystal: \(\Delta\) IRTCC (Note 3) \\
\hline DC43d & 3 & - & mA & 3.6 V & ADC: \({ }^{\text {IIADC }}\) (Note 3, 4) \\
\hline
\end{tabular}

Note 1: The test conditions for IPD current measurements are as follows:
Sleep:
- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz ) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot \(<100 \mathrm{mV}\) required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL is disabled, VUSB3V3 is connected to VDD
- PBCLKx divisor = 1:2 (' \(x\) ' =/= 1,6,7), PBCLK6 = 1:4, PBCLK1 and PBCLK7 = 1:1
- CPU is in Sleep mode
- Prefetch module is disabled
- No peripheral modules are operating, (ON bit = 0), and the associated PMD bit is ' 0 ' (i.e., clocks enabled)
- WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- \(\overline{\mathrm{MCLR}}=\mathrm{VDD}\)
- RTCC and JTAG are disabled
- Voltage regulator is in Stand-by mode (VREGS = 0)
- IOANCPEN (CFGCON<7>) = 0, I/O Analog Charge Pump disabled
- AICPMPEN (ADCCON1><12>) \(=0\), ADC Input Charge Pump disabled

Deep Sleep Base plus Sleep:
- DSCON = POR state
- UPLLEN (DEVCFG2<31>) = 1 (PLL disabled)
- FSDEN (DEVCFG2<28>) = 1 (Deep Sleep enabled)
- DSWDTEN (DEVCFG2<27>) \(=0\) (Deep Sleep Watchdog disabled)
- DSBOREN (DEVCFG2<20>) \(=0\) (Deep Sleep BOR disabled)
- VBATBOREN (DEVCFG2<19>) \(=0\) (VBAT BOR disabled)

Deep Sleep with DSWDT:
- Deep Sleep Base plus DSWDTEN (DEVCFG2<27>) = 1 (Deep Sleep Watchdog enabled)

2: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
3: The \(\Delta\) current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
4: Voltage regulator is operational (VREGS = 1)

\section*{TABLE 36-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.2 V to 3.6 V (unless otherwise stated) \\
Operating temperature \(\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param. No. & Symbol & Characteristics & Min. & Typ. \({ }^{(1)}\) & Max. & Units & Conditions \\
\hline DI10 & VIL & Input Low Voltage I/O Pins with PMP I/O Pins & \[
\begin{aligned}
& \text { Vss } \\
& \text { Vss }
\end{aligned}
\] & - & \[
\begin{array}{|c|}
\hline 0.15 \mathrm{VDD} \\
0.2 \mathrm{VDD} \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] & \\
\hline DI20 & VIH & \begin{tabular}{l}
Input High Voltage I/O Pins not 5V-tolerant \({ }^{(5)}\) I/O Pins 5V-tolerant with PMP \({ }^{(5)}\) \\
I/O Pins 5V-tolerant \({ }^{(5)}\)
\end{tabular} & \[
\begin{gathered}
0.65 \text { VDD } \\
0.25 \text { VDD }+0.8 \mathrm{~V} \\
0.65^{*} \text { VDD }
\end{gathered}
\] & - & \[
\begin{gathered}
\text { VDD } \\
5.5 \\
5.5
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& \text { (Note 4,6) } \\
& \text { (Note 4,6) }
\end{aligned}
\] \\
\hline DI30 & ICNPU & Change Notification Pull-up Current & -450 & - & -50 & \(\mu \mathrm{A}\) & \[
\begin{aligned}
& \text { VDD }=3.3 \mathrm{~V}, \mathrm{~V} \text { PIN }=\mathrm{VsS} \\
& \text { (Note 3,6) }
\end{aligned}
\] \\
\hline DI31 & ICNPD & Change Notification Pull-down Current \({ }^{(4)}\) & 50 & - & 450 & \(\mu \mathrm{A}\) & VDD \(=3.3 \mathrm{~V}, \mathrm{VPIN}=\mathrm{VDD}\) \\
\hline \[
\begin{aligned}
& \text { DI50 } \\
& \text { DI51 } \\
& \text { DI55 } \\
& \text { DI56 }
\end{aligned}
\] & IIL & \begin{tabular}{l}
Input Leakage Current (Note 3) \\
I/O Ports \\
Analog Input Pins
\[
\overline{\mathrm{MCLR}}^{(\mathbf{2})}
\]
OSC1
\end{tabular} & \[
\begin{aligned}
& - \\
& - \\
& -
\end{aligned}
\] & \[
\begin{aligned}
& - \\
& - \\
& -
\end{aligned}
\] & \[
\begin{aligned}
& \pm 1 \\
& \pm 1 \\
& \pm 1 \\
& \pm 1
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} & Vss \(\leq\) VPIN \(\leq\) VDD, Pin at high-impedance Vss \(\leq\) VPIN \(\leq\) VDD, Pin at high-impedance Vss \(\leq\) VPIN \(\leq\) VDD VSS \(\leq\) VPIN \(\leq\) VDD, HS mode \\
\hline
\end{tabular}

Note 1: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
2: The leakage current on the \(\overline{M C L R}\) pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
3: Negative current is defined as current sourced by the pin.
4: This parameter is characterized, but not tested in manufacturing.
5: See the pin name tables (Table 3 and Table 5) for the 5 V -tolerant pins.
6: The VIH specifications are only in relation to externally applied inputs, and not with respect to the userselectable internal pull-ups. External open drain input signals utilizing the internal pull-ups of the PIC32 device are guaranteed to be recognized only as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the minimum value of ICNPU. For External "input" logic inputs that require a pull-up source, to guarantee the minimum VIH of those components, it is recommended to use an external pull-up resistor rather than the internal pull-ups of the PIC32 device.

\section*{PIC32MK GP/MC Family}

TABLE 36-10: DC CHARACTERISTICS: I/O PIN INPUT INJECTION CURRENT SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline DC CHA & RACTER & ISTICS & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.2 V to 3.6 V (unless otherwise stated) \\
Operating temperature \(\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param. No. & Symbol & Characteristics & Min. & Typ. \({ }^{(1)}\) & Max. & Units & Conditions \\
\hline DI60a & IICL & Input Low Injection Current & 0 & - & \(-5^{(2,5)}\) & mA & This parameter applies to all pins, with the exception of RB10. Maximum IICH current for this exception is 0 mA . \\
\hline DI60b & IICH & Input High Injection Current & 0 & - & \(+5^{(3,4,5)}\) & mA & This parameter applies to all pins, with the exception of all 5 V tolerant pins, SOSCI, SOSCO, OSC1, OSC2, D-, D+, RTCC, and RB10. Maximum IICH current for these exceptions is 0 mA . \\
\hline DI60c & ¿IICT & Total Input Injection Current (sum of all I/O and control pins) & \(-20^{(6)}\) & - & \(+20^{(6)}\) & mA & Absolute instantaneous sum of all \(\pm\) input injection currents from all I/O pins \((\mid\) IICL \(+\mid\) IICH | \() \leq \sum\) IICT \\
\hline
\end{tabular}

Note 1: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
2: VIL source < (Vss - 0.3). Characterized but not tested.
3: \(\quad\) VIH source \(>(\mathrm{VDD}+0.3)\) for non- 5 V tolerant pins only.
4: Digital 5 V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
5: Injection currents \(>|0|\) can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD +0.3 ) or VIL source < (Vss - 0.3)).
6: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 2, IICL = (((Vss - 0.3) - VIL source) / Rs). If Note 3, IICH = ((IICH source - (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss - 0.3 ) \(\leq\) Vsource \(\leq(\) VDD + \(0.3)\), injection current \(=0\).

\section*{PIC32MK GP/MC Family}

TABLE 36-11: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{5}{|l|}{\[
\begin{aligned}
& \text { Standard Operating Conditions: } \mathbf{2 . 2 V} \text { to } \mathbf{3 . 6 V} \\
& \text { (unless otherwise stated) } \\
& \text { Operating temperature }-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C} \text { for Industrial } \\
& \qquad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C} \text { for Extended }
\end{aligned}
\]} \\
\hline Param. & Sym. & Characteristic & Min. & Typ. & Max. & Units & Conditions \({ }^{(1)}\) \\
\hline \multirow[t]{2}{*}{DO10} & \multirow[t]{2}{*}{Vol} & \begin{tabular}{l}
Output Low Voltage \\
I/O Pins \\
4x Sink Driver Pins - \\
RA0, RA4, RA11, RA12, RA14, RA15 \\
RB0-RB3, RB8, RB9 \\
RC0, RC1, RC2, RC10, RC12, RC13 \\
RD8, RD12-RD15 \\
RE0, RE1, RE8, RE9 \\
RF5, RF6, RF7, RF9, RF10, RF12, RF13 \\
RG0, RG1, RG6-RG15
\end{tabular} & - & - & 0.4 & V & \(\mathrm{IOL} \leq 10 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V}\) \\
\hline & & \begin{tabular}{l}
Output Low Voltage I/O Pins: \\
8x Sink Driver Pins - \\
RA1, RA7, RA8, RA10 \\
RB4-RB7, RB10-RB15 \\
RC6, RC7, RC8, RC9, RC11, RC15 \\
RD1-RD6 \\
RE12-RE15 \\
RF0, RF1
\end{tabular} & - & - & 0.4 & V & \(\mathrm{IOL} \leq 15 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V}\) \\
\hline \multirow[t]{2}{*}{DO20} & \multirow[t]{2}{*}{VoH} & \begin{tabular}{l}
Output High Voltage \\
I/O Pins: \\
4x Source Driver Pins - \\
RA0, RA4, RA11, RA12, RA14, RA15 \\
RB0-RB3, RB8, RB9 \\
RC0, RC1, RC2, RC10, RC12, RC13 \\
RD8, RD12-RD15 \\
RE0, RE1, RE8, RE9 \\
RF5, RF6, RF7, RF9, RF10, RF12, RF13 \\
RG0, RG1, RG6-RG15
\end{tabular} & 2.4 & - & - & V & \(\mathrm{IOH} \geq-10 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V}\) \\
\hline & & \begin{tabular}{l}
Output High Voltage I/O Pins: \\
8x Source Driver Pins - \\
RA1, RA7, RA8, RA10 \\
RB4-RB7, RB10-RB15 \\
RC6, RC7, RC8, RC9, RC11, RC15 \\
RD1-RD6 \\
RE12-RE15 \\
RF0, RF1
\end{tabular} & 2.4 & - & - & V & \(\mathrm{IOH} \geq-15 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V}\) \\
\hline
\end{tabular}

Note 1: Parameters are characterized, but not tested.

\section*{PIC32MK GP/MC Family}

TABLE 36-11: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{5}{|l|}{\[
\begin{aligned}
& \text { Standard Operating Conditions: } 2.2 \mathrm{~V} \text { to } \mathbf{3 . 6 \mathrm { V }} \\
& \text { (unless otherwise stated) } \\
& \text { Operating temperature }-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C} \text { for Industrial } \\
& \qquad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C} \text { for Extended }
\end{aligned}
\]} \\
\hline Param. & Sym. & Characteristic & Min. & Typ. & Max. & Units & Conditions \({ }^{(1)}\) \\
\hline \multirow{6}{*}{DO20a} & \multirow{6}{*}{VoH 1} & \multirow[t]{3}{*}{\begin{tabular}{l}
Output High Voltage I/O Pins: \\
\(4 x\) Source Driver Pins - \\
RA0, RA4, RA11, RA12, RA14, RA15 \\
RB0-RB3, RB8, RB9 \\
RC0, RC1, RC2, RC10, RC12, RC13 \\
RD8, RD12-RD15 \\
RE0, RE1, RE8, RE9 \\
RF5, RF6, RF7, RF9, RF10, RF12, RF13 RG0, RG1, RG6-RG15
\end{tabular}} & 1.5 & - & - & V & \(\mathrm{IOH} \geq-14 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V}\) \\
\hline & & & 2.0 & - & - & V & \(\mathrm{IOH} \geq-12 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V}\) \\
\hline & & & 3.0 & - & - & V & \(\mathrm{IOH} \geq-7 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V}\) \\
\hline & & \multirow[t]{3}{*}{\begin{tabular}{l}
Output High Voltage I/O Pins: \\
8x Source Driver Pins 8x Source Driver Pins RA1, RA7, RA8, RA10 RB4-RB7, RB10-RB15 RC6, RC7, RC8, RC9, RC11, RC15 RD1-RD6 RE12-RE15 RF0, RF1
\end{tabular}} & 1.5 & - & - & V & \(\mathrm{IOH} \geq-22 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V}\) \\
\hline & & & 2.0 & - & - & V & \(\mathrm{IOH} \geq-18 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V}\) \\
\hline & & & 3.0 & - & - & V & \(\mathrm{IOH} \geq-10 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V}\) \\
\hline
\end{tabular}

Note 1: Parameters are characterized, but not tested.

\section*{PIC32MK GP/MC Family}

TABLE 36-12: DC CHARACTERISTICS: PROGRAM MEMORY
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS \({ }^{(3)}\)} & \multicolumn{5}{|l|}{\begin{tabular}{|l|l} 
Standard Operating Conditions: 2.2V to 3.6V \\
(unless otherwise stated) \\
Operating temperature \(\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
& \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param. No. & Sym. & Characteristics & Min. & Typ. \({ }^{(1)}\) & Max. & Units & Conditions \\
\hline D130 & Ep & Cell Endurance & 20,000 & - & - & E/W & - \\
\hline D131 & VPR & Vdd for Read & Vddmin & - & Vddmax & V & - \\
\hline D132 & Vpew & VDD for Erase or Write & Vddmin & - & Vddmax & V & - \\
\hline D134 & Tretd & Characteristic Retention & 20 & - & - & Year & - \\
\hline D135 & IDDP & Supply Current during Programming & - & - & 30 & mA & - \\
\hline D136 & TRW & Row Write Cycle Time (Notes 2, 4) & - & 72000 & - & FRC Cycles & - \\
\hline D137 & TQWW & Quad Word Write Cycle Time (Note 4) & - & 773 & - & FRC Cycles & - \\
\hline D138 & Tww & Word Write Cycle Time (Note 4) & - & 135 & - & FRC Cycles & - \\
\hline D139 & TCE & Chip Erase Cycle Time (Note 4) & - & 403200 & - & FRC Cycles & - \\
\hline D140 & TPFE & Combined Upper Plus Lower Flash Panels Erase Cycle Time (both Boot Flash excluded) (Note 4) & - & 256909 & - & FRC Cycles & - \\
\hline D141 & TPbe & Single Panel Flash Erase Cycle Time (either Upper or Lower Panel, excluding both Boot Flash) (Note 4) & - & 134400 & - & FRC Cycles & - \\
\hline D142 & TPGE & Page Erase Cycle Time (Note 4) & - & 134400 & - & FRC Cycles & - \\
\hline D143 & Tflpu & NVM Power-up Delay & - & - & 10 & \(\mu \mathrm{s}\) & - \\
\hline
\end{tabular}

Note 1: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated.
2: The minimum PBCLK5 for row programming is 4 MHz .
3: Refer to the "PIC32 Flash Programming Specification" (DS60001145) for operating conditions during programming and erase cycles.
4: This parameter depends on FRC accuracy (see Table 36-17) and FRC tuning values (see the OSCTUN register: Register 9-2).

TABLE 36-13: DC CHARACTERISTICS: PROGRAM FLASH MEMORY WAIT STATES
\begin{tabular}{|c|c|c|c|}
\hline DC CHARACTERISTICS & \multicolumn{3}{|l|}{\begin{tabular}{|l}
\hline \begin{tabular}{l} 
Standard Operating Conditions: \(\mathbf{2 . 2 V}\)
\end{tabular} to \(\mathbf{3 . 6 V}\) \\
(unless otherwise stated) \\
Operating temperature \\
\hline
\end{tabular}} \\
\hline Required Flash Wait States \({ }^{(1)}\) & FSYSCLK & Units & Conditions \\
\hline 1 Wait states 3 Wait states & \[
\begin{aligned}
& 0<S Y S C L K \leq 60 \\
& 60<S Y S C L K \leq 120 \\
& \hline
\end{aligned}
\] & MHz & - \\
\hline
\end{tabular}

Note 1: To use Wait states, the Prefetch module must be enabled (PREFEN<1:0> \(\neq 00\) ) and the PFMWS<2:0> bits must be written with the desired Wait state value.

\section*{PIC32MK GP/MC Family}

\subsection*{36.2 AC Characteristics and Timing Parameters}

The information contained in this section defines PIC32MK GP/MC device AC characteristics and timing parameters.

FIGURE 36-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS

Load Condition 1 - for all pins except OSC2 Load Condition 2 - for OSC2 (in EC mode)

\(R \mathrm{~L}=464 \Omega\)

TABLE 36-14: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.2V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param. No. & Symbol & Characteristics & Min. & Typ. \({ }^{(1)}\) & Max. & Units & Conditions \\
\hline DO56 & CL & All I/O pins & - & - & 50 & pF & - \\
\hline
\end{tabular}

Note 1: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.

\section*{PIC32MK GP/MC Family}

FIGURE 36-2: EXTERNAL CLOCK TIMING


TABLE 36-15: EXTERNAL CLOCK TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\[
\begin{aligned}
& \text { Standard Operating Conditions: } 2.2 \mathrm{~V} \text { to } \mathbf{3 . 6 \mathrm { V }} \\
& \text { (unless otherwise stated) } \\
& \text { Operating temperature }-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C} \text { for Industrial } \\
& \\
& \qquad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C} \text { for Extended }
\end{aligned}
\]} \\
\hline Param. No. & Symbol & Characteristics & Minimum & Typical \({ }^{(1)}\) & Maximum & Units & Conditions \\
\hline OS10 & Fosc & External CLKI Frequency (External clocks allowed only in EC and ECPLL modes) & DC & - & 64 & MHz & EC (Note 2,3) \\
\hline OS13 & & Oscillator Crystal Frequency & 4 & - & 24 & MHz & HS (Note 2,3) \\
\hline OS15 & & & 32 & 32.768 & 100 & kHz & Sosc (Note 2) \\
\hline OS20 & Tosc & Tosc \(=1 / \mathrm{Fosc}\) & - & - & - & - & See parameter OS10 for Fosc value \\
\hline OS30 & TosL, TosH & External Clock In (OSC1) High or Low Time & \(0.375 \times\) Tosc & - & \(0.675 \times\) Tosc & ns & EC (Note 2) \\
\hline OS31 & TosR, TosF & External Clock In (OSC1) Rise or Fall Time & - & - & 7.5 & ns & EC (Note 2) \\
\hline OS40 & Tost & Oscillator Start-up Timer Period (Only applies to HS, HSPLL, and Sosc Clock Oscillator modes) & - & 1024 & - & Tosc & (Note 2) \\
\hline OS41 & Tfscm & Primary Clock Fail Safe Time-out Period & - & 2 & - & ms & (Note 2) \\
\hline OS42 & Gm & External Oscillator Transconductance & - & 16 & - & mA/V & \[
\begin{aligned}
& \mathrm{VDD}=3.3 \mathrm{~V}, \\
& \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{HS} \\
& \text { (Note 2) }
\end{aligned}
\] \\
\hline
\end{tabular}

Note 1: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are characterized but are not tested.
2: This parameter is characterized, but not tested in manufacturing.
3: See parameter OS50 for PLL input frequency limitations.

\section*{PIC32MK GP/MC Family}

TABLE 36-16: SYSTEM PLL TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\[
\begin{array}{|l}
\hline \text { Standard Operating Conditions: } \mathbf{2 . 2 V} \text { to } \mathbf{3 . 6 V} \\
\text { (unless otherwise stated) } \\
\text { Operating temperature } \begin{array}{ll}
-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C} \text { for Industrial } \\
& -40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C} \text { for Extended }
\end{array} \\
\hline
\end{array}
\]} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. & Max. & Units & Conditions \\
\hline OS50 & FIN & PLL Input Frequency Range & 5 & - & 64 & MHz & - \\
\hline \multirow[t]{2}{*}{OS51} & \multirow[t]{2}{*}{Fsys} & \multirow[t]{2}{*}{System Frequency} & DC & - & 120 & MHz & USB module disabled \\
\hline & & & 30 & - & 120 & MHz & USB module enabled \\
\hline OS52 & Tlock & PLL Start-up Time (Lock Time) & - & - & 100 & \(\mu \mathrm{s}\) & - \\
\hline OS53 & DCLK & \[
\begin{array}{|l|}
\hline \text { CLKO Stability } \\
\text { (2) } \\
\text { (Period Jitter or Cumulative) }
\end{array}
\] & -0.25 & - & +0.25 & \% & Measured over 100 ms period \\
\hline OS54 & FVco & PLL Vco Frequency Range & 350 & - & 700 & MHz & FVco output frequency to PLLODIV output \\
\hline OS54a & FPLL & PLL Output Frequency Range & 10 & - & 120 & MHz & PLLODIV output frequency range \\
\hline OS54b & FPLLI & VCO Input Frequency Range & 5 & - & 64 & MHz & PLLIDIV output frequency range to FVco input \\
\hline OS55a & \multirow[t]{2}{*}{FPB} & \multirow[t]{2}{*}{Peripheral Bus Frequency} & DC & - & 120 & MHz & For PBCLKx, ' x ' \(=6\) \\
\hline OS55b & & & DC & - & 30 & MHz & For PBCLK6 \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.
2: This jitter specification is based on clock-cycle by clock-cycle measurements. To get the effective jitter for individual time-bases on communication clocks, use the following formula:
\[
\text { EffectiveJitter }=\frac{D_{\text {CLK }}}{\sqrt{\frac{\text { PBCLKX }}{\text { CommunicationClock }}}}
\]

For example, if \(\mathrm{PBCLKx}=100 \mathrm{MHz}\) and SPI bit rate \(=50 \mathrm{MHz}\), the effective jitter is as follows:
\[
\text { EffectiveJitter }=\frac{D_{C L K}}{\sqrt{\frac{100}{50}}}=\frac{D_{C L K}}{1.41}
\]

TABLE 36-17: INTERNAL FRC ACCURACY
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.2V to 3.6V (unless otherwise stated) \\
Operating temperature \(\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline \begin{tabular}{l}
Param. \\
No.
\end{tabular} & Characteristics & Min. & Typ. & Max. & Units & Conditions \\
\hline \multicolumn{7}{|l|}{Internal FRC Accuracy @ 8.00 MHz \({ }^{(1)}\)} \\
\hline \multirow[t]{2}{*}{F20} & \multirow[t]{2}{*}{FRC} & -5 & - & +5 & \% & \(0^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+70^{\circ} \mathrm{C}\) \\
\hline & & -10 & - & +10 & \% & \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Note 1: Frequency calibrated at \(25^{\circ} \mathrm{C}\) and 3.3 V . The TUN bits can be used to compensate for temperature drift.

TABLE 36-18: INTERNAL LPRC ACCURACY
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline AC CHA & RACTERISTICS & Stand (unles Opera & \begin{tabular}{l}
Oper \\
therw \\
temp
\end{tabular} & \begin{tabular}{l}
ng Co \\
stat \\
ture
\end{tabular} & \begin{tabular}{l}
ditions \\
\(0^{\circ} \mathrm{C} \leq\) \(0^{\circ} \mathrm{C} \leq\)
\end{tabular} & \begin{tabular}{l}
\[
2.2 \mathrm{~V} \text { to } 3.6 \mathrm{~V}
\] \\
\(\mathrm{A} \leq+85^{\circ} \mathrm{C}\) for Industrial A \(\leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular} \\
\hline Param. No. & Characteristics & Min. & Typ. & Max. & Units & Conditions \\
\hline \multicolumn{7}{|l|}{Internal LPRC @ 32.768 kHz \({ }^{(1)}\)} \\
\hline \multirow[t]{2}{*}{F21} & \multirow[t]{2}{*}{LPRC} & -8 & - & +8 & \% & \(0^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) \\
\hline & & -25 & - & +25 & \% & \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Note 1: Change of LPRC frequency as VDD changes.

\section*{PIC32MK GP/MC Family}

TABLE 36-19: DATA EEPROM MEMORY
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{4}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.2V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Sym. & Characteristics \({ }^{(1)}\) & Min. & Max. & Units & Comments \\
\hline DE10 & EP & Effective Write/Erase Cell Endurance & 160K & - & Cycles & Specified at TA \(=+125^{\circ} \mathrm{C}\) \\
\hline DE11 & TRETD & Characteristic Retention & 20 & - & Year & - \\
\hline DE12 & TACC & Read Access Time & - & \begin{tabular}{l}
176 / \\
PBCLK2 \\
Frequency
\end{tabular} & ns & PBCLK2 \(=\)
(FSYSCLK \(/\)
PB2DIV \(<\) PBDIV \(>\) ) \\
\hline DE13 & TDPD & Wake-up Time From Deep Power-down to Any Operation & 10 & - & \(\mu \mathrm{s}\) & - \\
\hline DE14 & TPROG & Program Time & 20 & 53 & \(\mu \mathrm{s}\) & - \\
\hline DE15 & Trcv & Program Recovery Time & 5 & - & \(\mu \mathrm{s}\) & - \\
\hline & & Page Erase Recovery Time & 50 & - & \(\mu \mathrm{s}\) & - \\
\hline DE16 & Terase & Page Erase Time & - & 20 & ms & - \\
\hline DE17 & Tsce & Bulk Erase Time & - & 20 & ms & - \\
\hline DE18 & TRW & Latency to Next Operation After Program/Erase & 2 & - & \(\mu \mathrm{s}\) & - \\
\hline DE19 & TPUWRITE & Power-up to Read/Program/ Erase Operation & 12 & - & \(\mu \mathrm{s}\) & - \\
\hline
\end{tabular}

Note 1: Timings are for reference only and are not user-configurable. All timing is enforced by hardware.

TABLE 36-20: DATA EEPROM WAIT STATES
\begin{tabular}{|c|c|}
\hline \begin{tabular}{c} 
DATA EE Wait States \\
EEWS \(<7: 0>\) \\
(CFGCON2<7:0 \(\boldsymbol{*})\) bits are Equal to:
\end{tabular} & PBCLK2<6:0> \(=(\) FSYSCLK / PB2DIV<6:0>) \\
\hline \hline 0 & \(0-39 \mathrm{MHz}\) \\
\hline 1 & \(40-59 \mathrm{MHz}\) \\
\hline 2 & \(60-79 \mathrm{MHz}\) \\
\hline 3 & \(80-97 \mathrm{MHz}\) \\
\hline 4 & \(98-117 \mathrm{MHz}\) \\
\hline 5 & \(118-120 \mathrm{MHz}\) \\
\hline
\end{tabular}

TABLE 36-21: COMPARATOR SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions (Note 2): 2.2V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. & Max. & Units & Comments \\
\hline CM30 & VIoff & Input Offset Voltage & -10 & - & 10 & mV & - \\
\hline CM31 & VICM & Input Common Mode Voltage & \[
\begin{gathered}
\text { AVss } \\
+0.9
\end{gathered}
\] & - & 2.5 V & V & - \\
\hline CM33 & TRESP & Large Signal Response Time & - & 50 & - & ns & \[
\text { VCM = VDD/2; } 200 \mathrm{mV}
\]
step \\
\hline CM36 & VHYST & Input Hysteresis Voltage & 48 & 120 & 192 & mV & - \\
\hline CM37 & Vgain & Open Loop Voltage Gain & - & 90 & - & dB & - \\
\hline CM38 & TSRESP & Small Signal Response Time & - & 100 & - & ns & \[
\mathrm{VCM}=\mathrm{VDD} / 2 ; 100 \mathrm{mV}
\] step \\
\hline CM39 & TRISE & Output Rise Time & - & 20 & - & ns & Refer to parameter DO56. \\
\hline CM40 & TFALL & Output Fall Time & - & 20 & - & ns & Refer to parameter DO56. \\
\hline CM41 & V I/P & Input Voltage Range & AVss & - & AVDD & V & - \\
\hline CM42 & ILKG & Input Leakage Control & - & See IIL in Table 36-9 & - & nA & - \\
\hline CM43 & Ton & Comparator Enabled to Output Valid & - & 10 & - & \(\mu \mathrm{s}\) & Comparator module is configured before setting the Comparator ON bit \\
\hline CM44 & TofF & Disable to outputs disabled & - & 100 & - & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized but not tested.

\section*{PIC32MK GP/MC Family}

FIGURE 36-3: I/O TIMING CHARACTERISTICS


TABLE 36-22: I/O TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{Standard Operating Conditions: 2.2V to \(\mathbf{3 . 6 V}\)
(unless otherwise stated)
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial
\[
-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C} \text { for Extended }
\]} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(2)}\) & Min. & Typ. \({ }^{(1)}\) & Max. & Units & Conditions \\
\hline \multirow[t]{4}{*}{DO31} & \multirow[t]{4}{*}{TIoR} & \multirow[t]{2}{*}{\begin{tabular}{l}
Port Output Rise Time I/O Pins: \\
4x Source Driver Pins RA0, RA4, RA11, RA12, RA14, RA15, RB0-RB3, RB8, RB9 RC0, RC1, RC2, RC10, RC12, RC13 RD8, RD12-RD15 RE0, RE1, RE8, RE9 RF5-RF7, RF9, RF10, RF12, RF13 RG0, RG1, RG6-RG15
\end{tabular}} & - & - & 9.5 & ns & Cload \(=50 \mathrm{pF}\) \\
\hline & & & - & - & 6 & ns & CLOAD \(=20 \mathrm{pF}\) \\
\hline & & \multirow[t]{2}{*}{\begin{tabular}{l}
Port Output Rise Time I/O Pins: \\
8x Source Driver Pins Replace 8x Source Driver pins with: \\
RA1, RA7, RA8, RA10 \\
RB4-RB7, RB10-RB15 \\
RC6-RC9, RC11, RC15 \\
RD1-RD6 \\
RE12-RE15 \\
RF0, RF1
\end{tabular}} & - & - & 8 & ns & CLOAD \(=50 \mathrm{pF}\) \\
\hline & & & - & - & 6 & ns & CLOAD \(=20 \mathrm{pF}\) \\
\hline
\end{tabular}

Note 1: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated.
2: This parameter is characterized, but not tested in manufacturing.

\section*{PIC32MK GP/MC Family}

TABLE 36-22: I/O TIMING REQUIREMENTS (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{Standard Operating Conditions: 2.2V to \(\mathbf{3 . 6 V}\)
(unless otherwise stated)
Operating temperature \begin{tabular}{l}
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\\
\hline\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(2)}\) & Min. & Typ. \({ }^{(1)}\) & Max. & Units & Conditions \\
\hline \multirow[t]{4}{*}{DO32} & \multirow[t]{4}{*}{TıOF} & \multirow[t]{2}{*}{\begin{tabular}{l}
Port Output Fall Time I/O Pins: \\
4x Source Driver Pins RA0, RA4, RA11, RA12, RA14, RA15, RB0-RB3, RB8, RB9 RC0, RC1, RC2, RC10, RC12, RC13 RD8, RD12-RD15 RE0, RE1, RE8, RE9 RF5-RF7, RF9, RF10, RF12, RF13 RG0, RG1, RG6-RG15
\end{tabular}} & - & - & 9.5 & ns & CLOAD \(=50 \mathrm{pF}\) \\
\hline & & & - & - & 6 & ns & Cload \(=20 \mathrm{pF}\) \\
\hline & & \multirow[t]{2}{*}{\begin{tabular}{l}
Port Output Fall Time I/O Pins: \\
8x Source Driver Pins RA1, RA7, RA8, RA10 RB4-RB7, RB10-RB15 RC6-RC9, RC11, RC15 RD1-RD6 \\
RE12-RE15 \\
RF0, RF1
\end{tabular}} & - & - & 8 & ns & Cload \(=50 \mathrm{pF}\) \\
\hline & & & - & - & 6 & ns & CLOAD \(=20 \mathrm{pF}\) \\
\hline DI35 & Tinp & INTx Pin High or Low Time & 5 & - & - & ns & - \\
\hline DI40 & TRBP & CNx High or Low Time (input) & 5 & - & - & ns & - \\
\hline
\end{tabular}

Note 1: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated.
2: This parameter is characterized, but not tested in manufacturing.

\section*{PIC32MK GP/MC Family}

FIGURE 36-4: POWER-ON RESET TIMING CHARACTERISTICS
Internal Voltage Regulator Enabled
Clock Sources \(=(\) FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC)


Internal Voltage Regulator Enabled Clock Sources = (HS, HSPLL, and Sosc)


Note 1: The power-up period will be extended if the power-up sequence completes before the device exits from BOR (VDD < VDDMIN).
2: Includes interval voltage regulator stabilization delay.

\section*{PIC32MK GP/MC Family}

FIGURE 36-5: EXTERNAL RESET TIMING CHARACTERISTICS


TABLE 36-23: RESETS TIMING
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.2 V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. \({ }^{(2)}\) & Max. & Units & Conditions \\
\hline SYOO & TPU & Power-up Period Internal Voltage Regulator Enabled & - & 400 & 600 & \(\mu \mathrm{s}\) & - \\
\hline SY02 & Tsysdiy & System Delay Period: Time Required to Reload Device Configuration Fuses plus SYSCLK Delay before First instruction is Fetched. & - & \(1 \mu \mathrm{~s}+\) 8 SYSCLK cycles & - & - & - \\
\hline SY20 & TMCLR & \(\overline{\text { MCLR Pulse Width (low) }}\) & 2 & - & - & \(\mu \mathrm{s}\) & - \\
\hline SY30 & Tbor & BOR Pulse Width (low) & - & 1 & - & \(\mu \mathrm{S}\) & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in "Typ" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Characterized by design but not tested.

\section*{PIC32MK GP/MC Family}

FIGURE 36-6: TIMER1-TIMER9 EXTERNAL CLOCK TIMING CHARACTERISTICS


TABLE 36-24: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|l|}{AC CHARACTERISTICS \({ }^{(1)}\)} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.2V to 3.6V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param. No. & Symbol & \multicolumn{2}{|l|}{Characteristics \({ }^{(2)}\)} & Min. & Typ. & Max. & Units & Conditions \\
\hline \multirow[t]{2}{*}{TA10} & \multirow[t]{2}{*}{Ttx} & \multirow[t]{2}{*}{TxCK High Time} & Synchronous, with prescaler & \[
\begin{gathered}
\hline[(12.5 \mathrm{~ns} \text { or } 1 \text { TPBCLK3) } \\
/ \mathrm{N}]+20 \mathrm{~ns}
\end{gathered}
\] & - & - & ns & Must also meet parameter TA15 (Note 3) \\
\hline & & & Asynchronous, with prescaler & 10 & - & - & ns & - \\
\hline \multirow[t]{2}{*}{TA11} & \multirow[t]{2}{*}{TtxL} & \multirow[t]{2}{*}{\begin{tabular}{l}
TxCK \\
Low Time
\end{tabular}} & Synchronous, with prescaler & \[
\begin{gathered}
{[(12.5 \mathrm{~ns} \text { or } 1 \text { TPBCLK3) }} \\
/ \mathrm{N}]+20 \mathrm{~ns}
\end{gathered}
\] & - & - & ns & Must also meet parameter TA15 (Note 3) \\
\hline & & & Asynchronous, with prescaler & 10 & - & - & ns & - \\
\hline \multirow[t]{4}{*}{TA15} & \multirow[t]{4}{*}{TTXP} & \multirow[t]{4}{*}{TxCK Input Period} & \multirow[t]{2}{*}{Synchronous, with prescaler} & [(Greater of 20 ns or 2 TpbcLk3)/N] +30 ns & - & - & ns & \[
\begin{aligned}
& \text { VDD > 2.7V } \\
& \text { (Note 3) }
\end{aligned}
\] \\
\hline & & & & [(Greater of 20 ns or 2 TpbCLK3)/N] + 50 ns & - & - & ns & \[
\begin{aligned}
& \mathrm{VDD}<2.7 \mathrm{~V} \\
& (\text { Note 3) }
\end{aligned}
\] \\
\hline & & & \multirow[t]{2}{*}{Asynchronous, with prescaler} & 20 & - & - & ns & VDD > 2.7V \\
\hline & & & & 50 & - & - & ns & VDD < 2.7V \\
\hline OS60 & FT1 & \multicolumn{2}{|l|}{SOSC1/T1CK Oscillator Input Frequency Range (oscillator enabled by setting TCS bit (T1CON<1>))} & 32 & - & 50 & kHz & - \\
\hline TA20 & TCKEXTMRL & Delay from E Clock Edge to Increment & External TxCK to Timer & - & & 1 & TPBCLK3 & - \\
\hline
\end{tabular}

Note 1: Timer1 is a Type A.
2: This parameter is characterized, but not tested in manufacturing.
3: \(N=\) Prescale Value (1, 8, 64, 256).

\section*{PIC32MK GP/MC Family}

TABLE 36-25: TIMER2-TIMER9 EXTERNAL CLOCK TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l} 
Standard Operating Conditions: \(\mathbf{2 . 2 V}\) to \(\mathbf{3 . 6 V}\) \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\\
\hline\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param. No. & Symbol & \multicolumn{2}{|r|}{Characteristics \({ }^{(1)}\)} & Min. & Max. & Units & \multicolumn{2}{|r|}{Conditions} \\
\hline TB10 & TTXH & TxCK High Time & Synchronous, with prescaler & \[
\begin{gathered}
\hline[(12.5 \mathrm{~ns} \text { or } 1 \text { TPBCLK3) } \\
\mathrm{N}]+25 \mathrm{~ns}
\end{gathered}
\] & - & ns & Must also meet parameter TB15 & \multirow[t]{4}{*}{\[
\begin{aligned}
& \hline N=\text { prescale } \\
& \text { value } \\
& (1,2,4,8, \\
& 16,32,64, \\
& 256)
\end{aligned}
\]} \\
\hline TB11 & TTXL & \begin{tabular}{l}
TxCK \\
Low Time
\end{tabular} & Synchronous, with prescaler & \[
\begin{gathered}
{[(12.5 \mathrm{~ns} \text { or } 1 \text { TPBCLKK })} \\
\mathrm{l}] \mathrm{l}+25 \mathrm{~ns}
\end{gathered}
\] & - & ns & Must also meet parameter TB15 & \\
\hline \multirow[t]{2}{*}{TB15} & \multirow[t]{2}{*}{TTXP} & \multirow[t]{2}{*}{TxCK Input Period} & \multirow[t]{2}{*}{Synchronous, with prescaler} & [(Greater of [(25 ns or 2 TpbcLK3)/N] + 30 ns & - & ns & VDD > 2.7V & \\
\hline & & & & [(Greater of [(25 ns or 2 TPBCLK3)/N] +50 ns & - & ns & VDD < 2.7V & \\
\hline TB20 & TCKEXTMRL & \multicolumn{2}{|l|}{Delay from External TxCK Clock Edge to Timer Increment} & - & 1 & TPBCLK3 & \multicolumn{2}{|r|}{-} \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 36-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS


Note: Refer to Figure 36-1 for load conditions.

TABLE 36-26: INPUT CAPTURE MODULE TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{AC CHARACTERISTICS} & \multicolumn{6}{|l|}{```
Standard Operating Conditions: 2.2V to 3.6V
(unless otherwise stated)
Operating temperature }-4\mp@subsup{0}{}{\circ}\textrm{C}\leq\textrm{TA}\leq+8\mp@subsup{5}{}{\circ}\textrm{C}\mathrm{ for Industrial
    -40}\mp@subsup{}{}{\circ}\textrm{C}\leq\textrm{TA}\leq+12\mp@subsup{5}{}{\circ}\textrm{C}\mathrm{ for Extended
```} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Max. & Units & & nditions \\
\hline IC10 & TccL & ICx Input Low Time & ((TPBCLKx/N) + 25 ns ) & - & ns & Must also meet parameter IC15. & \multirow[t]{3}{*}{\[
\begin{aligned}
& \hline x=2 \text { for IC1-IC9 } \\
& x=3 \text { for IC10-IC16 } \\
& N=\text { prescale value } \\
& (1,4,16)
\end{aligned}
\]} \\
\hline IC11 & Tcch & ICx Input High Time & ((TPBCLKx/N) + 25 ns ) & - & ns & Must also meet parameter IC15. & \\
\hline IC15 & TccP & ICx Input Period & ((TPBCLKx/N) + 50 ns ) & - & ns & - & \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.

\section*{PIC32MK GP/MC Family}

FIGURE 36-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS


TABLE 36-27: OUTPUT COMPARE MODULE TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{} & \multicolumn{3}{|c|}{\begin{tabular}{l} 
Standard Operating Conditions: 2.2V to 3.6V \\
(unless otherwise stated) \\
Operating temperature \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline \begin{tabular}{c} 
Param. \\
No.
\end{tabular} & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. \({ }^{(2)}\) & Max. & Units & Conditions \\
\hline \hline OC10 & TcCF & OCx Output Fall Time & - & - & - & ns & See parameter DO32 \\
\hline OC11 & TccR & OCx Output Rise Time & - & - & - & ns & See parameter DO31 \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 36-9: OCx/PWM MODULE TIMING CHARACTERISTICS


TABLE 36-28: SIMPLE OCx/PWM MODE TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.2V to 3.6V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristics \({ }^{(1)}\) & Min & Typ. \({ }^{(2)}\) & Max & Units & Conditions \\
\hline OC15 & Tfi & Fault Input to PWM I/O Change & - & - & 50 & ns & - \\
\hline OC20 & Tflt & Fault Input Pulse Width & 50 & - & - & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.

\section*{TABLE 36-29: OP AMP SPECIFICATIONS}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\[
\begin{array}{|l|}
\hline \text { Standard Operating Conditions (Note 2): 3.0V to } 3.6 \mathrm{~V} \\
\text { (unless otherwise stated) } \\
\text { Operating temperature }-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C} \text { for Industrial } \\
\\
\qquad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C} \text { for Extended }
\end{array}
\]} \\
\hline Param. No. & Symbol & Characteristics & Min. & Typ. \({ }^{(1)}\) & Max. & Units & Comments \\
\hline OA1 & VCMR & Common Mode Input Voltage Range & AVss & - & AVDD & V & - \\
\hline OA2 & CMRR & Common Mode Rejection Ratio & - & 70 & - & dB & \(\mathrm{VCM}=\mathrm{AVDD} / 2\) \\
\hline OA3 & Voffset & Op amp Offset Voltage & -5 & - & 5 & mV & - \\
\hline OA4 & Vgaincl & Closed Loop Voltage Gain & 8 & - & - & V & Non-inverting configuration, \(\mathrm{RF} / \mathrm{RI}^{2} \geq 8\) \\
\hline OA5 & ILKG & Input leakage current & - & - & See ILL in Table 36-9 & nA & - \\
\hline OA6 & PSRR & Power Supply Rejection Ratio & - & -75 & - & dB & - \\
\hline OA7 & Vgain & Open Loop Voltage Gain & - & 90 & - & dB & - \\
\hline \multirow[t]{3}{*}{OA8} & \multirow[t]{3}{*}{Voh} & \multirow[t]{3}{*}{Amplifier Output Voltage High} & - & AVDD - 0.077 & - & V & ISOURCE \(\leq 500 \mu \mathrm{~A}\) \\
\hline & & & - & AVDD - 0.037 & - & V & ISOURCE \(\leq 200 \mu \mathrm{~A}\) \\
\hline & & & - & AVDD - 0.018 & - & V & ISOURCE \(\leq 100 \mu \mathrm{~A}\) \\
\hline \multirow[t]{3}{*}{OA9} & \multirow[t]{3}{*}{VoL} & \multirow[t]{3}{*}{Amplifier Output Voltage Low} & - & \[
\begin{aligned}
& \text { AVss + } \\
& 0.077
\end{aligned}
\] & - & V & ISINK \(\leq 500 \mu \mathrm{~A}\) \\
\hline & & & - & \[
\begin{aligned}
& \text { AVss + } \\
& 0.037
\end{aligned}
\] & - & V & ISINK \(\leq 200 \mu \mathrm{~A}\) \\
\hline & & & - & \[
\begin{aligned}
& \hline \text { AVss + } \\
& 0.018
\end{aligned}
\] & - & V & ISINK \(\leq 100 \mu \mathrm{~A}\) \\
\hline OA10 & Ton & Enable to Valid Output & - & 10 & - & \(\mu \mathrm{s}\) & - \\
\hline OA11 & TofF & Disable to Outputs Disabled & - & 100 & - & ns & - \\
\hline OA11 & Ios & Input Offset Current & - & See IIL in Table 36-9 & - & - & - \\
\hline OA13 & IB & Input Bias Current & - & See IIL in Table 36-9 & - & - & - \\
\hline OA14 & SR & Slew Rate & 7.0 & 9.0 & - & V/ \(/ \mathrm{s}\) & Measured with a 0.5 V to 2.5 V step change \\
\hline OA15 & Gbw & Gain Bandwidth & 10.0 & - & - & MHz & - \\
\hline OA16 & Av & Gain & 8.0 & - & - & V/V & Minimum op-amp stable gain \\
\hline OA17 & Рм & Phase Margin & 43 & 65 & - & Degrees & - \\
\hline
\end{tabular}

Note 1: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated.
2: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, Op amp/Comparator, and Comparator voltage reference, will have degraded performance. Refer to parameter BO10 in Table 36-5 for the minimum and maximum BOR values.

\section*{PIC32MK GP/MC Family}

TABLE 36-30: OP AMP UNITY GAIN BUFFER MODE SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions (Note 3): 3.0V to 3.6V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristics \({ }^{(2)}\) & Min. & Typ. \({ }^{(1)}\) & Max. & Units & Conditions \\
\hline UG10 & IDCBIAS & DC Bias Current & -1.25 & - & 1.25 & \(\mu \mathrm{A}\) & - \\
\hline UG20 & GbW & Gain Bandwidth & - & 7.5 & - & MHz & - \\
\hline UG30 & Voutoffset & Output Offset Voltage & -20 & - & 20 & mV & - \\
\hline UG40 & PSRR & Power Supply Rejection Ratio & - & -78 & - & dB & Specified at 0 Hz \\
\hline UG50 & PEAK & Peak Gain & - & 2 & - & dB & Gain in excess of 1 (@ > 6 MHz ) \\
\hline
\end{tabular}

Note 1: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated.
2: All other specifications are identical to the regular Op amp mode operation.
3: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, Op amp/Comparator, and Comparator voltage reference, will have degraded performance. Refer to parameter BO10 in Table 36-5 for the minimum and maximum BOR values.

TABLE 36-31: UNITY GAIN OP AMP TIMING REQUIREMENTS
\begin{tabular}{|l|l|l|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{} & \multicolumn{4}{|c|}{\begin{tabular}{l} 
Standard Operating Conditions: 2.2V to 3.6V \\
(unless otherwise stated) \\
Operating temperature \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline \begin{tabular}{c} 
Param \\
No.
\end{tabular} & Symbol & Characteristics & Min. & Typ. & Max. & Units & Conditions \\
\hline \hline 0A10 & SR & Slew Rate & 7 & - & - & \(\mathrm{V} / \mathrm{ss}\) & From 0.5V to 2.5V \\
\hline OA20 & PM & Phase Margin & - & 65 & - & Degree & \begin{tabular}{l}
\(\mathrm{RF} / \mathrm{RI}=3 ;\) Non-inverting gain \\
configuration \(=4\)
\end{tabular} \\
\hline OA30 & GM & Gain Margin & - & 20 & - & dB & \begin{tabular}{l}
\(\mathrm{RF} / \mathrm{RI}=3 ;\) Non-inverting gain \\
configuration \(=4\)
\end{tabular} \\
\hline OA40 & GBW & Gain Bandwidth & - & 10 & - & MHz & \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

FIGURE 36-10: SPIx MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS


Note: Refer to Figure 36-1 for load conditions.

\section*{PIC32MK GP/MC Family}

TABLE 36-32: SPIx MASTER MODE (CKE = 0, SMP = 1) TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\[
\begin{array}{|l}
\hline \text { Standard Operating Conditions: } 2.2 \mathrm{~V} \text { to } \mathbf{3 . 6 \mathrm { V }} \\
\begin{array}{l}
\text { (unless otherwise stated) } \\
\text { Operating temperature }-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C} \text { for Industrial } \\
\\
\\
\hline-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C} \text { for Extended }
\end{array}
\end{array}
\]} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. \({ }^{(2)}\) & Max. & Units & Conditions \\
\hline \multirow[t]{4}{*}{SP9a} & \multirow[t]{4}{*}{Tsck} & \multirow[t]{4}{*}{SCKx Period (SPI1-2 only)} & 28 & - & - & ns & \begin{tabular}{l}
(VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPlxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=\) A-F, \(y=\) port pin), SRCON0x.y = 0, SRCON1x.y = 0 . \\
Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15.
\end{tabular} \\
\hline & & & - & 35 & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPlxCON<9> = 1), I/O Pin Slew Rate Control (x = A-F, y = port pin), SRCONOx. \(\mathrm{y}=1, \operatorname{SRCON} 1 \mathrm{x} . \mathrm{y}=0\). Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15. \\
\hline & & & - & 41 & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=A-F, y=\) port pin), SRCONOx.y = 0, SRCON1x.y = 1 . Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15. \\
\hline & & & - & 47 & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(\mathrm{x}=\mathrm{A}-\mathrm{F}, \mathrm{y}=\) port pin), SRCON0x.y = 1, SRCON1x.y = 1 . Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15. \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
3: Assumes 30 pF load on all SPIx pins.

\section*{PIC32MK GP/MC Family}

TABLE 36-32: SPIx MASTER MODE (CKE = 0, SMP = 1) TIMING REQUIREMENTS (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l} 
Standard Operating Conditions: \(\mathbf{2 . 2 V}\) to \(\mathbf{3 . 6 V}\) \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\\
\hline\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. \({ }^{(2)}\) & Max. & Units & Conditions \\
\hline \multirow[t]{4}{*}{SP9b} & \multirow[t]{4}{*}{Tsck} & \multirow[t]{4}{*}{SCKx Period (SPI3-6 only)} & 45 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=A-F, y=\) port pin), SRCON0x.y = 0, SRCON1x.y = 0 All other remappable SPI pins not contained in conditions for parameter SP9a. Applies only to SPI3-SPI6. \\
\hline & & & - & 64 & - & ns & \begin{tabular}{l}
(VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=A-F, y=\) port pin), SRCON0x.y = 1, SRCON1x.y = 0 \\
All other remappable SPI pins not contained in conditions for parameter SP9a. Applies only to SPI3-SPI6.
\end{tabular} \\
\hline & & & - & 82 & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(\mathrm{x}=\mathrm{A}-\mathrm{F}, \mathrm{y}=\) port pin), SRCON0x.y = 0, SRCON1x.y = 1 . All other remappable SPI pins not contained in conditions for parameter SP9a. Applies only to SPI3-SPI6. \\
\hline & & & - & 97 & - & ns & \begin{tabular}{l}
(VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(\mathrm{x}=\mathrm{A}-\mathrm{F}, \mathrm{y}=\) port pin), SRCON0x.y = 1, SRCON1x.y = 1 \\
All other remappable SPI pins not contained in conditions for parameter SP9a. Applies only to SPI3-SPI6.
\end{tabular} \\
\hline SP10 & TscL & SCKx Output Low Time & TSCK/2 & - & - & ns & - \\
\hline SP11 & Tsch & SCKx Output High Time & TsCK/2 & - & - & ns & - \\
\hline SP20 & TscF & SCKx Output Fall Time (Note 3) & - & - & - & ns & See parameter DO32 \\
\hline SP21 & TscR & SCKx Output Rise Time (Note 3) & - & - & - & ns & See parameter DO31 \\
\hline SP30 & TdoF & SDOx Data Output Fall Time (Note 3) & - & - & - & ns & See parameter DO32 \\
\hline SP31 & TDOR & SDOx Data Output Rise Time (Note 3) & - & - & - & ns & See parameter DO31 \\
\hline \multirow[t]{2}{*}{SP35} & TscH2doV, & SDOx Data Output Valid after & - & - & 7 & ns & VDD > 3.0V \\
\hline & TscL2dov & SCKx Edge & - & - & 10 & ns & VDD < 3.0V \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
3: Assumes 30 pF load on all SPIx pins.

\section*{PIC32MK GP/MC Family}

TABLE 36-32: SPIx MASTER MODE (CKE = 0, SMP = 1) TIMING REQUIREMENTS (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\[
\begin{array}{|l}
\text { Standard Operating Conditions: } \mathbf{2 . 2 V} \text { to } \mathbf{3 . 6 V} \\
\text { (unless otherwise stated) } \\
\text { Operating temperature } \\
\qquad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C} \text { for Industrial } \\
-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C} \text { for Extended }
\end{array}
\]} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. \({ }^{(2)}\) & Max. & Units & Conditions \\
\hline SP40 & TDIV2scH, TdIV2scL & Setup Time of SDIx Data Input to SCKx Edge & 5 & - & - & ns & - \\
\hline SP41 & TscH2DIL, TscL2diL & Hold Time of SDIx Data Input to SCKx Edge & 5 & - & - & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
3: Assumes 30 pF load on all SPIx pins.
FIGURE 36-11: SPIx MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS


Note: Refer to Figure 36-1 for load conditions.

TABLE 36-33: SPIx MODULE MASTER MODE (CKE = 1, SMP = 1) TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\[
\begin{aligned}
& \text { Standard Operating Conditions: } \mathbf{2 . 2 \mathrm { V } \text { to } \mathbf { 3 . 6 \mathrm { V } }} \\
& \text { (unless otherwise stated) } \\
& \text { Operating temperature } \quad-40^{\circ} \mathrm{C} \leq \mathrm{TA}^{\prime} \leq+85^{\circ} \mathrm{C} \text { for Industrial } \\
& \\
& \qquad-40^{\circ} \mathrm{C} \leq \mathrm{TA}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \text { for Extended }
\end{aligned}
\]} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. \({ }^{(2)}\) & Max. & Units & Conditions \\
\hline \multirow[t]{4}{*}{SP9a} & \multirow[t]{4}{*}{Tsck} & \multirow[t]{4}{*}{SCKx Period} & 20 & - & - & ns & \begin{tabular}{l}
(VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=A-F, y=\) port pin), SRCONOx.y = 0, SRCON1x.y \(=0\). \\
Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15.
\end{tabular} \\
\hline & & & 27 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=\) A-F, \(y=\) port pin), SRCON0x.y = 1, SRCON1x.y \(=0\). Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15. \\
\hline & & & 33 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=A-F, y=\) port pin), SRCON0x.y = 0, SRCON1x.y \(=1\). Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15. \\
\hline & & & 39 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=\) A-F, \(y=\) port pin), SRCON0x.y = 1, SRCON1x.y = 1. Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15. \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
3: Assumes 10 pF load on all SPIx pins.

\section*{PIC32MK GP/MC Family}

TABLE 36-33: SPIx MODULE MASTER MODE (CKE = 1, SMP = 1) TIMING REQUIREMENTS (CONTINUED) (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\(\left.\begin{array}{|l}\hline \begin{array}{l}\text { Standard Operating Conditions: 2.2V }\end{array} \text { to } \mathbf{3 . 6 V} \\
\text { (unless otherwise stated) }\end{array}\right]\)\begin{tabular}{ll} 
Operating temperature & \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
& \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. \({ }^{(2)}\) & Max. & Units & Conditions \\
\hline \multirow[t]{4}{*}{SP9b} & \multirow[t]{4}{*}{Tsck} & \multirow[t]{4}{*}{SCKx Period} & 22 & - & - & ns & \begin{tabular}{l}
(VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control (x = A-F, y = port pin), SRCON0x.y = 0, SRCON1x. \(\mathrm{y}=0\). \\
All other remappable SPI pins not contained in conditions for parameter SP9a.
\end{tabular} \\
\hline & & & 41 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=A-F, y=\) port pin), SRCON0x. \(\mathrm{y}=1, \operatorname{SRCON} 1 \mathrm{x} . \mathrm{y}=0\). All other remappable SPI pins not contained in conditions for parameter SP9a. \\
\hline & & & 59 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=\) A-F, \(y=\) port pin), SRCONOx.y = 0, SRCON1x.y \(=1\). All other remappable SPI pins not contained in conditions for parameter SP9a. \\
\hline & & & 74 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON \(<9>=1\) ), I/O Pin Slew Rate Control ( \(x=A-F, y=\) port pin), SRCON0x.y = 1, SRCON1x.y = 1 . All other remappable SPI pins not contained in conditions for parameter SP9a. \\
\hline SP10 & TscL & SCKx Output Low Time & TSCK/2 & - & - & ns & - \\
\hline SP11 & Tsch & SCKx Output High Time & TSCK/2 & - & - & ns & - \\
\hline SP20 & TscF & SCKx Output Fall Time (Note 3) & - & - & - & ns & See parameter DO32 \\
\hline SP21 & TscR & SCKx Output Rise Time (Note 3) & - & - & - & ns & See parameter DO31 \\
\hline SP30 & TDoF & SDOx Data Output Fall Time (Note 3) & - & - & - & ns & See parameter DO32 \\
\hline SP30a & Tsck & SCKx Period & 20 & - & - & ns & Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15. \\
\hline SP30b & & & 40 & - & - & ns & All other remappable SPI pins not contained in conditions for parameter SP9a. \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
3: Assumes 10 pF load on all SPIx pins.

\section*{PIC32MK GP/MC Family}

TABLE 36-33: SPIx MODULE MASTER MODE (CKE = 1, SMP = 1) TIMING REQUIREMENTS (CONTINUED) (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\[
\begin{aligned}
& \text { Standard Operating Conditions: } 2.2 \mathrm{~V} \text { to } \mathbf{3 . 6 \mathrm { V }} \\
& \text { (unless otherwise stated) } \\
& \text { Operating temperature }-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C} \text { for Industrial } \\
& \\
& \qquad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C} \text { for Extended }
\end{aligned}
\]} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. \({ }^{(2)}\) & Max. & Units & Conditions \\
\hline SP31 & TDOR & SDOx Data Output Rise Time (Note 3) & - & - & - & ns & See parameter DO31 \\
\hline \multirow[t]{2}{*}{SP35} & \multirow[t]{2}{*}{TscH2doV, TscL2doV} & \multirow[t]{2}{*}{SDOx Data Output Valid after SCKx Edge} & - & - & 7 & ns & VDD \(>2.7 \mathrm{~V}\) \\
\hline & & & - & & 10 & & VDD < 2.7V \\
\hline SP36 & \[
\begin{aligned}
& \text { TdoV2sc, } \\
& \text { TdoV2scL }
\end{aligned}
\] & SDOx Data Output Setup to First SCKx Edge & 7 & - & - & ns & - \\
\hline \multirow[t]{2}{*}{SP40} & \multirow[t]{2}{*}{ToIV2sch, TDIV2scL} & \multirow[t]{2}{*}{Setup Time of SDIx Data Input to SCKx Edge} & 7 & - & - & ns & VDD > 2.7V \\
\hline & & & 10 & & & & \(\mathrm{VDD}<2.7 \mathrm{~V}\) \\
\hline \multirow[t]{2}{*}{SP41} & \multirow[t]{2}{*}{TscH2dIL, TscL2diL} & \multirow[t]{2}{*}{Hold Time of SDIx Data Input to SCKx Edge} & 7 & - & - & ns & VDD > 2.7V \\
\hline & & & 10 & - & - & ns & VDD < 2.7V \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
3: Assumes 10 pF load on all SPIx pins.
FIGURE 36-12: SPIx MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS


\section*{PIC32MK GP/MC Family}

TABLE 36-34: SPIx MODULE SLAVE MODE (CKE = 0, SMP = 1) TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\[
\begin{aligned}
& \begin{array}{l}
\text { Standard Operating Conditions: } 2.2 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \\
\text { (unless otherwise stated) } \\
\text { Operating temperature }-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C} \text { for Industrial } \\
\qquad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C} \text { for Extended }
\end{array}
\end{aligned}
\]} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. \({ }^{(2)}\) & Max. & Units & Conditions \\
\hline \multirow[t]{4}{*}{SP9a} & \multirow[t]{4}{*}{Tsck} & \multirow[t]{4}{*}{SCKx Period} & 20 & - & - & ns & \begin{tabular}{l}
(VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=A-F, y=\) port pin), SRCON0x.y = 0, SRCON1x. y = 0 \\
Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15.
\end{tabular} \\
\hline & & & 27 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=A-F, y=\) port pin), SRCON0x. \(y=1, \operatorname{SRCON1x} . \mathrm{y}=0\) Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15. \\
\hline & & & 33 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(\mathrm{x}=\mathrm{A}-\mathrm{F}, \mathrm{y}=\) port pin), SRCON0x.y = 0, SRCON1x.y = 1 Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15. \\
\hline & & & 39 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=A-F, y=\) port pin), SRCON0x.y = 1, SRCON1x. \(\mathrm{y}=1\) Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15. \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
3: Assumes 10 pF load on all SPIx pins.

\section*{PIC32MK GP/MC Family}

TABLE 36-34: SPIx MODULE SLAVE MODE (CKE = 0, SMP = 1) TIMING REQUIREMENTS (CONTINUED) (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\[
\begin{aligned}
& \text { Standard Operating Conditions: } \mathbf{2 . 2 \mathrm { V }} \text { to } \mathbf{3 . 6 \mathrm { V }} \\
& \text { (unless otherwise stated) } \\
& \text { Operating temperature }-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C} \text { for Industrial } \\
& \qquad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C} \text { for Extended }
\end{aligned}
\]} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. \({ }^{(2)}\) & Max. & Units & Conditions \\
\hline \multirow[t]{4}{*}{SP9b} & \multirow[t]{4}{*}{Tsck} & \multirow[t]{4}{*}{SCKx Period} & 22 & - & - & ns & \begin{tabular}{l}
(VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=A-F, y=\) port pin), SRCON0x.y = 0, SRCON1x. \(y=0\) \\
All other remappable SPI pins not contained in conditions for parameter SP9a.
\end{tabular} \\
\hline & & & 41 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=A-F, y=\) port pin), SRCON0x.y = 1, SRCON1x. \(\mathrm{y}=0\) All other remappable SPI pins not contained in conditions for parameter SP9a. \\
\hline & & & 59 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=A-F, y=\) port pin), SRCON0x.y = 0, SRCON1x. \(\mathrm{y}=1\) All other remappable SPI pins not contained in conditions for parameter SP9a. \\
\hline & & & 74 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=A-F, y=\) port pin), SRCON0x.y = 1, SRCON1x. \(y=1\) All other remappable SPI pins not contained in conditions for parameter SP9a. \\
\hline SP70 & TscL & SCKx Input Low Time & Tsck/2 & - & - & ns & - \\
\hline SP71 & TscH & SCKx Input High Time & Tsck/2 & - & - & ns & - \\
\hline SP72 & TscF & SCKx Input Fall Time & - & - & - & ns & See parameter DO32 \\
\hline SP73 & TscR & SCKx Input Rise Time & - & - & - & ns & See parameter DO31 \\
\hline SP30 & TdoF & \begin{tabular}{l}
SDOx Data Output Fall Time \\
(Note 3)
\end{tabular} & - & - & - & ns & See parameter DO32 \\
\hline SP31 & TDoR & SDOx Data Output Rise Time (Note 3) & - & - & - & ns & See parameter DO31 \\
\hline \multirow[t]{2}{*}{SP35} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { TscH2doV, } \\
& \text { TscL2doV }
\end{aligned}
\]} & \multirow[t]{2}{*}{SDOx Data Output Valid after SCKx Edge} & - & - & 7 & ns & VDD \(>2.7 \mathrm{~V}\) \\
\hline & & & - & - & 10 & ns & VDD < 2.7V \\
\hline SP40 & TdiV2sch, ToIV2scL & Setup Time of SDIx Data Input to SCKx Edge & 5 & - & - & ns & - \\
\hline SP41 & TscH2DIL, TscL2dil & Hold Time of SDIx Data Input to SCKx Edge & 5 & - & - & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
3: Assumes 10 pF load on all SPIx pins.

\section*{PIC32MK GP/MC Family}

TABLE 36-34: SPIx MODULE SLAVE MODE (CKE = 0, SMP = 1) TIMING
REQUIREMENTS (CONTINUED) (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.2V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. \({ }^{(2)}\) & Max. & Units & Conditions \\
\hline SP50 & \[
\begin{aligned}
& \text { TssL2scH, } \\
& \text { TssL2scL }
\end{aligned}
\] & \[
\overline{S S x} \downarrow \text { to SCKx } \uparrow \text { or SCKx }
\]
Input & 88 & - & - & ns & - \\
\hline SP51 & TssH2doZ & \(\overline{\mathrm{SSx}} \uparrow\) to SDOx Output High-Impedance & 2.5 & - & 12 & ns & - \\
\hline SP52 & \[
\begin{aligned}
& \hline \text { TscH2ssH } \\
& \text { TscL2ssH }
\end{aligned}
\] & \(\overline{\text { SSx }}\) after SCKx Edge & 10 & - & - & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
3: Assumes 10 pF load on all SPIx pins.

\section*{PIC32MK GP/MC Family}

FIGURE 36-13: SPIx MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS


\footnotetext{
Note: Refer to Figure 36-1 for load conditions.
}

\section*{PIC32MK GP/MC Family}

TABLE 36-35: SPIx MODULE SLAVE MODE (CKE = 1, SMP = 1) TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.2V to 3.6V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. \({ }^{(2)}\) & Max. & Units & Conditions \\
\hline \multirow[t]{4}{*}{SP9a} & \multirow[t]{4}{*}{Tsck} & \multirow[t]{4}{*}{SCKx Period} & 20 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=\) A-F, \(y=\) port pin), SRCON0x. y = 0, SRCON1x. \(\mathrm{y}=0\). Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15. \\
\hline & & & 27 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=\) A-F, \(y=\) port pin), SRCON0x. y = 1, SRCON1x. y = 0 . Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15. \\
\hline & & & 33 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=\) A-F, \(y=\) port pin), SRCON0x.y = 0, SRCON1x.y = 1 . Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15. \\
\hline & & & 39 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPlxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=\) A-F, \(y=\) port pin), SRCON0x.y = 1, SRCON1x.y = 1 . Dedicated SCK1 and SCK2 on RB7 and RB6, respectively or PPS remappable SPI onto pins RB5, RA1, and RB15. \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
3: Assumes 10 pF load on all SPIx pins.

\section*{PIC32MK GP/MC Family}

TABLE 36-35: SPIx MODULE SLAVE MODE (CKE = 1 , SMP = 1) TIMING REQUIREMENTS (CONTINUED) (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\[
\begin{aligned}
& \text { Standard Operating Conditions: } 2.2 \mathrm{~V} \text { to } \mathbf{3 . 6 \mathrm { V }} \\
& \text { (unless otherwise stated) } \\
& \text { Operating temperature }-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C} \text { for Industrial } \\
& \qquad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C} \text { for Extended }
\end{aligned}
\]} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. \({ }^{(2)}\) & Max. & Units & Conditions \\
\hline \multirow[t]{4}{*}{SP9b} & \multirow[t]{4}{*}{Tsck} & \multirow[t]{4}{*}{SCKx Period} & 22 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=A-F, y=\) port pin), SRCON0x.y = 0, SRCON1x.y = 0 . All other remappable SPI pins not contained in conditions for parameter SP9a. \\
\hline & & & 41 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=A-F, y=\) port pin), SRCON0x.y = 1, SRCON1x.y = 0 . All other remappable SPI pins not contained in conditions for parameter SP9a. \\
\hline & & & 59 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=A-F, y=\) port pin), SRCON0x.y = 0, SRCON1x.y = 1. All other remappable SPI pins not contained in conditions for parameter SP9a. \\
\hline & & & 74 & - & - & ns & (VDD \(\geq 3.0 \mathrm{~V}\) and the SMP bit (SPIxCON<9> = 1), I/O Pin Slew Rate Control ( \(x=A-F, y=\) port pin), \(\operatorname{SRCONOx} . \mathrm{y}=1, \operatorname{SRCON} 1 \mathrm{x} . \mathrm{y}=1\). All other remappable SPI pins not contained in conditions for parameter SP9a. \\
\hline SP70 & TscL & SCKx Input Low Time & Tsck/2 & - & - & ns & - \\
\hline SP71 & Tsch & SCKx Input High Time & Tsck/2 & - & - & ns & - \\
\hline SP72 & TscF & SCKx Input Fall Time & - & - & 10 & ns & - \\
\hline SP73 & TscR & SCKx Input Rise Time & - & - & 10 & ns & - \\
\hline SP30 & TDoF & SDOx Data Output Fall Time (Note 3) & - & - & - & ns & See parameter DO32 \\
\hline SP31 & TDoR & SDOx Data Output Rise Time (Note 3) & - & - & - & ns & See parameter DO31 \\
\hline \multirow[t]{2}{*}{SP35} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { TscH2doV, } \\
& \text { TscL2doV }
\end{aligned}
\]} & \multirow[t]{2}{*}{SDOx Data Output Valid after SCKx Edge} & - & - & 10 & ns & VDD \(>2.7 \mathrm{~V}\) \\
\hline & & & - & - & 15 & ns & VDD < 2.7V \\
\hline SP40 & TDIV2sch, TdIV2scL & Setup Time of SDIx Data Input to SCKx Edge & 0 & - & - & ns & - \\
\hline SP41 & TscH2DIL, TscL2diL & Hold Time of SDIx Data Input to SCKx Edge & 7 & - & - & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
3: Assumes 10 pF load on all SPIx pins.

\section*{PIC32MK GP/MC Family}

TABLE 36-35: SPIx MODULE SLAVE MODE (CKE = 1, SMP = 1) TIMING REQUIREMENTS (CONTINUED) (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\[
\begin{aligned}
& \text { Standard Operating Conditions: } 2.2 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \\
& \text { (unless otherwise stated) } \\
& \text { Operating temperature }-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C} \text { for Industrial } \\
& \qquad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C} \text { for Extended }
\end{aligned}
\]} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. \({ }^{(2)}\) & Max. & Units & Conditions \\
\hline SP50 & TssL2scH,
TssL2scL & \(\overline{\text { SSx }} \downarrow\) to SCKx \(\downarrow\) or SCKx \(\uparrow\) Input & 88 & - & - & ns & - \\
\hline SP51 & TssH2doz & \(\overline{\mathrm{SSx}} \uparrow\) to SDOx Output High-Impedance (Note 3) & 2.5 & - & 12 & ns & - \\
\hline SP52 & TscH2ssH TscL2ssH & \(\overline{\text { SSx }} \uparrow\) after SCKx Edge & 10 & - & - & ns & - \\
\hline SP60 & TssL2doV & \begin{tabular}{l} 
SDOx Data Output Valid \\
after \\
\(\overline{S S x}\) Edge
\end{tabular} & - & - & 12.5 & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.
2: Data in the "Typical" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
3: Assumes 10 pF load on all SPIx pins.

\section*{PIC32MK GP/MC Family}

FIGURE 36-14: QEI MODULE EXTERNAL CLOCK TIMING CHARACTERISTICS


TABLE 36-36: QEI MODULE EXTERNAL CLOCK TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.2V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param
No. & Symbol & Characte & istic \({ }^{(1)}\) & Min. & Typ. & Max. & Units & Conditions \\
\hline TQ10 & TtQH & TQCK High Time & Synchronous, with prescaler & \[
\begin{gathered}
{[(12.5 \text { or }} \\
0.5 \mathrm{TcY}) / \mathrm{N}] \\
+25
\end{gathered}
\] & - & - & ns & Must also meet parameter TQ15.
\[
\begin{array}{|l}
\mathrm{N}=1,2,4,16, \\
32,64,128 \text { and } \\
256 \text { (Note 2) } \\
\hline
\end{array}
\] \\
\hline TQ11 & TtQL & TQCK Low Time & Synchronous, with prescaler & \[
\begin{gathered}
{[(12.5 \text { or }} \\
0.5 \mathrm{TcY}) / \mathrm{N}] \\
+25
\end{gathered}
\] & - & - & ns & Must also meet parameter TQ15.
\[
\begin{array}{|l}
\mathrm{N}=1,2,4,16, \\
32,64,128 \text { and } \\
256 \text { (Note 2) } \\
\hline
\end{array}
\] \\
\hline TQ15 & TtQP & TQCP Input Period & Synchronous, with prescaler & \[
\begin{gathered}
{[(25 \text { or TCY) }} \\
/ N]+50
\end{gathered}
\] & - & - & ns & \[
\begin{aligned}
& \mathrm{N}=1,2,4,16, \\
& 32,64,128 \text { and } \\
& 256 \text { (Note 2) } \\
& \hline
\end{aligned}
\] \\
\hline TQ20 & TCKEXTMRL & \multicolumn{2}{|l|}{Delay from External TxCK Clock Edge to Timer Increment} & - & 1 & Tcy & - & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized but not tested in manufacturing.
2: \(\quad \mathrm{N}=\) Index Channel Digital Filter Clock Divide Select bits.

\section*{PIC32MK GP/MC Family}

FIGURE 36-15: QEA/QEB INPUT CHARACTERISTICS


TABLE 36-37: QUADRATURE DECODER TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{4}{|l|}{\[
\begin{aligned}
& \text { Standard Operating Conditions: } \mathbf{2 . 2 \mathrm { V }} \text { to } \mathbf{3 . 6 \mathrm { V }} \\
& \text { (unless otherwise stated) } \\
& \text { Operating temperature }-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C} \text { for Industrial } \\
& \\
& \qquad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C} \text { for Extended }
\end{aligned}
\]} \\
\hline Param No. & Symbol & Characteristic \({ }^{(1)}\) & Typ. \({ }^{(2)}\) & Max. & Units & Conditions \\
\hline TQ30 & TQUL & Quadrature Input Low Time & 6 TCY & - & ns & - \\
\hline TQ31 & TquH & Quadrature Input High Time & 6 Tcy & - & ns & - \\
\hline TQ35 & TQulN & Quadrature Input Period & 12 Tcy & - & ns & - \\
\hline TQ36 & TquP & Quadrature Phase Period & 3 Tcy & - & ns & - \\
\hline TQ40 & TQuFL & Filter Time to Recognize Low, with Digital Filter & 3 * * TCY & - & ns & \[
\mathrm{N}=1,2,4,16,32,64,
\]
\[
128 \text { and } 256 \text { (Note 3) }
\] \\
\hline TQ41 & TQuFH & Filter Time to Recognize High, with Digital Filter & 3 * N * Tcy & - & ns & \[
\mathrm{N}=1,2,4,16,32,64,
\]
\[
128 \text { and } 256 \text { (Note 3) }
\] \\
\hline
\end{tabular}

Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in "Typ" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
3: \(\mathrm{N}=\) Index Channel Digital Filter Clock Divide Select bits.

FIGURE 36-16: CANx MODULE I/O TIMING CHARACTERISTICS


TABLE 36-38: CANx MODULE I/O TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.2 V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic \({ }^{(1)}\) & Min. & Typ. \({ }^{(2)}\) & Max. & Units & Conditions \\
\hline CA10 & TioF & Port Output Fall Time & - & - & - & ns & See parameter DO32 \\
\hline CA11 & TioR & Port Output Rise Time & - & - & - & ns & See parameter DO31 \\
\hline CA20 & Tcwf & Pulse Width to Trigger CAN Wake-up Filter & 700 & - & - & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in "Typ" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.

\section*{PIC32MK GP/MC Family}

TABLE 36-39: ADC MODULE SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.2V to 3.6V (unless otherwise stated) \\
Operating temperature
\end{tabular}} \\
\hline Param. No. & Symbol & Characteristics & Min. & Typ. & Max. & Units & Conditions \\
\hline \multicolumn{8}{|l|}{Device Supply} \\
\hline AD01 & AVDD & Module VDD Supply & Greater of VDD-0.3 or 2.3 & - & \[
\begin{gathered}
\text { Lesser of } \\
\text { VDD }+0.3 \\
\text { or } 3.6
\end{gathered}
\] & V & - \\
\hline AD02 & AVss & Module Vss Supply & Vss & - & Vss + 0.3 & V & - \\
\hline \multicolumn{8}{|l|}{Reference Inputs} \\
\hline AD05 & VREFH & Reference Voltage High & VREFL + 1.8 & - & AVDD & V & (Note 1) \\
\hline AD06 & VREFL & Reference Voltage Low & AVss & - & VREFH-1.8 & V & (Note 1) \\
\hline AD07 & VREF & Absolute Reference Voltage (VREFH - Vrefl) & 1.8 & - & AVDD & V & (Note 2) \\
\hline AD08 & IREF & Current Drain & - & 102 & - & \(\mu \mathrm{A}\) & ADC is operating or is in Stand-by. \\
\hline \multicolumn{8}{|l|}{Analog Input} \\
\hline AD12 & Vinh-VinL & Full-Scale Input Span & VrefL & - & VREFH & V & - \\
\hline AD13 & VINL & Absolute VINL Input Voltage & AVss & - & VREFL & V & - \\
\hline AD14 & VINH & Absolute VINH Input Voltage & AVss & - & VREFH & V & - \\
\hline \multicolumn{8}{|l|}{ADC Accuracy - Measurements with External Vref+/Vref-} \\
\hline AD20c & Nr & Resolution & 6 & - & 12 & bits & Selectable 6, 8, 10, 12 Resolution Ranges \\
\hline AD21c & INL & Integral Nonlinearity & - & \(\pm 3\) & - & LSb & \[
\begin{aligned}
& \mathrm{VINL}=\mathrm{AVSS}=\mathrm{VREFL}=0 \mathrm{~V}, \\
& \mathrm{AVDD}=\mathrm{VREFH}=3.3 \mathrm{~V}
\end{aligned}
\] \\
\hline AD22c & DNL & Differential Nonlinearity & - & \(\pm 1\) & - & LSb & \[
\begin{aligned}
& \mathrm{VINL}=\mathrm{AVSS}=\mathrm{VREFL}=0 \mathrm{~V}, \\
& \mathrm{AVDD}=\mathrm{VREFH}=3.3 \mathrm{~V}
\end{aligned}
\] \\
\hline AD23c & GERR & Gain Error & - & \(\pm 8\) & - & LSb & \[
\begin{aligned}
& \mathrm{VINL}=\mathrm{AVSS}=\mathrm{VREFL}=0 \mathrm{~V}, \\
& \mathrm{AVDD}=\mathrm{VREFH}=3.3 \mathrm{~V}
\end{aligned}
\] \\
\hline AD24c & Eoff & Offset Error & - & \(\pm 2\) & - & LSb & \[
\begin{aligned}
& \mathrm{VINL}=\mathrm{AVSS}=0 \mathrm{~V}, \\
& \mathrm{AVDD}=3.3 \mathrm{~V}
\end{aligned}
\] \\
\hline AD25c & - & Monotonicity & - & - & - & - & Guaranteed (Note 2) \\
\hline \multicolumn{8}{|l|}{Dynamic Performance} \\
\hline AD31b & SINAD & Signal to Noise and Distortion & - & 67 & - & dB & Single-ended (Notes 2,3) \\
\hline AD34b & ENOB & Effective Number of bits & - & 10.8 & - & bits & (Notes 2,3) \\
\hline
\end{tabular}

Note 1: These parameters are not characterized or tested in manufacturing.
2: These parameters are characterized, but not tested in manufacturing.
3: Characterized with a 1 kHz sine wave.

TABLE 36-40: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS \({ }^{(2)}\)} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.2V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param. No. & Symbol & Characteristics & Min. & Typ. \({ }^{(1)}\) & Max. & Units & Conditions \\
\hline \multicolumn{8}{|l|}{Clock Parameters} \\
\hline AD50 & TAD & ADC Clock Period & 16.667 & - & 6250 & ns & - \\
\hline \multicolumn{8}{|l|}{Throughput Rate} \\
\hline AD51 & FTP & \begin{tabular}{l}
Sample Rate for ADC0-ADC5 \\
(Class 1 Inputs)
\end{tabular} & - & \[
\begin{aligned}
& - \\
& - \\
& -
\end{aligned}
\] & \[
\begin{array}{|c|}
\hline 3.75 \\
4.284 \\
4.992 \\
6
\end{array}
\] & \begin{tabular}{l}
Msps \\
Msps \\
Msps \\
Msps
\end{tabular} & \[
\begin{array}{|l}
\text { 12-bit resolution Source Impedance } \leq 200 \Omega \\
\text { 10-bit resolution Source Impedance } \leq 200 \Omega \\
\text { 8-bit resolution Source Impedance } \leq 200 \Omega \\
\text { 6-bit resolution Source Impedance } \leq 200 \Omega
\end{array}
\] \\
\hline & & \begin{tabular}{l}
Sample Rate for ADC7 \\
(Class 2 and Class \\
3 Inputs)
\end{tabular} & - & - & \[
\begin{array}{|c|}
\hline 3.53 \\
4.00 \\
4.615 \\
5.45 \\
\hline
\end{array}
\] & \begin{tabular}{l}
Msps \\
Msps \\
Msps \\
Msps
\end{tabular} & \[
\begin{array}{|l|l}
\hline \text { 12-bit resolution Source Impedance } \leq 200 \Omega \\
\text { 10-bit resolution Source Impedance } \leq 200 \Omega \\
\text { 8-bit resolution Source Impedance } \leq 200 \Omega \\
\text { 6-bit resolution Source Impedance } \leq 200 \Omega \\
\hline
\end{array}
\] \\
\hline \multicolumn{8}{|l|}{Timing Parameters} \\
\hline \multirow[t]{3}{*}{AD60} & TSAMP & Sample Time for ADC0-ADC5 (Class 1 Inputs) & \[
\begin{gathered}
\hline 3 \\
4 \\
5 \\
13
\end{gathered}
\] & - & - & TAd & Source Impedance \(\leq 200 \Omega\), Max ADC clock Source Impedance \(\leq 500 \Omega\), Max ADC clock Source Impedance \(\leq 1 \mathrm{~K} \Omega\), Max ADC clock Source Impedance \(\leq 5 \mathrm{~K} \Omega\), Max ADC clock \\
\hline & & \begin{tabular}{l}
Sample Time for ADC7 \\
(Class 2 and Class 3 Inputs)
\end{tabular} & \[
\begin{gathered}
\hline 4 \\
5 \\
6 \\
14
\end{gathered}
\] & - & - & TAd & Source Impedance \(\leq 200 \Omega\), Max ADC clock Source Impedance \(\leq 500 \Omega\), Max ADC clock Source Impedance \(\leq 1 \mathrm{~K} \Omega\), Max ADC clock Source Impedance \(\leq 5 \mathrm{~K} \Omega\), Max ADC clock \\
\hline & & \begin{tabular}{l}
Sample Time for ADC7 \\
(Class 2 and Class 3 Inputs)
\end{tabular} & See Table 36-41 & - & - & TAD & CVDEN (ADCCON1<11>) \(=1\) \\
\hline AD62 & Tconv & Conversion Time (after sample time is complete) & -
-
- & - & \begin{tabular}{c}
13 \\
11 \\
9 \\
7 \\
\hline
\end{tabular} & TAD & 12-bit resolution 10-bit resolution 8 -bit resolution 6-bit resolution \\
\hline AD65 & Twake & Wake-up time from Low-Power Mode & - & 500 & - & TAD
\(\mu \mathrm{s}\) & Lesser of 500 TAD or \(20 \mu \mathrm{~s}\) \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.
2: The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.

\section*{PIC32MK GP/MC Family}

TABLE 36-41: ADC SAMPLE TIMES WITH CVD ENABLED
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS \({ }^{(2)}\)} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.2V to 3.6V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param. No. & Symbol & Characteristics & Min. & Typ. \({ }^{(1)}\) & Max. & Units & Conditions \\
\hline \multirow[t]{4}{*}{AD60a} & \multirow[t]{4}{*}{TSAMP} & \multirow[t]{4}{*}{Sample Time for ADC7 (Class 2 and Class 3 Inputs) with the CVDEN bit \((\operatorname{ADCCON} 1<11>)=1\)} & \[
\begin{gathered}
8 \\
9 \\
11 \\
12 \\
14 \\
16 \\
17
\end{gathered}
\] & - & - & TAD & Source Impedance \(\leq 200 \Omega\)
CVDCPL<2:0> \((\) ADCCON2<28:26>) \(=001\)
CVDCPL<2:0> (ADCCON2<28:26>) \(=010\)
CVDCPL<2:0> (ADCCON2<28:26>) \(=011\)
CVDCPL<2:0> (ADCCON2<28:26>) \(=100\)
CVDCPL<2:0> (ADCCON2<28:26>) \(=101\)
CVDCPL<2:0> (ADCCON2<28:26>) \(=110\)
CVDCPL<2:0> (ADCCON2<28:26>) \(=111\) \\
\hline & & & 10
12
14
16
18
19
21 & - & - & TAd & \begin{tabular}{l}
Source Impedance \(\leq 500 \Omega\) \\
CVDCPL<2:0> (ADCCON2<28:26>) \(=001\) \\
CVDCPL<2:0> (ADCCON2<28:26>) \(=010\) \\
CVDCPL<2:0> (ADCCON2<28:26>) \(=011\) \\
CVDCPL<2:0> (ADCCON2<28:26>) \(=100\) \\
CVDCPL<2:0> (ADCCON2<28:26>) \(=101\) \\
CVDCPL<2:0> (ADCCON2<28:26>) \(=110\) \\
CVDCPL<2:0> (ADCCON2<28:26>) \(=111\)
\end{tabular} \\
\hline & & & 13
16
18
21
23
26
28 & - & - & TAd & \[
\begin{aligned}
& \hline \text { Source Impedance } \leq 1 \mathrm{~K} \Omega \\
& \text { CVDCPL<2:0> }(\text { ADCCON2<28:26>) }=001 \\
& \text { CVDCPL<2:0> (ADCCON2<28:26>) }=010 \\
& \text { CVDCPL<2:0> (ADCCON2<28:26>) }=011 \\
& \text { CVDCPL<2:0> (ADCCON2<28:26>) }=100 \\
& \text { CVDCPL<2:0> (ADCCON2<28:26>) }=101 \\
& \text { CVDCPL<2:0> (ADCCON2<28:26>) }=110 \\
& \text { CVDCPL<2:0> (ADCCON2<28:26>) }=111
\end{aligned}
\] \\
\hline & & & 41
48
56
63
70
78
85 & - & - & TAd & Source Impedance \(\leq 5 \mathrm{~K} \Omega\)
CVDCPL<2:0>
CVDCPL \(<2: 0>(\) ADCCON2<28:26>) \(=001\)
CVDCPL<2:0> (ADCCON2<28:26>) \(=010\)
CVDCPL<2:0> (ADCCON2<28:26>) \(=011\)
CVDCPL<2:0> \((\) ADCCON2<28:26>) \(=100\)
CVDCPL<2:0> (ADCCON2<28:26>) \(=110\)
CVDCPL<2:0> (ADCCON2<28:26>) \(=111\) \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.
2: The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.

TABLE 36-42: CONTROL DAC (CDAC) SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l} 
Standard Operating Conditions: 2.2V to \(\mathbf{3 . 6 \mathrm { V }}\) \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\\
\hline\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline \begin{tabular}{l}
Param. \\
No.
\end{tabular} & Symbol & Characteristics & Min. & Typ. & Max. & Units & Conditions \\
\hline \multicolumn{8}{|l|}{CDAC} \\
\hline CD10 & Vout & CDAC Output Voltage Range for Guaranteed Settling Time Specifications & \(0.1^{*}\)
CDACVREF & - & \(0.9^{*}\)
CDACVREF & V & @ ILOAD = IOUT (max) \\
\hline CD11 & N & CDAC Resolution & 12 & - & - & Bits & Guaranteed Monotonic by architecture \\
\hline CD12 & INL & CDAC Integral Nonlinearity & - & \(\pm 2\) & \(\pm 4\) & LSB & Guaranteed Monotonic by architecture with CDACVREF
\[
=A V D D
\] \\
\hline CD13 & DNL & CDAC Differential Nonlinearity & -1 & \(\pm 1\) & <+2 & LSB & Guaranteed Monotonic by architecture with CDACVREF
\[
=A V D D
\] \\
\hline CD14 & OERR & CDAC Offset Error & -5 & 20 & 35 & mV & CDACVREF = AVDD \\
\hline CD15 & Gerr & CDAC Gain Error & -2 & 0 & +2 & \% of FS & CDACVREF = AVDD \\
\hline CD16 & CDACVREF & CDAC Vref Input Range & 0.5 & - & AVDD & V & - \\
\hline CD17 & Ton & CDAC Module Turn On Time & - & 1.0 & 2 & \(\mu \mathrm{s}\) & From write of DACON bit \\
\hline CD18 & ToFF & CDAC Module Turn Off Time & - & 1.0 & 2 & \(\mu \mathrm{s}\) & From write of DACON bit \\
\hline CD19 & Tst & Settling Time & - & 3 & 6 & \(\mu \mathrm{s}\) & Output is within \(\pm 4 \mathrm{LSb}\) of desired output step voltage with a \(10 \%\) to \(90 \%\) step or \(90 \%\) to \(10 \%\) step. With load capacitance of 30 pF . \\
\hline CD20 & Fs & Sampling Frequency & - & - & 1 & Msps & Maximum frequency for a correct CDAC output change for small variations of input codes (from code to code plus 1 LSb). \\
\hline CD21 & Cload & Output Load Capacitance & --- & - & 30 & pF & User application loads \\
\hline DC22 & Iout & Output Current Drive Strength & - & - & 1.5 & mA & Sink and source \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

TABLE 36-43: CTMU CURRENT SOURCE SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions (see Note 1): 2.2V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic & Min. & Typ. & Max. & Units & Conditions \\
\hline \multicolumn{8}{|l|}{CTMU Current Source} \\
\hline CTMU0 & Res & Resolution & -2 & - & +2 & \({ }^{\circ} \mathrm{C}\) & 3.3 V @ -40 \({ }^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\) \\
\hline CTMUI1 & IOUT1 & Base Range \({ }^{(1)}\) & - & 0.55 & - & \(\mu \mathrm{A}\) & CTMUCON<1:0> \(=01\) \\
\hline CTMUI2 & IOUT2 & 10x Range \({ }^{(1)}\) & - & 5.5 & - & \(\mu \mathrm{A}\) & CTMUCON<1:0> \(=10\) \\
\hline CTMUI3 & IOUT3 & 100x Range \({ }^{(1)}\) & - & 55 & - & \(\mu \mathrm{A}\) & CTMUCON<1:0> \(=11\) \\
\hline CTMUI4 & IOUT4 & 1000x Range \({ }^{(1)}\) & - & 550 & - & \(\mu \mathrm{A}\) & CTMUCON<1:0> \(=00\) \\
\hline \multirow[t]{3}{*}{CTMUFV1} & \multirow[t]{3}{*}{VF} & \multirow[t]{3}{*}{Temperature Diode Forward Voltage \({ }^{(1,2)}\)} & - & 0.598 & - & V & \[
\begin{aligned}
& \text { TA }=+25^{\circ} \mathrm{C}, \\
& \text { CTMUCON }<1: 0>=01
\end{aligned}
\] \\
\hline & & & - & 0.658 & - & V & \[
\begin{aligned}
& \text { TA }=+25^{\circ} \mathrm{C}, \\
& \text { CTMUCON }<1: 0>=10
\end{aligned}
\] \\
\hline & & & - & 0.721 & - & V & \[
\begin{aligned}
& \text { TA }=+25^{\circ} \mathrm{C}, \\
& \text { CTMUCON }<1: 0>=11
\end{aligned}
\] \\
\hline \multirow[t]{3}{*}{CTMUFV2} & \multirow[t]{3}{*}{VFVR} & \multirow[t]{3}{*}{Temperature Diode Rate of Change \({ }^{(1,2)}\)} & - & -1.92 & - & \(\mathrm{mV} /{ }^{\circ} \mathrm{C}\) & CTMUCON<1:0> = 01 \\
\hline & & & - & -1.74 & - & \(\mathrm{mV} /{ }^{\circ} \mathrm{C}\) & CTMUCON<1:0> \(=10\) \\
\hline & & & - & -1.56 & - & \(\mathrm{mV} /{ }^{\circ} \mathrm{C}\) & CTMUCON<1:0> = 11 \\
\hline
\end{tabular}

Note 1: Nominal value at center point of current trim range (CTMUICON<15:10> = 000000).
2: Parameters are characterized but not tested in manufacturing. Measurements taken with the following conditions:
- VREF+ = AVDD \(=3.3 \mathrm{~V}\)
- ADC module configured for conversion speed of 500 ksps
- All PMD bits are cleared (PMDx = 0)
- Executing a while(1) statement
- Device operating from the FRC with no PLL

FIGURE 36-17: PARALLEL SLAVE PORT TIMING


TABLE 36-44: PARALLEL SLAVE PORT REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{|l}
\hline \begin{tabular}{l} 
Standard Operating Conditions: 2.2V to \(\mathbf{3 . 6 V}\) \\
(unless otherwise stated) \\
Operating temperature \\
\\
\\
\hline
\end{tabular}\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\hline
\end{tabular}} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. & Max. & Units & Conditions \\
\hline PS1 & TdtV2wrH & Data In Valid before \(\overline{\text { PMWR }}\) or \(\overline{\text { PMCSx }}\) Inactive (setup time) & 20 & - & - & ns & - \\
\hline PS2 & TwrH2dtI & \(\overline{\text { PMWR }}\) or \(\overline{\text { PMCSx }}\) Inactive to Data-in Invalid (hold time) & 40 & - & - & ns & - \\
\hline PS3 & TrdL2dtV & \(\overline{\mathrm{PMRD}}\) and \(\overline{\text { PMCS }} x\) Active to Data-out Valid & - & - & 60 & ns & - \\
\hline PS4 & TrdH2dtI & \(\overline{\text { PMRD }}\) Active or \(\overline{\text { PMCSx }}\) Inactive to Data-out Invalid & 0 & - & 10 & ns & - \\
\hline PS5 & Tcs & \(\overline{\text { PMCSx }}\) Active Time & TPBCLK2 + 40 & - & - & ns & - \\
\hline PS6 & TwR & \(\overline{\text { PMWR Active Time }}\) & TPBCLK2 + 25 & - & - & ns & - \\
\hline PS7 & TRD & \(\overline{\text { PMRD Active Time }}\) & TPBCLK2 + 25 & - & - & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.

\section*{PIC32MK GP/MC Family}

FIGURE 36-18: PARALLEL MASTER PORT READ TIMING DIAGRAM


TABLE 36-45: PARALLEL MASTER PORT READ TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{Standard Operating Conditions: 2.2V to \(\mathbf{3 . 6 \mathrm { V }}\)
(unless otherwise stated)
\begin{tabular}{l} 
Operating temperature \\
\\
\(\qquad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\\
\hline
\end{tabular}} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. & Max. & Units & Conditions \\
\hline PM1 & Tlat & PMALL/PMALH Pulse Width & - & 1 TPBCLK2 & - & - & - \\
\hline PM2 & TAdSU & Address Out Valid to PMALL/ PMALH Invalid (address setup time) & - & 2 TPBCLK2 & - & - & - \\
\hline PM3 & TAdhold & PMALL/PMALH Invalid to Address Out Invalid (address hold time) & - & 1 TPBCLK2 & - & - & - \\
\hline PM4 & TAHOLD & PMRD Inactive to Address Out Invalid (address hold time) & 5 & - & - & ns & - \\
\hline PM5 & TRD & PMRD Pulse Width & - & 1 TPBCLK2 & - & - & - \\
\hline PM6 & Tdsu & PMRD or PMENB Active to Data In Valid (data setup time) & 15 & - & - & ns & - \\
\hline PM7 & TdHoLd & PMRD or PMENB Inactive to Data In Invalid (data hold time) & 5 & - & - & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.

\section*{PIC32MK GP/MC Family}

FIGURE 36-19: PARALLEL MASTER PORT WRITE TIMING DIAGRAM


TABLE 36-46: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{Standard Operating Conditions: 2.2V to \(\mathbf{3 . 6 V}\)
(unless otherwise stated)
\begin{tabular}{ll} 
Operating temperature & \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
& \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. & Max. & Units & Conditions \\
\hline PM11 & TwR & PMWR Pulse Width & - & 1 TPBCLK2 & - & - & - \\
\hline PM12 & TDvsu & Data Out Valid before PMWR or PMENB goes Inactive (data setup time) & - & 2 TPBCLK2 & - & - & - \\
\hline PM13 & TDVhold & PMWR or PMEMB Invalid to Data Out Invalid (data hold time) & - & 1 TPBCLK2 & - & - & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.

\section*{PIC32MK GP/MC Family}

TABLE 36-47: USB OTG ELECTRICAL SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0 V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(0^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+70^{\circ} \mathrm{C}\) for Commercial \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial
\end{tabular}} \\
\hline Param. No. & Symbol & Characteristics \({ }^{(1)}\) & Min. & Typ. & Max. & Units & Conditions \\
\hline USB313 & Vusb3V3 & USB Voltage & 3.0 & - & 3.6 & V & \begin{tabular}{l}
Two requirements for proper USB operation: \\
- \(3 \mathrm{~V} \leq\) VusB3V3 \(\leq 3.6 \mathrm{~V}\) \\
- (Vusb3V3-0.3V) \(\leq\) VDD \(\leq(\) VUSB3V3 + 0.3 V )
\end{tabular} \\
\hline USB315 & VILUSB & Input Low Voltage for USB Buffer & - & - & 0.8 & V & - \\
\hline USB316 & Vihusb & Input High Voltage for USB Buffer & 2.0 & - & - & V & - \\
\hline USB318 & VDIFS & Differential Input Sensitivity & - & - & 0.2 & V & The difference between D+ and D- must exceed this value while VCM is met \\
\hline USB319 & VCM & Differential Common Mode Range & 0.8 & - & 2.5 & V & - \\
\hline USB320 & Zout & Driver Output Impedance & 28.0 & - & 44.0 & \(\Omega\) & - \\
\hline USB321 & Vol & Voltage Output Low & 0.0 & - & 0.3 & V & \(1.425 \mathrm{k} \Omega\) load connected to Vusb3v3 \\
\hline USB322 & VOH & Voltage Output High & 2.8 & - & 3.6 & V & \(14.25 \mathrm{k} \Omega\) load connected to ground \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.

TABLE 36-48: UART TIMING CHARACTERISTICS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 2.2V to 3.6V \\
(unless otherwise stated) \\
Operating temperature \(0^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+70^{\circ} \mathrm{C}\) for Commercial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial
\end{tabular}} \\
\hline Param. No. & Symbol & Charact & ristics \({ }^{(1)}\) & Min. & Typ. & Max. & Units & Conditions \\
\hline UT10 & FB & Baud Rate & BRGH \(=0\) & - & - & 7.5 & Mbps & Baud rate = (FPBy / (16 * (UxBRG + 1))
where:
' \(x\) ' \(=1-6\)
' \(y\) ' \(=\) FPBCLK2 for UART1 and UART2
' \(y\) ' \(=\) FPBLKC3 for UART3-UART6 \\
\hline UT20 & & & BRGH = 1 & - & - & 30 & Mbps & ```
Baud rate = (FPBy / (4 * (UxBRG + 1))
where:
'x' = 1-6
'y' = FPBCLK2 for UART1 and UART2
' }\textrm{y}\mathrm{ ' = FPBLKC3 for UART3-UART6
``` \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 36-20: MOTOR CONTROL PWM MODULE FAULT TIMING CHARACTERISTICS


TABLE 36-49: MOTOR CONTROL PWM MODULE TIMING REQUIREMENTS
\begin{tabular}{|l|l|l|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{} & \multicolumn{4}{|c|}{\begin{tabular}{l} 
Standard Operating Conditions: 2.2V to 3.6V \\
(unless otherwise stated) \\
Operating temperature \\
\(0^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+70^{\circ} \mathrm{C}\) for Commercial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial
\end{tabular}} \\
\hline \begin{tabular}{c} 
Param \\
No.
\end{tabular} & Symbol & \multicolumn{8}{|c|}{ Characteristic \(^{(1)}\)} & Min. & Typ. & Max. & Units & Conditions \\
\hline \hline MP10 & TFPWM & PWM Output Fall Time & - & - & - & ns & See parameter DO32 \\
\hline MP11 & TRPWM & PWM Output Rise Time & - & - & - & ns & See parameter DO31 \\
\hline MP20 & TFD & \begin{tabular}{l} 
Fault Input \(\downarrow\) to PWM \\
I/O Change
\end{tabular} & - & - & 50 & ns & - \\
\hline MP30 & TFH & Fault Input Pulse Width & 50 & - & - & ns & \\
\hline
\end{tabular}

Note 1:These parameters are characterized, but not tested in manufacturing.

\section*{PIC32MK GP/MC Family}

FIGURE 36-21: EJTAG TIMING CHARACTERISTICS


TABLE 36-50: EJTAG TIMING REQUIREMENTS
\begin{tabular}{|l|l|l|c|c|c|c|}
\hline \multicolumn{2}{|l|}{ AC CHARACTERISTICS } & \multicolumn{3}{|c|}{\begin{tabular}{l} 
Standard Operating Conditions: 2.2V to 3.6V \\
(unless otherwise stated) \\
Operating temperature \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline \begin{tabular}{l} 
Param. \\
No.
\end{tabular} & Symbol & \multicolumn{1}{|c|}{ Description \({ }^{(1)}\)} & Min. & Max. & Units & Conditions \\
\hline \hline EJ1 & TTCKCYC & TCK Cycle Time & 25 & - & ns & - \\
\hline EJ2 & TTCKHIGH & TCK High Time & 10 & - & ns & - \\
\hline EJ3 & TTCKLOW & TCK Low Time & 10 & - & ns & - \\
\hline EJ4 & TTSETUP & \begin{tabular}{l} 
TAP Signals Setup Time Before \\
Rising TCK
\end{tabular} & 5 & - & ns & - \\
\hline EJ5 & TtHoLD & \begin{tabular}{l} 
TAP Signals Hold Time After \\
Rising TCK
\end{tabular} & 3 & - & ns & - \\
\hline EJ6 & TTDOOUT & \begin{tabular}{l} 
TDO Output Delay Time from \\
Falling TCK
\end{tabular} & - & 5 & ns & - \\
\hline EJ7 & TTDOZSTATE & \begin{tabular}{l} 
TDO 3-State Delay Time from \\
Falling TCK
\end{tabular} & - & 5 & ns & - \\
\hline EJ8 & TTRSTLOW & TRST Low Time & 25 & - & ns & - \\
\hline EJ9 & TRF & \begin{tabular}{l} 
TAP Signals Rise/Fall Time, All \\
Input and Output
\end{tabular} & - & - & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but not tested in manufacturing.
37.0 AC AND DC CHARACTERISTICS GRAPHS
\begin{tabular}{|ll}
\hline Note: & \begin{tabular}{l} 
The graphs provided are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested \\
or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.
\end{tabular} \\
\hline
\end{tabular}





\section*{PIC32MK GP/MC Family}

\section*{NOTES:}

\section*{PIC32MK GP/MC Family}

\subsection*{38.0 PACKAGING INFORMATION}

\subsection*{38.1 Package Marking Information}


64-Lead TQFP (10x10x1 mm)


100-Lead TQFP ( \(12 \times 12 \times 1 \mathrm{~mm}\) )


Example


Example

\section*{PICB}

MK1024GPE 064-I/PT
e3) 0510017


Example


Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
* This package is Pb -free. The Pb -free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

\section*{PIC32MK GP/MC Family}

\subsection*{38.2 Package Details}

\section*{64-Lead Very Thin Plastic Quad Flat, No Lead Package (R4X) - 9x9x0.9 mm Body [VQFN] With \(7.15 \times 7.15\) Exposed Pad [Also called QFN]}

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


Microchip Technology Drawing C04-149 [R4X] Rev E Sheet 1 of 2

64-Lead Very Thin Plastic Quad Flat, No Lead Package (R4X) - \(9 \times 9 \times 0.9 \mathrm{~mm}\) Body [VQFN]
With \(7.15 \times 7.15\) Exposed Pad [Also called QFN]
Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


\section*{Notes:}
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated
3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-149 [R4X] Rev E Sheet 2 of 2

\section*{PIC32MK GP/MC Family}

\section*{64-Lead Very Thin Plastic Quad Flat, No Lead Package (R4X) - 9x9x0.9 mm Body [VQFN]} With \(7.15 \times 7.15\) Exposed Pad [Also called QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


RECOMMENDED LAND PATTERN
\begin{tabular}{|l|c|c|c|c|}
\hline & Units & \multicolumn{3}{|c|}{ MILLIMETERS } \\
\hline \multicolumn{2}{|r|}{ Dimension Limits } & MIN & NOM & MAX \\
\hline Contact Pitch & E & \multicolumn{3}{|c|}{0.50 BSC} \\
\hline Optional Center Pad Width & X 2 & & & 7.25 \\
\hline Optional Center Pad Length & Y 2 & & & 7.25 \\
\hline Contact Pad Spacing & C 1 & & 9.00 & \\
\hline Contact Pad Spacing & C 2 & & 9.00 & \\
\hline Contact Pad Width (X64) & X 1 & & & 0.30 \\
\hline Contact Pad Length (X64) & Y 1 & & & 0.95 \\
\hline Contact Pad to Center Pad (X64) & G 1 & 0.40 & & \\
\hline Spacing Between Contact Pads (X60) & G 2 & 0.20 & & \\
\hline Thermal Via Diameter & V & & 0.33 & \\
\hline Thermal Via Pitch & EV & & 1.20 & \\
\hline
\end{tabular}

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

\section*{PIC32MK GP/MC Family}

\section*{64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]}

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


TOP VIEW


SIDE VIEW

\section*{PIC32MK GP/MC Family}

\section*{64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]}

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


DETAIL 1
\begin{tabular}{|l|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ Units } & \multicolumn{3}{|c|}{ MILLIMETERS } \\
\hline \multicolumn{2}{|c|}{ Dimension Limits } & \multicolumn{2}{|c|}{ MIN } & NOM \\
\hline Number of Leads & N & \multicolumn{3}{|c|}{64} \\
\hline Lead Pitch & e & \multicolumn{3}{|c|}{0.50 BSC} \\
\hline Overall Height & A & - & - & 1.20 \\
\hline Molded Package Thickness & A 2 & 0.95 & 1.00 & 1.05 \\
\hline Standoff & A 1 & 0.05 & - & 0.15 \\
\hline Foot Length & L & 0.45 & 0.60 & 0.75 \\
\hline Footprint & L 1 & \multicolumn{3}{|c|}{1.00 REF} \\
\hline Foot Angle & \(\phi\) & \(0^{\circ}\) & \(3.5^{\circ}\) & \(7^{\circ}\) \\
\hline Overall Width & E & \multicolumn{3}{|c|}{12.00 BSC} \\
\hline Overall Length & D & \multicolumn{3}{|c|}{12.00 BSC} \\
\hline Molded Package Width & E 1 & \multicolumn{3}{|c|}{10.00 BSC} \\
\hline Molded Package Length & D 1 & \multicolumn{3}{|c|}{BSC} \\
\hline Lead Thickness & C & 0.09 & - & 0.20 \\
\hline Lead Width & b & 0.17 & 0.22 & 0.27 \\
\hline Mold Draft Angle Top & \(\alpha\) & \(11^{\circ}\) & \(12^{\circ}\) & \(13^{\circ}\) \\
\hline Mold Draft Angle Bottom & \(\beta\) & \(11^{\circ}\) & \(12^{\circ}\) & \(13^{\circ}\) \\
\hline
\end{tabular}
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Chamfers at corners are optional; size may vary.
3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-085C Sheet 2 of 2

\section*{64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]}

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


\section*{RECOMMENDED LAND PATTERN}
\begin{tabular}{|l|c|c|c|c|}
\hline & \multicolumn{4}{|r|}{ Units } \\
\multicolumn{2}{|r|}{ Dimension Limits } & \multicolumn{3}{|c|}{ MILLIMETERS } \\
\hline \multicolumn{6}{|c|}{} & MIN & NOM & MAX \\
\hline Contact Pitch & E & \multicolumn{3}{|c|}{0.50 BSC } \\
\hline Contact Pad Spacing & C1 & & 11.40 & \\
\hline Contact Pad Spacing & X1 & & 11.40 & \\
\hline Contact Pad Width (X28) & Y1 & & & 0.30 \\
\hline Contact Pad Length (X28) & G & 0.20 & & 1.50 \\
\hline Distance Between Pads & & & \\
\hline
\end{tabular}

\section*{Notes:}
1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing C04-2085B Sheet 1 of 1

\section*{PIC32MK GP/MC Family}

\section*{100-Lead Plastic Thin Quad Flatpack (PT) - 12x12x1 mm Body, 2.00 mm [TQFP]}

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{Units} & \multicolumn{3}{|c|}{MILLIMETERS} \\
\hline \multicolumn{2}{|r|}{Dimension Limits} & MIN & NOM & MAX \\
\hline Number of Leads & N & & 100 & \\
\hline Lead Pitch & e & & 40 BS & \\
\hline Overall Height & A & - & - & 1.20 \\
\hline Molded Package Thickness & A2 & 0.95 & 1.00 & 1.05 \\
\hline Standoff & A1 & 0.05 & - & 0.15 \\
\hline Foot Length & L & 0.45 & 0.60 & 0.75 \\
\hline Footprint & L1 & & . 00 RE & \\
\hline Foot Angle & \(\phi\) & \(0^{\circ}\) & \(3.5{ }^{\circ}\) & \(7^{\circ}\) \\
\hline Overall Width & E & & .00 BS & \\
\hline Overall Length & D & & .00 BS & \\
\hline Molded Package Width & E1 & & . 00 BS & \\
\hline Molded Package Length & D1 & & .00 BS & \\
\hline Lead Thickness & c & 0.09 & - & 0.20 \\
\hline Lead Width & b & 0.13 & 0.18 & 0.23 \\
\hline Mold Draft Angle Top & \(\alpha\) & \(11^{\circ}\) & \(12^{\circ}\) & \(13^{\circ}\) \\
\hline Mold Draft Angle Bottom & \(\beta\) & \(11^{\circ}\) & \(12^{\circ}\) & \(13^{\circ}\) \\
\hline
\end{tabular}

\section*{Notes:}
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Chamfers at corners are optional; size may vary.
3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-100B

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

\begin{tabular}{|l|c|c|c|c|}
\hline & Units & \multicolumn{3}{|c|}{ MILLIMETERS } \\
\hline \multicolumn{2}{|c|}{ Dimension Limits } & \multicolumn{2}{c|}{ MIN } & NOM \\
\hline & MAX \\
\hline Contact Pitch & E & \multicolumn{3}{|c|}{0.40 BSC } \\
\hline Contact Pad Spacing & C1 & & 13.40 & \\
\hline Contact Pad Spacing & C2 & & 13.40 & \\
\hline Contact Pad Width (X100) & X1 & & & 0.20 \\
\hline Contact Pad Length (X100) & Y1 & & & 1.50 \\
\hline Distance Between Pads & G & 0.20 & & \\
\hline
\end{tabular}

\section*{Notes:}
1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2100B

\section*{PIC32MK GP/MC Family}

\section*{NOTES:}
39.0 APPENDIX A: MIGRATION GUIDE
TABLE 39-1: MIGRATION FROM PIC32MKXXGPD/GPE/MCFXX TO PIC32MKXXGPK/GPL/MCMXX
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{FEATURE} & \multirow[t]{2}{*}{PIC32MKxxGPD/GPE/ MCFxx} & \multirow[t]{2}{*}{PIC32MKxxGPK/GPL/} & \multicolumn{2}{|l|}{\begin{tabular}{l}
64/100 pin PIC32MKxxGPD/E/ \\
MCF to \\
64/100 pin PIC32MKxxGPK/L/ \\
MCM \\
Migration Impact
\end{tabular}} & \multirow[t]{2}{*}{COMMENTS} \\
\hline & & & PCB Hardware NonCompatible & Software NonCompatible & \\
\hline \#PIN & 100/64 & 100/64 & X & X & \multirow[t]{2}{*}{Pin Differences: LVDIN, T1CLK, VBAT, RD8, PWM7L, PWM7H, PWM8L, PWM8H, PWM9L, PWM9H, PWM10H I2Cx [SCLx, SDAx ( \(x=1-4\) )] differences. + GP variants have one extra I/O pin.} \\
\hline \# I/O & 77 (100-pin), 48 (64-pin) & 78 (100-pin), 49 (64-pin) & X & X & \\
\hline CPU & MIPS arch at 120 MHz & MIPS arch at 120 MHz & - & - & - \\
\hline Configuration Word Registers & 4 & 5/10 & - & X & 1 new configuration register + new bits +5 new alternate configuration words. \\
\hline Flash & \begin{tabular}{l}
1024 Mb/512 Mb \\
No ECC Live Update Dual boot
\end{tabular} & 1024 Mb /512 Mb ECC Live update Dual boot & - & \(X^{(1)}\) & Flash ECC added on PIC32MKxxGPK/GPL/ MCMxx. (i.e., Silicon Flash error correction) \\
\hline SRAM & \(256 \mathrm{~Kb}, 128 \mathrm{~Kb}\) & \(256 \mathrm{~Kb}, 128 \mathrm{~Kb}\) & - & - & - \\
\hline Oscillator & ```
POSC (No AGC)
    SOSC
UPLL (USB PLL)
    No BFRC
``` & \begin{tabular}{l}
POSC w/AGC and Fine gain SOSC \\
UPLL (USB PLL) \\
BFRC (Back-up FRC)
\end{tabular} & \(X^{(1,2)}\) & \(X^{(1,2)}\) & \begin{tabular}{l}
PIC32MKxxGPK/GPL/MCMxx: \\
New BFRC (Back-Up FRC) + OSCCON register clock source selections + AGC (Auto Gain Control) feature/selections in Configuration words.
\end{tabular} \\
\hline EE Data Flash Module & 4 Kb & 4 Kb & - & - & - \\
\hline DMA & 8/13 & 8/13 & - & - & - \\
\hline USB & \begin{tabular}{l}
(2) Full Speed (100-pin) \\
(1) Full Speed (64-in)
\end{tabular} & \begin{tabular}{l}
(2) Full Speed (100-pin) \\
(1) Full Speed (64-pin)
\end{tabular} & - & - & Note: USB LS non-functional on both product families. \\
\hline Timer1 & 1 & 1 & - & - & - \\
\hline 32-bit Timer 2-9 type-B & 8 & 8 & - & - & - \\
\hline Watch Dog Timer (WDT) & 1 & 1 & - & - & - \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
TABLE 39-1: MIGRATION FROM PIC32MKXXGPD/GPE/MCFXX TO PIC32MKXXGPK/GPL/MCMXX (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Dead Man Timer (DMT) & 1 & 1 & - & - & - \\
\hline Input Capture & 16 & 16 & - & - & - \\
\hline Output Compare & 16 & 16 & - & - & - \\
\hline SPI & 6 & 6 & - & - & - \\
\hline \(1^{2} \mathrm{C}\) & (None) & 4 & X & X & (4) \(I^{2} \mathrm{C}\) peripherals \\
\hline UART & 6 & 6 & - & - & - \\
\hline PMP & 1 & 1 & - & - & - \\
\hline RTCC & 1 & 1 & - & - & - \\
\hline CAN & CAN (Lite) & CAN FD
(New hardware or Software) & - & X & New CAN architecture with all new features register/bit definitions \\
\hline ADC Modules & 7 & 7 & - & - & - \\
\hline ADC Channels (External) & 42 (100 pin), 26 (64 pin) & 42 (100-pin), 26 (64-pin) & - & - & - \\
\hline ADC Channels (VBAT Internal) & Yes (AN52 = Vbat/2) & No & - & \(X^{(1)}\) & No VBAT on PIC32MKxxGPK/GPLxx \\
\hline Op amp & 4 & 4 (New features and configurations) & - & X & New op amp features, modes, configurations and register bit additions or deletions + new performance specs. \\
\hline CFGCON2 Register & Yes & No & - & X & PIC32MKxxGPD/GPE/MCFxx Op-Amp Enable/ Disable register. \\
\hline COMPARATORS & 5 & 5 (New features and configurations) & - & X & \\
\hline DAC & 3 & 3 & - & - & \\
\hline
\end{tabular}
TABLE 39-2: MIGRATION FROM PIC32MKXXGPD/GPE/MCFXX TO PIC32MKXXGPK/GPL/MCMXX
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{FEATURE} & \multirow[t]{2}{*}{PIC32MKxxGPD/GPE/
MCFxx} & \multirow[t]{2}{*}{PIC32MKxxGPK/GPL/ MCMxx} & \multicolumn{2}{|l|}{\begin{tabular}{l}
64/100pin PIC32MKxxGPD/E/ \\
MCF to 64/100pin PIC32MKxxGPK/L/ MCM Migration Impact
\end{tabular}} & \multirow[t]{2}{*}{COMMENTS} \\
\hline & & & \begin{tabular}{l}
PCB \\
Hardware NonCompatible
\end{tabular} & Software NonCompatible & \\
\hline Motor Control PWM (PIC32MKXXMCxXX Only) & 8 complimentary pairs (1-6, 11\(12)+4\) single ended ( \(7-10\) ) & 12 complimentary pairs + (6) single ended & X & X & \begin{tabular}{l}
PIC32MKxxMCFxx: Maximum (8) complimentary pairs or (4) Independent pairs or any combination of complimentary/independent that do not exceed (8) pairs. \\
PIC32MKxxMCMxx: Maximum (12) \\
complimentary pairs or (6) Independent pairs or any combination of complimentary/independent that do not exceed (12) pairs.
\end{tabular} \\
\hline PWM IOCONx: (x=1-12) FLT and DTCOMP & 9 & 11 & \(\chi^{(1)}\) & \(\chi^{(1)}\) & PWM Fault and DTCOMP, Different Fault and Dead Time Compensation features or selections \\
\hline Low-Voltage Detect & No & 1 & X & X & - \\
\hline CTMU & 1 & 1 & - & - & - \\
\hline PMD (Peripheral Module Disable) & Yes & Yes & - & - & - \\
\hline JTAG & Yes & Yes & - & - & - \\
\hline TRACE & Yes (100-pin \& 64-pin) & Yes (100-pin \& 64-pin) & - & - & - \\
\hline PGCx/PGDx (Debug) & 3 & 3 & - & - & - \\
\hline VBAT (GP variants) & Yes & No & X & X & No VBAT on PIC32MKxxGPK/GPLxx \\
\hline \begin{tabular}{l}
Deep-sleep modes/ features \\
* DSWDT / DSBOR \\
* DSCON Register \\
* DSWAKE Register \\
* DSGPR[0-32] Register
\end{tabular} & Yes & No & --- & X & No Deep-sleep modes/features and registers on PIC32MKxxGPK/GPL/MCMxx \\
\hline
\end{tabular}
TABLE 39-2: MIGRATION FROM PIC32MKXXGPD/GPE/MCFXX TO PIC32MKXXGPK/GPL/MCMXX (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|}
\hline PRISS Register: Priority Shadow Select Registers & 2 & 8 & - & x & Interrupt Priority Shadow Register sets added to reduce interrupt latency and interrupt stack memory usage by \(\sim 7 \mathrm{x}\) \\
\hline PB5DIV Register & Yes & No & - & X & No PB5 Peripheral bus \#5 CIk Pre-scalar or \\
\hline PB6DIV Register Default & SYSCLK/2 & SYSCLK/4 & - & X & Peripherals on PB6 only runs at 30 MHz . Changes in default Peripheral Bus \#5 Clk Prescalar \\
\hline RD8 I/O pin (GP Variants Only) & No & Yes & X & X(1) & PINx: PIC32MKxxGPD/GPExx = VBAT/VDD PINx: PIC32MKxxGPK/GPLxx = RD8 \\
\hline VDD Ramp Rate & 300 ms to \(3 \mu \mathrm{~s}\) & 300 ms to \(10 \mu \mathrm{~s}\) & X & - & Maximum VDD ramp rate is reduced from 3 us to 10 us. Some users design may need to add a \(3.3 v\) VDD regulator soft start circuit to meet new specification. \\
\hline CFGCON2 Register & \[
\begin{gathered}
\text { ENPGAx + EEWS } \\
(x=1-3,5)
\end{gathered}
\] & EEWS bits Only & - & X & \begin{tabular}{l}
PIC32MKxxGPK/GPL/MCMxx \\
Op-Amp Unity Gain mode enabled removed from CFGCON2 Register. (Unity Gain mode moved to CMxCON Register, \(x=1-3,5\) )
\end{tabular} \\
\hline
\end{tabular}

\footnotetext{
Note 1: This is affected only if the user application is using any additional modules, peripheral functions, peripheral pin function, or features on the PIC32MKxxGPD/GPExx that the
PIC32MKxxGPD/GPExx will default in silicon on to PIC32MKxxGPK/GPLxx POSC w/AGC and ignore POSC gain setting. If using an external shunt gain resistor across POSC XTAL on PIC32MKxxGPD/GPExx user MUST ensure that DEVCFG0<POSCBOOST>=0 on PIC32MKxxGPH/GPGxx or remove the resistor for proper operation. Either internal or external gain boost but not both.
}

\section*{PIC32MK GP/MC Family}

\section*{TABLE 39-3: (100) PIN PIC32MKXXMCF100 VERSUS PIC32MKXXMCM100 PIN/FUNCTION MIGRATION DIFFERENCES}
\begin{tabular}{|c|c|c|c|}
\hline PIN & PIC32MKxxMCF100 & PIC32MKxxMCM100 & FUNCTION PIN MISMATCH \\
\hline 1 & AN23/CVD23/PMA23/RG15 & AN23/CVD23/PWM7L/PMA23/RG15 & PWM7L \\
\hline 2 & VDD & VDD & \\
\hline 3 & TCK/RPA7/PWMH10/PWML4/PMD5/RA7 & TCK/RPA7/PWM10H/PWM4L/PMD5/RA7 & \\
\hline 4 & RPB14/PWMH1/VBUSON1/PMD6/RB14 & RPB14/PWM1H/VBUSON1/PMD6/RB14 & \\
\hline 5 & RPB15/PWMH7/PWML1/PMD7/RB15 & RPB15/PWM7H/PWM1L/PMD7/RB15 & \\
\hline 6 & PWMH11/PWML5/RD1 & PWM11H/PWM5L/RD1 & \\
\hline 7 & PWMH5/RD2 & PWM5H/RD2 & \\
\hline 8 & RPD3/PWMH12/PWML6/RD3 & RPD3/PWM12H/PWM6L/RD3 & \\
\hline 9 & RPD4/PWMH6/RD4 & RPD4/PWM6H/RD4 & \\
\hline 10 & AN19/CVD19/RPG6/VBUSON2/PMA5/RG6 & AN19/CVD19/RPG6/PWM10L/VBUSON2/ PMA5/RG6 & \\
\hline 11 & AN18/CVD18/RPG7/PMA4/RG7 & AN18/CVD18/RPG7/PWM10H/SCL1/PMA4/RG7 & \begin{tabular}{l}
SCL1, \\
PWM10H
\end{tabular} \\
\hline 12 & AN17/CVD17/RPG8/PMA3/RG8 & AN17/CVD17/RPG8/SDA1/PMA3/RG8 & SDA1 \\
\hline 13 & MCLR\# & MCLR\# & \\
\hline 14 & AN16/CVD16/RPG9/PMA2/RG9 & AN16/CVD16/RPG9/PMA2/RG9 & \\
\hline 15 & VSS & VSS & \\
\hline 16 & VDD & VDD & \\
\hline 17 & AN22/CVD22/RG10 & AN22/CVD22/RG10 & \\
\hline 18 & AN21/CVD21/RE8 & AN21/CVD21/RE8 & \\
\hline 19 & AN20/CVD20/RE9 & AN20/CVD20/RE9 & \\
\hline 20 & AN10/CVD10/RPA12/RA12 & AN10/CVD10/RPA12/RA12 & \\
\hline 21 & AN9/CVD9/RPA11/RA11 & AN9/CVD9/RPA11/RA11 & \\
\hline 22 & OA2OUT/AN0/C2IN4-/C4IN3-/RPA0/RA0 & OA2OUT/AN0/C2IN4-/C4IN3-/RPA0/RA0 & \\
\hline 23 & OA21N+/AN1/C2IN1+/RPA1/RA1 & OA2IN+/AN1/C2IN1+/RPA1/RA1 & \\
\hline 24 & PGD3/OA2IN-/AN2/C2IN1-/RPB0/CTED2/RB0 & PGD3/OA2IN-/AN2/C2IN1-/RPB0/CTED2/RB0 & \\
\hline 25 & PGC3/OA1OUT/AN3/C1IN4-/C4IN2-/RPB1/ CTED1/RB1 & PGC3/OA1OUT/AN3/C1IN4-/C4IN2-/RPB1/ CTED1/RB1 & \\
\hline 26 & \[
\begin{aligned}
& \text { PGC1/OA1IN+/AN4/C1IN1+/C1IN3-/C2IN3-/ } \\
& \text { RPB2/RB2 } \\
& \hline
\end{aligned}
\] & PGC1/OA1IN+/AN4/C1IN1+/C1IN3-/C2IN3-/
RPB2/RB2 & \\
\hline 27 & PGD1/OA1IN-/AN5/CTCMP/C1IN1-/RTCC/
RPB3/RB3 & PGD1/OA1IN-/AN5/CTCMP/C1IN1-/RTCC/
RPB3/RB3 & \\
\hline 28 & VREF-/AN33/CVD33/PMA7/RF9 & VREF-/AN33/CVD33/PMA7/RF9 & \\
\hline 29 & VREF+/AN34/CVD34/PMA6/RF10 & VREF+/AN34/CVD34/PMA6/RF10 & \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
\(\begin{array}{ll}\text { TABLE 39-3: } & \text { (100) PIN PIC32MKXXMCF100 VERSUS PIC32MKXXMCM100 PIN/FUNCTION } \\ & \text { MIGRATION DIFFERENCES (CONTINUED) }\end{array}\)
\begin{tabular}{|c|c|c|c|}
\hline 30 & AVDD & AVDD & \\
\hline 31 & AVSS & AVSS & \\
\hline 32 & OA3OUT/AN6/CVD6/C3IN4-/C4IN1+/C4IN4-/ RPCO/RC0 & OA3OUT/AN6/CVD6/C3IN4-/C4IN1+/C4IN4-I RPCO/RC0 & \\
\hline 33 & OA3IN-/AN7/CVD7/C3IN1-/C4IN1-/RPC1/RC1 & OA3IN-/AN7/CVD7/C3IN1-/C4IN1-/RPC1/RC1 & \\
\hline 34 & \begin{tabular}{l}
OA3IN+/AN8/CVD8/C3IN1+/C3IN3-/RPC2/ \\
FLT3/PMA13/RC2
\end{tabular} & OA3IN+/AN8/CVD8/C3IN1+/C3IN3-/RPC2/ FLT3/PMA13/RC2 & \\
\hline 35 & AN11/CVD11/C1IN2-/FLT4/PMA12/RC11 & AN11/CVD11/C1IN2-/FLT4/PMA12/RC11 & \\
\hline 36 & vss & VSS & \\
\hline 37 & VDD & VDD & \\
\hline 38 & AN35/CVD35/RG11 & AN35/CVD35/RG11 & \\
\hline 39 & AN36/CVD36/RF13 & AN36/CVD36/RF13 & \\
\hline 40 & AN37/CVD37/RF12 & AN37/CVD37/RF12 & \\
\hline 41 & AN12/CVD12/C2IN2-/C5IN2-/FLT5/PMA11/ RE12 & AN12/CVD12/C2IN2-/C5IN2-/SDA4/FLT5/ PMA11/RE12 & SDA4 \\
\hline 42 & AN13/CVD13/C3IN2-/FLT6/PMA10/RE13 & AN13/CVD13/C3IN2-/SCL4/FLT6/PMA10/RE13 & SCL4 \\
\hline 43 & AN14/CVD14/RPE14/FLT7/PMA1/RE14 & AN14/CVD14/RPE14/FLT7/PMA1/RE14 & \\
\hline 44 & AN15/CVD15/RPE15/FLT8/PMA0/RE15 & AN15/CVD15/RPE15/FLT8/PMA0/RE15 & \\
\hline 45 & vss & VSs & \\
\hline 46 & VDD & VDD & \\
\hline 47 & AN38/CVD38/RD14 & AN38/CVD38/RD14 & \\
\hline 48 & AN39/CVD39/RD15 & AN39/CVD39/RD15 & \\
\hline 49 & TDI/DAC3/AN26/CVD26/RPA8/PMA9/RA8 & TDI/DAC3/AN26/CVD26/RPA8/SDA2/PMA9/ RA8 & SDA2 \\
\hline 50 & FLT15/RPB4/PMA8/RB4 & FLT15/RPB4/SCL2/PMA8/RB4 & SCL2 \\
\hline 51 & OA5IN+/DAC1/AN24/CVD24/C5IN1+/C5IN3-/ RPA4/T1CK/RA4 & OA5IN+/DAC1/AN24/CVD24/C5IN1+/C5IN3-/ RPA4/RA4 & T1CLK \\
\hline 52 & AN40/CVD40/RPE0/RE0 & AN40/CVD40/RPE0/RE0 & \\
\hline 53 & AN41/CVD41/RPE1/RE1 & AN41/CVD41/RPE1/RE1 & \\
\hline 54 & VBUS1 & VBUS1 & \\
\hline 55 & VUSB3V3 & VUSB3V3 & \\
\hline 56 & D1- & D1- & \\
\hline 57 & D1+ & D1+ & \\
\hline 58 & VBUS2 & VBUS2 & \\
\hline 59 & D2- & D2- & \\
\hline 60 & D2+ & D2+ & \\
\hline 61 & AN45/CVD45/RF5 & AN45/CVD45/RF5 & \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

TABLE 39-3: (100) PIN PIC32MKXXMCF100 VERSUS PIC32MKXXMCM100 PIN/FUNCTION MIGRATION DIFFERENCES (CONTINUED)
\begin{tabular}{|c|c|c|c|}
\hline 62 & VDD & VDD & \\
\hline 63 & OSCI/CLKI/AN49/CVD49/RPC12/RC12 & OSCI/CLKI/AN49/CVD49/RPC12/RC12 & \\
\hline 64 & OSCO/CLKO/RPC15/RC15 & OSCO/CLKO/RPC15/RC15 & \\
\hline 65 & vss & VSs & \\
\hline 66 & AN46/CVD46/RPA14/RA14 & AN46/CVD46/RPA14/RA14 & \\
\hline 67 & AN47/CVD47/RPA15/RA15 & AN47/CVD47/RPA15/RA15 & \\
\hline 68 & RD8 & RD8 & \\
\hline 69 & PGD2/RPB5/USBID1/RB5 & PGD2/RPB5/SDA3/USBID1/RB5 & SDA3 \\
\hline 70 & PGC2/RPB6/SCK2/PMA15/RB6 & PGC2/RPB6/SCL3/SCK2/PMA15/RB6 & SCL3 \\
\hline 71 & DAC2/AN48/CVD48/RPC10/PMA14/RC10 & DAC2/AN48/CVD48/RPC10/PMA14/RC10 & \\
\hline 72 & OA5OUT/AN25/CVD25/C5IN4-/RPB7/SCK1/ INT0/RB7 & OA5OUT/AN25/CVD25/C5IN4-/RPB7/SCK1/ INT0/RB7 & \\
\hline 73 & SOSCI/RPC13/RC13 & SOSCI/RPC13/RC13 & \\
\hline 74 & SOSCO/RPB8/RB8 & SOSCO/RPB8/T1CK/RB8 & T1CLK \\
\hline 75 & VSs & vSs & \\
\hline 76 & TMS/OA5IN-/AN27/CVD27/LVDIN/C5IN1-/ RPB9/RB9 & TMS/OA5IN-/AN27/CVD27/LVDIN/C5IN1-/ RPB9/RB9 & \\
\hline 77 & RPC6/USBID2/PMA16/RC6 & RPC6/USBID2/PMA16/RC6 & \\
\hline 78 & RPC7/PMA17/RC7 & RPC7/PMA17/RC7 & \\
\hline 79 & PMD12/RD12 & PMD12/RD12 & \\
\hline 80 & PMD13/RD13 & PMD13/RD13 & \\
\hline 81 & RPC8/PMWR/RC8 & RPC8/PMWR/RC8 & \\
\hline 82 & RPD5/PWMH12/PMRD/RD5 & RPD5/PWM12H/PMRD/RD5 & \\
\hline 83 & RPD6/PWML12/PMD14/RD6 & RPD6/PWM12L/PMD14/RD6 & \\
\hline 84 & RPC9/PMD15/RC9 & RPC9/PMD15/RC9 & \\
\hline 85 & VSS & VSs & \\
\hline 86 & VDD & VDD & \\
\hline 87 & RPF0/PWMH11/PMD11/RF0 & RPF0/PWM11H/PMD11/RF0 & \\
\hline 88 & RPF1/PWML11/PMD10/RF1 & RPF1/PWM11L/PMD10/RF1 & \\
\hline 89 & RPG1/PMD9/RG1 & RPG1/PMD9/RG1 & \\
\hline 90 & RPG0/PMD8/RG0 & RPG0/PMD8/RG0 & \\
\hline 91 & TRCLK/PMA18/RF6 & TRCLK/PWM9H/PMA18/RF6 & PWM9H \\
\hline 92 & TRD3/PMA19/RF7 & TRD3/PWM9L/PMA19/RF7 & PWM9L \\
\hline 93 & RPB10/PWMH3/PMD0/RB10 & RPB10/PWM3H/PMD0/RB10 & \\
\hline 94 & RPB11/PWMH9/PWML3/PMD1/RB11 & RPB11/PWM9H/PWM3L/PMD1/RB11 & \\
\hline 95 & TRD2/PMA20/RG14 & TRD2/PWM8H/PMA20/RG14 & PWM8H \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

TABLE 39-3: (100) PIN PIC32MKXXMCF100 VERSUS PIC32MKXXMCM100 PIN/FUNCTION MIGRATION DIFFERENCES (CONTINUED)
\begin{tabular}{|c|l|l|l|l|}
\hline 96 & TRD1/RPG12/PMA21/RG12 & TRD1/RPG12/PWM8L/PMA21/RG12 & PWM8L \\
\hline 97 & TRD0/PMA22/RG13 & TRD0/PWM7H/PMA22/RG13 & PWM7H \\
\hline 98 & RPB12/PWMH2/PMD2/RB12 & RPB12/PWM2H/PMD2/RB12 & \\
\hline 99 & RPB13/PWMH8/PWML2/CTPLS/PMD3/RB13 & RPB13/PWM8H/PWM2L/CTPLS/PMD3/RB13 & \\
\hline 100 & TDO/PWMH4/PMD4/RA10 & TDO/PWM4H/PMD4/RA10 & \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

\section*{TABLE 39-4: (100) PIN PIC32MKXXGPD/E100 VERSUS PIC32MKXXGPK/L100 PIN/FUNCTION MIGRATION DIFFERENCES}
\begin{tabular}{|c|c|c|c|}
\hline PIN & PIC32MKxxGPD/GPE100 & PIC32MKxxGPK/GPL100 & FUNCTION PIN MISMATCH \\
\hline 1 & AN23/CVD23/PMA23/RG15 & AN23/CVD23/PMA23/RG15 & \\
\hline 2 & VDD & VDD & \\
\hline 3 & TCK/RPAT/PMD5/RA7 & TCK/RPA7/PMD5/RA7 & \\
\hline 4 & RPB14/VBUSON1/PMD6/RB14 & RPB14/VBUSON1/PMD6/RB14 & \\
\hline 5 & RPB15/PMD7/RB15 & RPB15/PMD7/RB15 & \\
\hline 6 & RD1 & RD1 & \\
\hline 7 & RD2 & RD2 & \\
\hline 8 & RPD3/RD3 & RPD3/RD3 & \\
\hline 9 & RPD4/RD4 & RPD4/RD4 & \\
\hline 10 & AN19/CVD19/RPG6/VBUSON2/PMA5/RG6 & AN19/CVD19/RPG6/VBUSON2/PMA5/RG6 & \\
\hline 11 & AN18/CVD18/RPG7/PMA4/RG7 & AN18/CVD18/RPG7/SCL1/PMA4/RG7 & SCL1 \\
\hline 12 & AN17/CVD17/RPG8/PMA3/RG8 & AN17/CVD17/RPG8/SDA1/PMA3/RG8 & SDA1 \\
\hline 13 & MCLR\# & MCLR\# & \\
\hline 14 & AN16/CVD16/RPG9/PMA2/RG9 & AN16/CVD16/RPG9/PMA2/RG9 & \\
\hline 15 & vss & vss & \\
\hline 16 & VDD & VDD & \\
\hline 17 & AN22/CVD22/RG10 & AN22/CVD22/RG10 & \\
\hline 18 & AN21/CVD21/RE8 & AN21/CVD21/RE8 & \\
\hline 19 & AN20/CVD20/RE9 & AN20/CVD20/RE9 & \\
\hline 20 & AN10/CVD10/RPA12/RA12 & AN10/CVD10/RPA12/RA12 & \\
\hline 21 & AN9/CVD9/RPA11/RA11 & AN9/CVD9/RPA11/RA11 & \\
\hline 22 & OA2OUT/ANO/C2IN4-/C4IN3-/RPA0/RA0 & OA2OUT/ANO/C2IN4-/C4IN3-/RPA0/RA0 & \\
\hline 23 & OA2IN+/AN1/C2IN1+/RPA1/RA1 & OA2IN+/AN1/C2IN1+/RPA1/RA1 & \\
\hline 24 & PGD3/OA2IN-/AN2/C2IN1-/RPB0/CTED2/
RB0 & PGD3/OA2IN-/AN2/C2IN1-/RPB0/CTED2/RB0 & \\
\hline 25 & PGC3/OA1OUT/AN3/C1IN4-/C4IN2-/RPB1/ CTED1/RB1 & PGC3/OA1OUT/AN3/C1IN4-/C4IN2-/RPB1/ CTED1/RB1 & \\
\hline 26 & \(\qquad\) & \[
\begin{aligned}
& \text { PGC1/OA1IN+/AN4/C1IN1+/C1IN3-/C2IN3-/ } \\
& \text { RPB2/RB2 }
\end{aligned}
\] & \\
\hline 27 & PGD1/OA1IN-/AN5/CTCMP/C1IN1-/RTCC/ RPB3/RB3 & PGD1/OA1IN-/AN5/CTCMP/C1IN1-/RTCC/ RPB3/RB3 & \\
\hline 28 & VREF-/AN33/CVD33/PMA7/RF9 & VREF-/AN33/CVD33/PMAT/RF9 & \\
\hline 29 & VREF+/AN34/CVD34/PMA6/RF10 & VREF+/AN34/CVD34/PMA6/RF10 & \\
\hline 30 & AVDD & AVDD & \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

TABLE 39-4: (100) PIN PIC32MKXXGPD/E100 VERSUS PIC32MKXXGPK/L100 PIN/FUNCTION MIGRATION DIFFERENCES (CONTINUED)
\(\left.\begin{array}{|l|l|l|l|}\hline 31 & \text { AVSS } & \text { AVSS } & \\ \hline 32 & \begin{array}{l}\text { OA3OUT/AN6/CVD6/C3IN4-/C4IN1+/C4IN4- } \\ \text { /RPC0/RC0 }\end{array} & \begin{array}{l}\text { OA3OUT/AN6/CVD6/C3IN4-/C4IN1+/C4IN4-/ } \\ \text { RPC0/RC0 }\end{array} & \\ \hline 33 & \begin{array}{l}\text { OA3IN-/AN7/CVD7/C3IN1-/C4IN1-/RPC1/ } \\ \text { RC1 }\end{array} & \text { OA3IN-/AN7/CVD7/C3IN1-/C4IN1-/RPC1/RC1 }\end{array}\right]\)

\section*{PIC32MK GP/MC Family}
\(\begin{array}{ll}\text { TABLE 39-4: } & \text { (100) PIN PIC32MKXXGPD/E100 VERSUS PIC32MKXXGPK/L100 PIN/FUNCTION } \\ & \text { MIGRATION DIFFERENCES (CONTINUED) }\end{array}\) MIGRATION DIFFERENCES (CONTINUED)
\begin{tabular}{|c|c|c|c|}
\hline 63 & OSCI/CLKI/AN49/CVD49/RPC12/RC12 & OSCI/CLKI/AN49/CVD49/RPC12/RC12 & \\
\hline 64 & OSCO/CLKO/RPC15/RC15 & OSCO/CLKO/RPC15/RC15 & \\
\hline 65 & Vss & vSs & \\
\hline 66 & AN46/CVD46/RPA14/RA14 & AN46/CVD46/RPA14/RA14 & \\
\hline 67 & AN47/CVD47/RPA15/RA15 & AN47/CVD47/RPA15/RA15 & \\
\hline 68 & VBAT / VDD (i.e. Non-5v Tolerant) & RD8 (i.e. 5v Tolerant) & VBAT/VDD, RD8 \\
\hline 69 & PGD2/RPB5/USBID1/RB5 & PGD2/RPB5/SDA3/USBID1/RB5 & SDA3 \\
\hline 70 & PGC2/RPB6/SCK2/PMA15/RB6 & PGC2/RPB6/SCL3/SCK2/PMA15/RB6 & SCL3 \\
\hline 71 & DAC2/AN48/CVD48/RPC10/PMA14/RC10 & DAC2/AN48/CVD48/RPC10/PMA14/RC10 & \\
\hline 72 & OA5OUT/AN25/CVD25/C5IN4-/RPB7/SCK1/ INTO/RB7 & OA5OUT/AN25/CVD25/C5IN4-/RPB7/SCK1/ INT0/RB7 & \\
\hline 73 & SOSCI/RPC13/RC13 & SOSCI/RPC13/RC13 & \\
\hline 74 & SOSCO/RPB8/RB8 & SOSCO/RPB8/T1CK/RB8 & T1CLK \\
\hline 75 & vss & vss & \\
\hline 76 & TMS/OA5IN-/AN27/CVD27/LVDIN/C5IN1-/ RPB9/RB9 & TMS/OA5IN-/AN27/CVD27/LVDIN/C5IN1-/
RPB9/RB9 & \\
\hline 77 & RPC6/USBID2/PMA16/RC6 & RPC6/USBID2/PMA16/RC6 & \\
\hline 78 & RPC7/PMA17/RC7 & RPC7/PMA17/RC7 & \\
\hline 79 & PMD12/RD12 & PMD12/RD12 & \\
\hline 80 & PMD13/RD13 & PMD13/RD13 & \\
\hline 81 & RPC8/PMWR/RC8 & RPC8/PMWR/RC8 & \\
\hline 82 & RPD5/PMRD/RD5 & RPD5/PMRD/RD5 & \\
\hline 83 & RPD6/PMD14/RD6 & RPD6/PMD14/RD6 & \\
\hline 84 & RPC9/PMD15/RC9 & RPC9/PMD15/RC9 & \\
\hline 85 & Vss & vSs & \\
\hline 86 & VDD & VDD & \\
\hline 87 & RPF0/PMD11/RF0 & RPF0/PMD11/RF0 & \\
\hline 88 & RPF1/PMD10/RF1 & RPF1/PMD10/RF1 & \\
\hline 89 & RPG1/PMD9/RG1 & RPG1/PMD9/RG1 & \\
\hline 90 & RPG0/PMD8/RG0 & RPG0/PMD8/RG0 & \\
\hline 91 & TRCLK/PMA18/RF6 & TRCLK/PMA18/RF6 & \\
\hline 92 & TRD3/PMA19/RF7 & TRD3/PMA19/RF7 & \\
\hline 93 & RPB10/PMD0/RB10 & RPB10/PMDO/RB10 & \\
\hline 94 & RPB11/PMD1/RB11 & RPB11/PMD1/RB11 & \\
\hline 95 & TRD2/PMA20/RG14 & TRD2/PMA20/RG14 & \\
\hline 96 & TRD1/RPG12/PMA21/RG12 & TRD1/RPG12/PMA21/RG12 & \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

TABLE 39-4: (100) PIN PIC32MKXXGPD/E100 VERSUS PIC32MKXXGPK/L100 PIN/FUNCTION MIGRATION DIFFERENCES (CONTINUED)
\begin{tabular}{|c|l|l|l|}
\hline 97 & TRD0/PMA22/RG13 & TRD0/PMA22/RG13 & \\
\hline 98 & RPB12/PMD2/RB12 & RPB12/PMD2/RB12 & \\
\hline 99 & RPB13/CTPLS/PMD3/RB13 & RPB13/CTPLS/PMD3/RB13 & \\
\hline 100 & TDO/PMD4/RA10 & TDO/PMD4/RA10 & \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

\section*{TABLE 39-5: (64) PIN PIC32MKXXMCF64 VERSUS PIC32MKXXMCM64 PIN/FUNCTION MIGRATION DIFFERENCES}
\begin{tabular}{|c|c|c|c|}
\hline PIN & PIC32MKxxMCF64 & PIC32MKxxMCM64 & FUNCTION PIN MISMATCH \\
\hline 1 & TCK/RPA7/PWM10H/PWM4L/PMD5/RA7 & TCK/RPA7/PWM10H/PWM4L/PMD5/RA7 & \\
\hline 2 & RPB14/PWM1H/VBUSON1/PMD6/RB14 & RPB14/PWM1H/VBUSON1/PMD6/RB14 & \\
\hline 3 & RPB15/PWM7H/PWM1L/PMD7/RB15 & RPB15/PWM7H/PWM1L/PMD7/RB15 & \\
\hline 4 & AN19/CVD19/RPG6/PMA5/RG6 & AN19/CVD19/RPG6/PWM10L/PMA5/RG6 & PWM10L \\
\hline 5 & AN18/CVD18/RPG7/PMA4/RG7 \({ }^{(6)}\) & AN18/CVD18/RPG7/PWM10H/SCL1/PMA4/RG7 & \[
\begin{aligned}
& \text { PWM10H, } \\
& \text { SCL1 }
\end{aligned}
\] \\
\hline 6 & AN17/CVD17/RPG8/PMA3/RG8 \({ }^{(7)}\) & AN17/CVD17/RPG8/SDA1/PMA3/RG8 & SDA1 \\
\hline 7 & MCLR\# & MCLR\# & \\
\hline 8 & AN16/CVD16/RPG9/PMA2/RG9 & AN16/CVD16/RPG9/PMA2/RG9 & \\
\hline 9 & Vss & vSs & \\
\hline 10 & VDD & VDD & \\
\hline 11 & AN10/CVD10/RPA12/RA12 & AN10/CVD10/RPA12/RA12 & \\
\hline 12 & AN9/CVD9/RPA11/USBOEN1/RA11 & AN9/CVD9/RPA11/USBOEN1/RA11 & \\
\hline 13 & OA2OUT/ANO/C2IN4-/C4IN3-/RPA0/RA0 & OA2OUT/ANO/C2IN4-/C4IN3-/RPA0/RA0 & \\
\hline 14 & OA2IN+/AN1/C2IN1+/RPA1/RA1 & OA2IN+/AN1/C2IN1+/RPA1/RA1 & \\
\hline 15 & PGD3/VREF-/OA2IN-/AN2/C2IN1-/RPB0/ CTED2/RB0 & PGD3/VREF-/OA2IN-/AN2/C2IN1-/RPB0/ CTED2/RB0 & \\
\hline 16 & PGC3/OA1OUT/VREF+/AN3/C1IN4-/C4IN2-/ RPB1/CTED1/PMA6/RB1 & PGC3/OA1OUT/VREF+/AN3/C1IN4-/C4IN2-/ RPB1/CTED1/PMA6/RB1 & \\
\hline 17 & PGC1/OA1IN+/AN4/C1IN1+/C1IN3-/C2IN3-/ RPB2/RB2 & PGC1/OA1IN+/AN4/C1IN1+/C1IN3-/C2IN3-/ RPB2/RB2 & \\
\hline 18 & PGD1/OA1IN-/AN5/CTCMP/C1IN1-/RTCC/ RPB3/RB3 & PGD1/OA1IN-/AN5/CTCMP/C1IN1-/RTCC/ RPB3/RB3 & \\
\hline 19 & AVDD & AVDD & \\
\hline 20 & AVSS & AVSS & \\
\hline 21 & OA3OUT/AN6/CVD6/C3IN4-/C4IN1+/C4IN4-/ RPCO/RCO & OA3OUT/AN6/CVD6/C3IN4-/C4IN1+/C4IN4-/ RPCO/RC0 & \\
\hline 22 & OA3IN-/AN7/CVD7/C3IN1-/C4IN1-/RPC1/ PMATIRC1 & OA3IN-/AN7/CVD7/C3IN1-/C4IN1-/RPC1/PMA7/ RC1 & \\
\hline 23 & OA3IN+/AN8/CVD8/C3IN1+/C3IN3-/RPC2/ FLT3/PMA13/RC2 & OA31N+/AN8/CVD8/C3IN1+/C3IN3-/RPC2/FLT3/ PMA13/RC2 & \\
\hline 24 & AN11/CVD11/C1IN2-/FLT4/PMA12/RC11 & AN11/CVD11/C1IN2-/FLT4/PMA12/RC11 & \\
\hline 25 & vss & vss & \\
\hline 26 & VDD & VDD & \\
\hline 27 & AN12/CVD12/C2IN2-/C5IN2-/FLT5/PMA11/ RE12 \({ }^{(7)}\) & AN12/CVD12/C2IN2-/C5IN2-/SDA4/FLT5/ PMA11/RE12 & SDA4 \\
\hline 28 & AN13/CVD13/C3IN2-/FLT6/PMA10/RE13 \({ }^{(6)}\) & AN13/CVD13/C3IN2-/FLT6/SCL4/PMA10/RE13 & SCL4 \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

\section*{TABLE 39-5: (64) PIN PIC32MKXXMCF64 VERSUS PIC32MKXXMCM64 PIN/FUNCTION MIGRATION DIFFERENCES (CONTINUED)}
\begin{tabular}{|c|c|c|c|}
\hline 29 & AN14/CVD14/RPE14/FLT7/PMA1/RE14 & AN14/CVD14/RPE14/FLT7/PMA1/RE14 & \\
\hline 30 & AN15/CVD15/RPE15/FLT8/PMA0/RE15 & AN15/CVD15/RPE15/FLT8/PMA0/RE15 & \\
\hline 31 & TDI/DAC3/AN26/CVD26/RPA8/PMA9/RA8 \({ }^{(7)}\) & TDI/DAC3/AN26/CVD26/RPA8/SDA2/PMA9/RA8 & SDA2 \\
\hline 32 & FLT15/RPB4/PMA8/RB4 \({ }^{(6)}\) & FLT15/RPB4/SCL2/PMA8/RB4 & SCL2 \\
\hline 33 & OA5IN+/DAC1/AN24/CVD24/C5IN1+/C5IN3-/ RPA4/T1CK/RA4 & OA5IN+/DAC1/AN24/CVD24/C5IN1+/C5IN3-/ RPA4/RA4 & T1CLK \\
\hline 34 & VBUS & VBUS & \\
\hline 35 & VUSB3V3 & VUSB3V3 & \\
\hline 36 & D- & D- & \\
\hline 37 & D+ & D+ & \\
\hline 38 & VDD & VDD & \\
\hline 39 & OSCI/CLKI/AN49/CVD49/RPC12/RC12 & OSCI/CLKI/AN49/CVD49/RPC12/RC12 & \\
\hline 40 & OSCO/CLKO/RPC15/RC15 & OSCO/CLKO/RPC15/RC15 & \\
\hline 41 & vss & Vss & \\
\hline 42 & RD8 & RD8 & \\
\hline 43 & PGED2/RPB5/USBID1/RB5 & PGD2/RPB5/SDA3/USBID1/RB5 & SDA3 \\
\hline 44 & PGEC2/RPB6/SCK2/PMA15/RB6 & PGC2/RPB6/SCL3/SCK2/PMA15/RB6 & SCL3 \\
\hline 45 & DAC2/AN48/CVD48/RPC10/PMA14/PMCS/ RC10 & DAC2/AN48/CVD48/RPC10/PMA14/PMCS/ RC10 & \\
\hline 46 & OA5OUT/AN25/CVD25/C5IN4-/RPB7/SCK1/ INT0/RB7 & OA50UT/AN25/CVD25/C5IN4-/RPB7/SCK1/ INT0/RB7 & \\
\hline 47 & SOSCI/RPC13/RC13 & SOSCI/RPC13/RC13 & \\
\hline 48 & SOSCO/RPB8/RB8 & SOSCO/T1CK/RPB8/RB8 & T1CLK \\
\hline 49 & TMS/OA5IN-/AN27/CVD27/C5IN1-/RPB9/RB9 & TMS/OA5IN-/AN27/CVD27/LVDIN/C5IN1-/RPB9/ RB9 & LVDIN \\
\hline 50 & TRCLK/RPC6/PWM6H/RC6 & TRCLK/RPC6/PWM6H/RC6 & \\
\hline 51 & TRD0/RPC7/PWM12H/PWM6L/RC7 & TRD0/RPC7/PWM12H/PWM6L/RC7 & \\
\hline 52 & TRD1/RPC8/PWM5H/PMWR/RC8 & TRD1/RPC8/PWM5H/PMWR/RC8 & \\
\hline 53 & TRD2/RPD5/PWM12H/PMRD/RD5 & TRD2/RPD5/PWM12H/PMRD/RD5 & \\
\hline 54 & TRD3/RPD6/PWM12L/RD6 & TRD3/RPD6/PWM12L/RD6 & \\
\hline 55 & RPC9/PWM11H/PWM5L/RC9 & RPC9/PWM11H/PWM5L/RC9 & \\
\hline 56 & vss & VSs & \\
\hline 57 & VDD & VDD & \\
\hline 58 & RPF0/PWM11H/RF0 & RPF0/PWM11H/RF0 & \\
\hline 59 & RPF1/PWM11L/RF1 & RPF1/PWM11L/RF1 & \\
\hline 60 & RPB10/PWM3H/PMD0/RB10 & RPB10/PWM3H/PMD0/RB10 & \\
\hline 61 & RPB11/PWM9H/PWM3L/PMD1/RB11 & RPB11/PWM9H/PWM3L/PMD1/RB11 & \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

TABLE 39-5: (64) PIN PIC32MKXXMCF64 VERSUS PIC32MKXXMCM64 PIN/FUNCTION MIGRATION DIFFERENCES (CONTINUED)
\begin{tabular}{|c|l|l|l|l|}
\hline 62 & RPB12/PWM2H/PMD2/RB12 & RPB12/PWM2H/PMD2/RB12 & \\
\hline 63 & RPB13/PWM8H/PWM2L/CTPLS/PMD3/RB13 & & RPB13/PWM8H/PWM2L/CTPLS/PMD3/RB13 & \\
\hline 64 & TDO/PWM4H/PMD4/RA10 & TDO/PWM4H/PMD4/RA10 & \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

TABLE 39-6: (64) PIN PIC32MKXXGPD/E64 VERSUS PIC32MKXXGPK/L64 PIN/FUNCTION MIGRATION DIFFERENCES
\begin{tabular}{|c|c|c|c|}
\hline PIN & PIC32MKxxGPD/E64 & PIC32MKxxGPK/L64 & FUNCTION PIN MISMATCH \\
\hline 1 & TCK/RPA7/PMD5/RA7 & TCK/RPA7/PMD5/RA7 & \\
\hline 2 & RPB14/VBUSON1/PMD6/RB14 & RPB14/VBUSON1/PMD6/RB14 & \\
\hline 3 & RPB15/PMD7/RB15 & RPB15/PMD7/RB15 & \\
\hline 4 & AN19/CVD19/RPG6/PMA5/RG6 & AN19/CVD19/RPG6/PMA5/RG6 & \\
\hline 5 & AN18/CVD18/RPG7/PMA4/RG7 \({ }^{(6)}\) & AN18/CVD18/RPG7/SCL1/PMA4/RG7 & SCL1 \\
\hline 6 & AN17/CVD17/RPG8/PMA3/RG8 \({ }^{(7)}\) & AN17/CVD17/RPG8/SDA1/PMA3/RG8 & SDA1 \\
\hline 7 & MCLR\# & MCLR\# & \\
\hline 8 & AN16/CVD16/RPG9/PMA2/RG9 & AN16/CVD16/RPG9/PMA2/RG9 & \\
\hline 9 & VSS & VSS & \\
\hline 10 & VDD & VDD & \\
\hline 11 & AN10/CVD10/RPA12/RA12 & AN10/CVD10/RPA12/RA12 & \\
\hline 12 & AN9/CVD9/RPA11/USBOEN1/RA11 & AN9/CVD9/RPA11/USBOEN1/RA11 & \\
\hline 13 & OA2OUT/ANO/C2IN4-/C4IN3-/RPA0/RA0 & OA2OUT/ANO/C2IN4-/C4IN3-/RPA0/RA0 & \\
\hline 14 & OA2IN+/AN1/C2IN1+/RPA1/RA1 & OA2IN+/AN1/C2IN1+/RPA1/RA1 & \\
\hline 15 & PGD3/VREF-/OA2IN-/AN2/C2IN1-/RPB0/ CTED2/RB0 & PGD3/VREF-/OA2IN-/AN2/C2IN1-/RPB0/ CTED2/RB0 & \\
\hline 16 & PGC3/OA1OUT/VREF+/AN3/C1IN4-/C4IN2-/ RPB1/CTED1/PMA6/RB1 & PGC3/OA1OUT/VREF+/AN3/C1IN4-/C4IN2-/ RPB1/CTED1/PMA6/RB1 & \\
\hline 17 & PGC1/OA1IN+/AN4/C1IN1+/C1IN3-/C2IN3-/
RPB2/RB2 & PGC1/OA1IN+/AN4/C1IN1+/C1IN3-/C2IN3-/
RPB2/RB2 & \\
\hline 18 & PGD1/OA1IN-/AN5/CTCMP/C1IN1-/RTCC/ RPB3/RB3 & PGD1/OA1IN-/AN5/CTCMP/C1IN1-/RTCC/ RPB3/RB3 & \\
\hline 19 & AVDD & AVDD & \\
\hline 20 & AVSS & AVSS & \\
\hline 21 & OA3OUT/AN6/CVD6/C3IN4-/C4IN1+/C4IN4-/ RPC0/RC0 & OA3OUT/AN6/CVD6/C3IN4-/C4IN1+/C4IN4-/ RPCO/RC0 & \\
\hline 22 & OA3IN-/AN7/CVD7/C3IN1-/C4IN1-/RPC1/ PMA7/RC1 & OA3IN-/AN7/CVD7/C3IN1-/C4IN1-/RPC1/PMA7/ RC1 & \\
\hline 23 & OA3IN+/AN8/CVD8/C3IN1+/C3IN3-/RPC2/ FLT3/PMA13/RC2 & OA3IN+/AN8/CVD8/C3IN1+/C3IN3-/RPC2/ FLT3/PMA13/RC2 & \\
\hline 24 & AN11/CVD11/C1IN2-/FLT4/PMA12/RC11 & AN11/CVD11/C1IN2-/FLT4/PMA12/RC11 & \\
\hline 25 & VSS & VSS & \\
\hline 26 & VDD & VDD & \\
\hline 27 & AN12/CVD12/C2IN2-/C5IN2-/FLT5/PMA11/ RE12 \({ }^{(7)}\) & AN12/CVD12/C2IN2-/C5IN2-/SDA4/FLT5/ PMA11/RE12 & SDA4 \\
\hline 28 & AN13/CVD13/C3IN2-/FLT6/PMA10/RE13 \({ }^{(6)}\) & AN13/CVD13/C3IN2-/FLT6/SCL4/PMA10/RE13 & SCL4 \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

TABLE 39-6: (64) PIN PIC32MKXXGPD/E64 VERSUS PIC32MKXXGPK/L64 PIN/FUNCTION MIGRATION DIFFERENCES (CONTINUED)
\begin{tabular}{|c|c|c|c|}
\hline 29 & AN14/CVD14/RPE14/FLT7/PMA1/RE14 & AN14/CVD14/RPE14/FLT7/PMA1/RE14 & \\
\hline 30 & AN15/CVD15/RPE15/FLT8/PMA0/RE15 & AN15/CVD15/RPE15/FLT8/PMA0/RE15 & \\
\hline 31 & TDI/DAC3/AN26/CVD26/RPA8/PMA9/RA8 \({ }^{(7)}\) & TDI/DAC3/AN26/CVD26/RPA8/SDA2/PMA9/ RA8 & SDA2 \\
\hline 32 & FLT15/RPB4/PMA8/RB4 \({ }^{(6)}\) & FLT15/RPB4/SCL2/PMA8/RB4 & SCL2 \\
\hline 33 & OA5IN+/DAC1/AN24/CVD24/C5IN1+/C5IN3-/ RPA4/T1CK/RA4 & OA5IN+/DAC1/AN24/CVD24/C5IN1+/C5IN3-/ RPA4/RA4 & T1CLK \\
\hline 34 & VBUS & VBUS & \\
\hline 35 & VUSB3V3 & VUSB3V3 & \\
\hline 36 & D- & D- & \\
\hline 37 & D+ & D+ & \\
\hline 38 & VDD & VDD & \\
\hline 39 & OSCI/CLKI/AN49/CVD49/RPC12/RC12 & OSCI/CLKI/AN49/CVD49/RPC12/RC12 & \\
\hline 40 & OSCO/CLKO/RPC15/RC15 & OSCO/CLKO/RPC15/RC15 & \\
\hline 41 & vss & vss & \\
\hline 42 & VBAT, (VDD) & RD8 & VBAT, RD8 \\
\hline 43 & PGED2/RPB5/USBID1/RB5 & PGD2/RPB5/SDA3/USBID1/RB5 & SDA3 \\
\hline 44 & PGEC2/RPB6/SCK2/PMA15/RB6 & PGC2/RPB6/SCL3/SCK2/PMA15/RB6 & SCL3 \\
\hline 45 & DAC2/AN48/CVD48/RPC10/PMA14/PMCS/ RC10 & DAC2/AN48/CVD48/RPC10/PMA14/PMCS/ RC10 & \\
\hline 46 & OA50UT/AN25/CVD25/C5IN4-/RPB7/SCK1/ INT0/RB7 & OA50UT/AN25/CVD25/C5IN4-/RPB7/SCK1/ INTO/RB7 & \\
\hline 47 & SOSCI/RPC13/RC13 & SOSCI/RPC13/RC13 & \\
\hline 48 & SOSCO/RPB8/RB8 & SOSCO/T1CK/RPB8/RB8 & T1CLK \\
\hline 49 & TMS/OA5IN-/AN27/CVD27/C5IN1-/RPB9/RB9 & TMS/OA5IN-/AN27/CVD27/LVDIN/C5IN1-/ RPB9/RB9 & LVDIN \\
\hline 50 & TRCLK/RPC6/RC6 & TRCLK/RPC6/RC6 & \\
\hline 51 & TRD0/RPC7/RC7 & TRD0/RPC7/RC7 & \\
\hline 52 & TRD1/RPC8/PMWR/RC8 & TRD1/RPC8/PMWR/RC8 & \\
\hline 53 & TRD2/RPD5/PMRD/RD5 & TRD2/RPD5/PMRD/RD5 & \\
\hline 54 & TRD3/RPD6/RD6 & TRD3/RPD6/RD6 & \\
\hline 55 & RPC9/RC9 & RPC9/RC9 & \\
\hline 56 & vss & vss & \\
\hline 57 & VDD & VDD & \\
\hline 58 & RPF0/RF0 & RPF0/RF0 & \\
\hline 59 & RPF1/RF1 & RPF1/RF1 & \\
\hline 60 & RPB10/PMD0/RB10 & RPB10/PMD0/RB10 & \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

TABLE 39-6: (64) PIN PIC32MKXXGPD/E64 VERSUS PIC32MKXXGPK/L64 PIN/FUNCTION MIGRATION DIFFERENCES (CONTINUED)
\begin{tabular}{|l|l|l|l|l|}
\hline 61 & RPB11/PMD1/RB11 & RPB11/PMD1/RB11 & \\
\hline 62 & RPB12/PMD2/RB12 & & RPB12/PMD2/RB12 & \\
\hline 63 & RPB13/CTPLS/PMD3/RB13 & & RPB13/CTPLS/PMD3/RB13 & \\
\hline 64 & TDO/PMD4/RA10 & TDO/PMD4/RA10 & \\
\hline
\end{tabular}

\title{
PIC32MK GP/MC Family
}

\subsection*{40.0 APPENDIX B: REVISION HISTORY}

\section*{Revision A (April 2016)}

This is the initial released version of the document.

\section*{Revision B (September 2016)}

This revision of the document was updated to include information for PIC32MK Motor Control (MC) devices.

\section*{Revision C (December 2016)}

This revision includes the following major changes, which are referenced by their respective chapter in Table 40-1.
In addition, minor updates to text and formatting were incorporated throughout the document.

\section*{TABLE 40-1: MAJOR SECTION UPDATES}
\begin{tabular}{|c|c|}
\hline Section Name & Update Description \\
\hline 32-bit General Purpose and Motor Control Application MCUs with FPU and up to 1 MB LiveUpdate Flash, 256 KB SRAM, 4 KB EEPROM, and Op amps & Removed \(\mathrm{I}^{2} \mathrm{C}\) and HLVD references (see Table 1 and Table 2). Updated pin names to remove references to \({ }^{2} \mathrm{C}\) and HLVD, added Notes 6 and 7 for 64pin devices, and Notes 5 and 6 for 100-pin devices (see Table 3, Table 4, Table 5, and Table 6). Removed references to FRM Section 24 and Section 38 (see Referenced Sources). \\
\hline 1.0 "Device Overview" & Removed original Table 1-9. Removed HLVD reference and added a new Note 1 (see Table 1-20). \\
\hline 2.0 "Guidelines for Getting Started with 32-bit MCUs" & 2.1 "Basic Connection Requirements" - removed bullet point discussing \(\mathrm{V}_{\mathrm{CAP}}\). In Figure 2-4, reversed direction OSC1 and OSC2 arrows. \\
\hline 6.0 "Data EEPROM" & 6.0 "Data EEPROM" - updated Note 2. Updated table under Note 2. \\
\hline 7.0 "Resets" & Removed HLVD references (see Table 7-1 and Register 7-3). \\
\hline 8.0 "CPU Exceptions and Interrupt Controller" & Added Note 2 (see Table 8-1). Removed I \({ }^{2}\) C references (see Table 8-3). Added Note 7 (see Table 8-4). \\
\hline 9.0 "Oscillator Configuration" & Corrected typo to "POSCMOD", added PWM block to connect to SYSCLK (see Figure 9-1). Removed \(\mathrm{I}^{2} \mathrm{C}\) and HLVD references (see Table 9-1). \\
\hline 21.0 "Inter-Integrated Circuit \(\left(\mathrm{I}^{2} \mathrm{C}\right)\) " & 21.0 "Inter-Integrated Circuit ( \({ }^{2} \mathrm{C}\) )" - Removed original chapter contents and added an intro that points to MPLAB Harmony, Notes 5 and 6 for 100-pin devices, and Notes 6 and 7 for 64-pin devices. \\
\hline 22.0 "Universal Asynchronous Receiver Transmitter (UART)" & Corrected the label for bit 19-0 (see Register 22-5). \\
\hline 25.0 "12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)" & Updated the definition list for bit 20-16 (see Register 25-17). Added Note 1 to Register 25-4. \\
\hline 27.0 "Op Amp/Comparator Module" & Removed \(I^{2} \mathrm{C}\) reference (see Figure 27-2). Removed \(\mathrm{I}^{2} \mathrm{C}\) and HLVD references (see Figure 27-5). Updated CDAC1 to CDAC3, and added Note 3 (see Figure 27-1, Figure 27-2, Figure 27-3, Figure 27-4, and Figure 27-5). Removed CEVT labels from bit 9 . Changed bit 9 definition to "unimplemented" (see Table 27-2). Removed CEVT references, changed bit 9 definition to "unimplemented", and added two notes (see Register 27-2). \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}

TABLE 40-1: MAJOR SECTION UPDATES (CONTINUED)
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Section Name } & \multicolumn{1}{c|}{\(\quad\) Update Description } \\
\hline \hline 31.0 "Motor Control PWM \\
Module" & \begin{tabular}{l} 
Updated first page bulleted list to "Nine Fault input pins are available for Faults \\
and current limits." \\
Updated pin table in Figure 31-1; updated 31.1.2 "WRITE-PROTECTED \\
REGISTERS" \\
Updated label TMRx to PTMRx in Figure 31-2.
\end{tabular} \\
& \begin{tabular}{l} 
Updated "All Resets" value from 0000 to 0078 for IOCONx<31:16> registers in \\
Table 31-1. \\
Updated bit 15-0 descriptions in Register 31-6.and Register 31-10
\end{tabular} \\
& \begin{tabular}{l} 
Updated note in Register 31-10. \\
Updated bit 11-10 description in Register 31-11.
\end{tabular} \\
\hline Updated Notes 1 and 4 in Register 31-12. \\
Added Note 2 and added Note 2 markers in COMP<13:8> and DTCOMP<7:0> \\
in Register 31-18.
\end{tabular}

\section*{Revision D (March 2017)}

This revision includes the following major changes, which are referenced by their respective chapter in Table 40-2.

In addition, minor updates to text and formatting were incorporated throughout the document.

TABLE 40-2: MAJOR SECTION UPDATES
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Section Name } & \multicolumn{1}{c|}{ Update Description } \\
\hline \hline "32-bit General Purpose and \\
Motor Control Application MCUs \\
with FPU and up to 1 MB Live- \\
Update Flash, 256 KB SRAM, 4 \\
KB EEPROM, and Op amps"
\end{tabular}\(\quad\)\begin{tabular}{l} 
page 1-Updates in "Power Management" "Motor Control PWM" "Motor \\
Encoder Interface" "Audio/Graphics/Touch Interfaces" "Unique \\
Features" "Advanced Analog Features" "Communication \\
Interfaces" "Qualification and Class B Support" \\
Removed VBAT column in Table 1. \\
Added Note 8 in Table 3. \\
Added Note 7 in Table 5.
\end{tabular}

\section*{PIC32MK GP/MC Family}

\section*{Revision F (May 2019)}

This revision includes the following major changes, which are referenced by their respective chapter in Table 40-3.

In addition, minor updates to text and formatting were incorporated throughout the document.

TABLE 40-3: MAJOR SECTION UPDATES
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Section Name } & \multicolumn{1}{c|}{ Update Description } \\
\hline \hline \begin{tabular}{l} 
"32-bit General Purpose and \\
Motor Control Application MCUs \\
with FPU and up to 1 MB Live- \\
Update Flash, 256 KB SRAM, 4 \\
KB EEPROM, and Op amps"
\end{tabular} & \begin{tabular}{l} 
The 120 MHz Operating Conditions were updated. \\
Secure boot was removed from the Security Features. \\
The FRC internal oscillator Clock Management operating conditions were \\
updated. \\
The number of ADC channels for 64-pin TQFP and QFN Motor Control devices \\
was updated (see Table 2).
\end{tabular} \\
\hline \(\mathbf{1 . 0}\) "Device Overview" & \begin{tabular}{l} 
The I2Cx and PLVD references were removed from the PIC32MK GP/MC \\
Family Block Diagram (see Figure 1-1).
\end{tabular} \\
\hline \(\mathbf{5 . 0}\) "Flash Program Memory" & \begin{tabular}{l} 
The Wait state bits, LPRDWS<4:0> (NVMCON2), were updated to include a \\
table with low-power Wait state information (see Register 5-8 NVMCON2: \\
Flash Programming Control Register 2 ).
\end{tabular} \\
\hline \(\mathbf{1 0 . 0}\) "Prefetch Module" & \begin{tabular}{l} 
The Wait states table in the PFMWS<2:0> bits (CHECON<2:0>) was updated \\
(see Register 10-1 CHECON: Cache Module Control Register ).
\end{tabular} \\
\hline \begin{tabular}{l} 
11.0 "Direct Memory Access \\
(DMA) Controller"
\end{tabular} & \begin{tabular}{l} 
A note was added to the CHSIRQ<7:0> bits (DCHxECON<15:8>) (see \\
Register 11-8 DCHxecon: dma channel x event control register ).
\end{tabular} \\
\hline \(\mathbf{1 4 . 0}\) "Timer1" & The Timer1 Block Diagram was updated (see Figure 14-1). \\
\hline \(\mathbf{1 5 . 0}\) "Timer2 Through Timer9" & The Timer2-Timer9 Block Diagram was updated (see Figure 15-1). \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline Section Name & Update Description \\
\hline 25.0 "12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)" & \begin{tabular}{l}
The Step 7 was updated (see 25.1 "Activation Sequence"). \\
Table 25-1: "PIC32MKXXX Based on a 60 MHz tad cLock ( 16.667 ns )" was updated. \\
IVTEMP references were removed from the: \\
- ADC Block Diagram (see Figure 25-1) \\
- S\&H Block Diagram (see Figure 25-2) \\
- ADC Register Map (see Table 25-2) \\
The ADCDATA51 register was removed (see Table 25-2). \\
The ADCCON2 register was updated (see Register 25-12 ADCCSS2: ADC Common Scan Select Register 2 ). \\
The following bits were removed: \\
- CSS51 (see Table 25-2 and Register 25-12 ADCCSS2: ADC Common Scan Select Register 2 ) \\
- ARDY51 (see Table 25-2 and Register 25-14 ADCDSTAT2: ADC Data Ready Status Register 2 ) \\
- EIRDY51 (see Table 25-2 and Register 25-37 ADCEISTAT2: ADC Early Interrupt Status Register 2 ) \\
- AN51 (see Table 25-2 and Register 25-41 ADCSYSCFG1: ADC System Configuration Register 1 ) \\
The definition for bit value ' 110011 ' in the ADINSEL<5:0> bits in the ADC Control Register 3 was updated to Reserved (see Register 25-3 ADCCON3: ADC Control Register 3 ). \\
A Note was added to the TRGSRC3<4:0> bits in the ADC Trigger Source \(x\) Registers (see Register 25-18 ADCTRG1: ADC Trigger Source 1 Register through Register 25-24 ADCTRG7: ADC Trigger Source 7 Register ). \\
The definition for bit value ' 110101 ' in the AINID \(<5: 0>\) bits in the ADC Digital Comparator 1 Control Register 3 was updated to Reserved (see Register 2525 ADCCMPCON1: ADC Digital Comparator 1 Control Register ). \\
The definition for the LVL27:LVLO bits in the ADC Trigger Level/Edge Sensitivity Register was updated (see Register 25-32 ADCTRGSNS: ADC Trigger Level/Edge Sensitivity Register ).
\end{tabular} \\
\hline 27.0 "Op Amp/Comparator Module" & \begin{tabular}{l}
The Digital Filter Interconnect Block Diagram was updated (see Figure 27-7). \\
The PSIDL bit was renamed SIDL, and the C5EVT-C1EVT bits were removed in the register summary (see Table 27-2). \\
The bit value ' 010 ' definition was updated to from Reserved to PWM Secondary Special Event in the CFSEL<2:0> bits of the Op amp/Comparator ' \(x\) ' Control Register (see Register 27-2 CMxcon: op amp/comparator ' \(x\) ' control register (' \(x\) ' = 1-5) ).
\end{tabular} \\
\hline 28.0 "Charge Time Measurement Unit (CTMU)" & The bit value definitions were updated in the IRNG<1:0> bits of the CTMU Control Register and Notes 5 and 6 were added (see Register 28-1 CTMUCON: CTMU Control Register ). \\
\hline 32.0 "Power-Saving Features" & The All Resets value in the register summary for bits 15:0 of the PMD2 register was changed to '0000’ (see Table 32-2). \\
\hline
\end{tabular}

\section*{PIC32MK GP/MC Family}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Section Name } & \multicolumn{1}{c|}{ Update Description } \\
\hline \hline 36.0 "Electrical Characteristics" & \begin{tabular}{l} 
The Maximum value of the Power-Down Current DC Characteristics parameter \\
DC41 was updated (see Table 36-8). \\
The Minimum value of the Internal LPRC Accuracy for parameter F21 was \\
updated (see Table 36-18). \\
The Temperature Sensor Specifications were removed (was Table 36-43). \\
Parameter AD51 in the Analog-to-Digital Conversion Timing Requirements was \\
updated (see Table 36-40). \\
The CTMU Current Source Specification conditions were updated (see \\
Table 36-43).
\end{tabular} \\
\hline \begin{tabular}{l} 
37.0 "AC and DC Characteristics \\
Graphs"
\end{tabular} & \begin{tabular}{l} 
The Typical CTMU Temperature Sensor Voltage graph was removed (was \\
Figure 37-5).
\end{tabular} \\
\hline
\end{tabular}

\section*{Revision G (December 2019)}

This revision includes the following major changes, which are referenced by their respective chapter in Table 40-4.
In addition, minor updates to text and formatting were incorporated throughout the document.

TABLE 40-4: MAJOR SECTION UPDATES
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Section Name } & \multicolumn{1}{c|}{ Update Description } \\
\hline \hline "Device Pin Tables" & \begin{tabular}{l} 
Updated the following tables with new pin descriptions to include CVD pin \\
designations: \\
- TABLE 3: "Pin Names for 64-pin General Purpose (GPD/GPE) Devices" \\
- TABLE 4: "Pin Names for 64-pin Motor Control (MCF) Devices" \\
- TABLE 5: "Pin Names for 100-pin General Purpose (GPD/GPE) Devices" \\
- TABLE 6: "Pin Names for 100-pin Motor Control (MCF) Devices"
\end{tabular} \\
\hline 1.0 "Device Overview" & \begin{tabular}{l} 
Added a new table: TABLE 1-3: "CVD, CAPACITIVE TOUCH ASSIST \\
PINOUT I/O DESCRIPTIONS"
\end{tabular} \\
\hline \begin{tabular}{l} 
39.0 "Appendix A: Migration \\
Guide"
\end{tabular} & Added new Appendix A: Migration Guide. \\
\hline \begin{tabular}{l} 
Register 30-3 QEIxSTAT: QEIx \\
Status Register
\end{tabular} & Updated bit definitions for the PCHEQIRO and PCLEQIRQ bits. \\
\hline Updated & Section 38.2 "Package Details" \\
\hline
\end{tabular}

\section*{INDEX}

\section*{A}

AC Characteristics ........................................................ 636
ADC Module Specifications ............................................ 668
Analog-to-Digital Conversion Requirements ..................... 669

\section*{Assembler}

MPASM Assembler................................................... 622

\section*{B}

Block Diagrams
CPU . ..... 50
CTMU Configurations Time Measurement ..... 501
DMA ..... 191
Input Capture ..... 302
Interrupt Controller ..... 121
JTAG Programming, Debugging and Trace Ports ..... 617
Op amp/Comparator Module .... 484, 485, 486, 487, 488
Output Compare Module ..... 309
PIC32 CAN Module. ..... 447
PMP Pinout and Connections to External Devices ..... 346
Prefetch Module. ..... 185
Prefetch Module Block Diagram ..... 185
Quadrature Encoder Interface ..... 512
Reset System. ..... 111
RTCC. ..... 361
SPI Module ..... 317
Timer1. ..... 280
Timer2/3/4/5 (16-Bit) ..... 285
Typical Multiplexed Port Structure ..... 243
UART ..... 331
WDT and Power-up Timer ..... 297
Brown-out Reset (BOR) and On-Chip Voltage Regulator ..... 617
C
C Compilers
MPLAB XC32. ..... 622
Charge Time Measurement Unit. See CTMU.
Comparator
Specifications. ..... 641
Comparator Module ..... 483
Configuration Bit ..... 597
Configuring Analog Port Pins ..... 244
Controller Area Network (CAN) ..... 447
CPU
Architecture Overview ..... 51
Coprocessor 0 Registers ..... 52
Core Exception Types. ..... 122
EJTAG Debug Support ..... 55
Power Management ..... 55
CPU Module ..... 37, 49
CTMU
Registers ..... 503
Customer Change Notification Service ..... 721
Customer Notification Service ..... 721
Customer Support. ..... 721
D
Data EEPROM ..... 105
DC Characteristics ..... 626
I/O Pin Input Specifications ..... 631, 632
I/O Pin Output Specifications ..... 633
Idle Current (IIDLE) ..... 629
Power-Down Current (IPD). ..... 630
Program Memory. ..... 635
Temperature and Voltage Specifications ..... 627
Development Support ..... 621
Direct Memory Access (DMA) Controller. ..... 191
E
EJTAG Timing Requirements ..... 678
Electrical Characteristics ..... 625
AC ..... 636
Errata. ..... 10
External Clock
Timer1 Timing Requirements ..... 646
Timer2, 3, 4, 5 Timing Requirements ..... 647
Timing Requirements ..... 637
F
Flash Program Memory ..... 93, 111
RTSP Operation ..... 93
I
I/O Ports ..... 243
Parallel I/O (PIO). ..... 244
Write/Read Timing. ..... 244
Input Change Notification ..... 244
Instruction Set. ..... 619, 691
Inter-Integrated Circuit (I2C) ..... 329
Internal FRC Accuracy. ..... 639
Internal LPRC Accuracy . ..... 639
Internet Address ..... 721
Interrupt Controller
IRG, Vector and Bit Location ..... 125
M
Memory Maps
Devices with 1024 KB Program Memory and 512 KB RAM ..... 71
Devices with 512 KB Program Memory ..... 70
Memory Organization ..... 69
Layout. ..... 69
Microchip Internet Web Site. ..... 721
Motor Control PWM ..... 529
MPLAB ASM30 Assembler, Linker, Librarian ..... 622
MPLAB ICD 3 In-Circuit Debugger ..... 623
MPLAB PM3 Device Programmer . ..... 623
MPLAB REAL ICE In-Circuit Emulator System ..... 623
MPLAB X Integrated Development Environment Software 621
MPLINK Object Linker/MPLIB Object Librarian ..... 622
0Op Amp
Specifications ..... 649
Oscillator Configuration ..... 165
OTG Electrical Specifications ..... 676
Output Compare ..... 309
P
Packaging ..... 681
Details ..... 682
Marking. ..... 681
Parallel Master Port (PMP) ..... 345
Parallel Master Port Read Requirements ..... 674
Parallel Master Port Write Requirements ..... 675
Parallel Slave Port Requirements ..... 673
PIC32MK Family USB Interface Diagram ..... 218
PICkit 3 In-Circuit Debugger/Programmer ..... 623
Pinout I/O Descriptions
MCPWM Fault, Current Limit and Dead-Time Compen-sation32
MCPWM Generators 1 through 12 ..... 31
Quadrature Encoders 1 through 6 ..... 33
Pinout I/O Descriptions (table). 15, 16, 18, 19, 20, 23, 24, 2526, 28, 29, 30, 34, 35
PORTB Register Map (64-pin and 100-pin Devices) ..... 258
Power-on Reset (POR)
and On-Chip Voltage Regulator ..... 617
Power-Saving Features ..... 581
with CPU Running ..... 581
Prefetch Cache SFR Summary ..... 106
Prefetch Module ..... 185
Q
Quadrature Encoder Interface (QEI) ..... 511
R
Real-Time Clock and Calendar (RTCC) ..... 361
Register Map
CTMU. ..... 494, 502, 508
Device ADC Calibration Summary ..... 599
Device Configuration Word Summary ..... 598
Device EEDATA Calibration Summary ..... 599
Device Serial Number Summary ..... 600
DMA Channel 0-3 ..... 193
DMA CRC ..... 192
DMA Global ..... 192
Flash Controller ..... 94, 290, 298
Input Capture 10-16 ..... 305
Input Capture 1-9 ..... 304
nterrupt ..... 134
Op amp/Comparator ..... 494
Oscillator Configuration ..... 169
Output Compare 10-16 ..... 313
Output Compare1-9 ..... 311
Parallel Master Port ..... 347
Peripheral Pin Select Input ..... 268
Peripheral Pin Select Output ..... 274
PORTA (100-pin Devices) ..... 256
PORTA (64-pin Devices) ..... 257
PORTB ..... 258
PORTC (64-pin and 100-pin Devices) ..... 259
PORTD ..... 261
PORTD (100-pin Devices) ..... 260
PORTE (100-pin Devices) ..... 262
PORTE (64-pin Devices) ..... 263
PORTF (100-pin Devices) ..... 264
PORTF (64-pin Devices) ..... 265
PORTG (100-pin Devices) ..... 266
PORTG (64-pin Devices) ..... 267
Prefetch ..... 186
RTCC ..... 362
SPI1 andSPI2 ..... 318
SPI3 through SPI6 ..... 319
System Bus ..... 79
System Bus Target 0 ..... 79
System Bus Target 1 ..... 80
System Bus Target 2 ..... 82
System Bus Target 3 ..... 83
System Control ..... 112
Timer1-Timer9 ..... 281, 286
UART1 and UART2 ..... 332
UART3-UART6 ..... 333
USB1 and USB2 ..... 219
Registers
[pin name]R (Peripheral Pin Select Input) ..... 277
AD1CON1 (A/D Control 1) ..... 370
AD1CON1 (ADC Control 1) ..... 370
ADCANCON (ADC Analog Warm-up Control Register)442
ADCBASE (ADC Base) ..... 431
ADCCMP1CON (ADC Digital Comparator 1 ControlRegister)426
ADCCMPENx (ADC Digital Comparator ' \(x\) ' Enable Reg-ister ('x' = 1 through 4))..................................... 408
ADCCMPx (ADC Digital Comparator ' \(x\) ' Limit Value Reg-ister (' \(x\) ' = 1 through 4))...................................... 409
ADCCMPxCON (ADC Digital Comparator ' \(x\) ' ControlRegister ('x' = 2 through 4))............................... 429
ADCCNTB (ADC Channel Sample Count Base Address) 433
ADCCON1 (ADC Control Register 1) ........................ 382
ADCCON2 (ADC Control Register 2) ........................ 386
ADCCON3 (ADC Control Register 3) ......................... 389
ADCCSS1 (ADC Common Scan Select Register 1). 405 ADCCSS2 (ADC Common Scan Select Register 2). 406
ADCDATAx (ADC Output Data Register (' \(x\) ' = 0-27, 3341, and 45-53))434
ADCDMAB (ADC Channel Sample count Base Address) 433
ADCDSTAT1 (ADC Data Ready Status Register 1). 407
ADCDSTAT2 (ADC Data Ready Status Register 2). 407
ADCEIEN1 (ADC Early Interrupt Enable Register 1) 438
ADCEIEN2 (ADC Early Interrupt Enable Register 2) 439
ADCEISTAT2 (ADC Early Interrupt Status Register 2) .. 441
ADCFLTRx (ADC Digital Filter ' \(x\) ' Register (' \(x\) ' = 1 through 6)) ........................................................ 410
ADCGIRQEN1 (ADC Interrupt Enable Register 1)... 403
ADCIMCON1 (ADC Input Mode Control Register 1) 395
ADCIMCON2 (ADC Input Mode Control Register 2) 398
ADCIMCON3 (ADC Input Mode Control Register 3) 400
ADCIMCON4 (ADC Input Mode Control Register 4) 402
ADCIRQEN2 (ADC Interrupt Enable Register 2)...... 404
ADCSYSCFG0 (ADC System Configuration Register 0) 445
ADCSYSCFG1 (ADC System Configuration Register 1) 446
ADCTRG1 (ADC Trigger Source 1 Register) ........... 412
ADCTRG2 (ADC Trigger Source 2 Register) ........... 414
ADCTRG3 (ADC Trigger Source 3 Register) ........... 416
ADCTRG4 (ADC Trigger Source 4 Register) ........... 418
ADCTRG5 (ADC Trigger Source 5 Register) ........... 420
ADCTRG6 (ADC Trigger Source 6 Register) ........... 422
ADCTRG7 (ADC Trigger Source 7 Register) ........... 424
ADCTRGMODE (ADC Triggering Mode for Dedicated ADC)................................................................ 393
ADCTRGSNS (ADC Trigger Level/Edge Sensitivity) 435
ADCxCFG (ADCx Configuration Register ' \(x\) ' ( \(x\) ' \(=0\) through 5 and 7))............................................... 444
ADCxTIME (Dedicated ADCx Timing Register ' \(x\) ' (' \(x\) ' = 0 through 5)) ......................................................... 436
ALRMDATE (Alarm Date Value)............................... 370
ALRMDATECLR (ALRMDATE Clear) ....................... 370
ALRMDATESET (ALRMDATE Set).......................... 370
ALRMTIME (Alarm Time Value) ................................ 369

\section*{PIC32MK GP/MC Family}
ALRMTIMECLR (ALRMTIME Clear) ..... 370
ALRMTIMEINV (ALRMTIME Invert) ..... 370
ALRMTIMESET (ALRMTIME Set) ..... 370
ALTDTRx (PWM Alternate Dead Time Register) ..... 568
ALTDTRx (PWM Alternate Dead-Time Register) ..... 569
AUXCONx (PWM Auxiliary Control Register) ..... 578
BFxSEQ (Boot Flash 'x' Sequence) ..... 75
CFGCON2 (EE Data and Op amp Configuration) ..... 614
CHECON (Cache Module Control) ..... 187
CHEHIT (Cache Hit Status) ..... 189
CHEMIS (Cache Miss Status) ..... 190
CHOP (PWM Chop Clock Generator Register) ..... 552
CiCFG (CAN Baud Rate Configuration) ..... 456
CiCON (CAN Module Control) ..... 454
CiFIFOBA (CAN Message Buffer Base Address). ..... 475
CiFIFOCINn (CAN Module Message Index Register ' \(n\) ')481
CiFIFOCONn (CAN FIFO Control Register ' \(n\) ')......... 476
CiFIFOINTn (CAN FIFO Interrupt Register ' \(n\) ') ..... 478
CiFIFOUAn (CAN FIFO User Address Register ' \(n\) ') . 480
CiFLTCONO (CAN Filter Control 0) ..... 466
CiFLTCON1 (CAN Filter Control 1) ..... 468
CiFLTCON2 (CAN Filter Control 2 ) ..... 470
CiFLTCON3 (CAN Filter Control 3). ..... 472
CiFSTAT (CAN FIFO Status) ..... 462
CilNT (CAN Interrupt) ..... 458
CiRXFn (CAN Acceptance Filter ' \(n\) ') ..... 474
CiRXMn (CAN Acceptance Filter Mask ' \(n\) ') ..... 465
CiRXOVF (CAN Receive FIFO Overflow Status) ..... 463
CiTMR (CAN Timer) ..... 463
CiTREC (CAN Transmit/Receive Error Count) ..... 462
CiVEC (CAN Interrupt Code) ..... 460
CMSTAT (Op amp/Comparator Status) ..... 495
CMxCON (Op amp/Comparator 'x' Control) ..... 496
CMxMSKCON (Op amp/Comparator ' \(x\) ' Mask Control) .. 499
CNCONx (Change Notice Control for PORTx) .. ..... 278
CONFIG (Configuration Register - CP0 Register 16 ..... 6, Se-
lect 0) ..... 57
CONFIG1 (Configuration Register 1 - CP0 Register 16,Select 1)59
CONFIG3 (Configuration Register 3 - CP0 Register 16,Select 3)60
CONFIG5 (Configuration Register 5 - CP0 Register 16Select 5).61, 62
CONFIG7 (Configuration Register 7 - CP0 Register 16,Select 7).62
CTMUCON (CTMU Control) ..... 503
DCHxCON (DMA Channel 'x' Control) ..... 205
DCHxCPTR (DMA Channel x Cell Pointer) ..... 215
DCHxCSIZ (DMA Channel \(x\) Cell-Size) ..... 214
DCHxDAT (DMA Channel x Pattern Data) ..... 216
DCHxDPTR (Channel x Destination Pointer) ..... 213
DCHxDSA (DMA Channel x Destination Start Address) ..... 210
DCHxDSIZ (DMA Channel x Destination Size) ..... 211
DCHxECON (DMA Channel x Event Control). ..... 207
DCHxINT (DMA Channel x Interrupt Control) ..... 208
DCHxSPTR (DMA Channel x Source Pointer) ..... 212
DCHxSSA (DMA Channel x Source Start Address) ..... 210
DCHxSSIZ (DMA Channel x Source Size) ..... 211
DCRCCON (DMA CRC Control) ..... 202
DCRCDATA (DMA CRC Data) ..... 204
DCRCXOR (DMA CRCXOR Enable). ..... 204
DEVCFG0 (Device Configuration Word 0 ..... 602
DEVCFG1 (Device Configuration Word 1 ..... 604
DEVCFG2 (Device Configuration Word 2 ..... 607
DEVCFG3 (Device Configuration Word 3 ..... 610
DEVCP0 (Device Code-protect 0) ..... 601
DEVID (Device and Revision ID) ..... 615
DEVSIGN0 (Device Signature Word 0) ..... 601
DMAADDR (DMA Address) ..... 201
DMAADDR (DMR Address) ..... 201
DMACON (DMA Controller Control) ..... 199
DMASTAT (DMA Status) ..... 200
DMSTAT (Deadman Timer Status) ..... 293
DMTCLR (Deadman Timer Clear) ..... 292
DMTCNT (Deadman Timer Count) ..... 294
DMTCON (Deadman Timer Control) ..... 291
DMTPRECLR (Deadman Timer Preclear). ..... 291
FCCR (Floating Point Condition Codes Register - CP1 Register 25) ..... 64
FCSR (Floating Point Control and Status Register - ..... P1
Register 31) ..... 67
FENR (Floating Point Exceptions and Modes EnableRegister - CP1 Register 28)66
FEXR (Floating Point Exceptions Status Register ..... P
Register 26) ..... 65
FIR (Floating Point Implementation Register - CP1 Register 0)63
ICxCON (Input Capture x Control). ..... 306
IFSx (Interrupt Flag Status) ..... 161
INDxCNT (Index Counter Register) ..... 527
INTCON (Interrupt Control) ..... 157
NTSTAT (Interrupt Status) ..... 160
INTxHLD (Interval Timer Hold Register) ..... 526
INTxTMR (Interval Timer Register) ..... 527
IOCONx (PWM I/O Control Register) ..... 557
PCx (Interrupt Priority Control) ..... 162
IPTMR Interrupt Proximity Timer) ..... 160
LEBCONx (Leading Edge Blanking Control Register). 570, 575, 576
LEBDLYx (Leading-Edge Blanking Delay Register). 577 ..... 577NVMADDR (Flash Address)
NVMBWP (Flash Boot (Page) Write-protect) ..... 100
NVMCON (Programming Control) ..... 95, 102
NVMDATA (Flash Data) ..... 98
NVMKEY (Programming Unlock) ..... 97
NVMPWP (Program Flash Write-Protect) ..... 99
NVMSRCADDR (Source Data Address) ..... 98
OCxCON (Output Compare x Control) ..... 315
OSCCON (Oscillator Control) ..... 171
OSCTUN (FRC Tuning) ..... 173
PDCx (PWM Generator Duty Cycle Register) ..... 565
PHASEx (PWM Primary Phase Shift Register) . ..... 567
PMADDR (Parallel Port Address) ..... 353
PMAEN (Parallel Port Pin Enable) ..... 355
PMCON (Parallel Port Control) ..... 348
PMDIN (Parallel Port Input Data) ..... 354, 359
PMDOUT (Parallel Port Output Data) ..... 354
PMMODE (Parallel Port Mode) ..... 351
PMRADDR (Parallel Port Read Address) ..... 358
PMSTAT (Parallel Port Status (Slave Modes Only) . 356PMTMR (Primary Master Time Base Timer Register)...548PMWADDR (Parallel Port Write Address) ................ 357
POSxCNT (Position Counter Register) ..... 5
PRISS (Priority Shadow Select) ..... 158
PSCNT (Post Status Configure DMT Count Status) 294PSINTV (Post Status Configure DMT Interval Status) ..
295
PTCON (PWM Primary Time Base Control Register).....545
PTPER (Primary Master Time Base Period Register) ...547
PWMCONx (PWM Control Register) ..... 554
PWMKEY
(PWM Unlock Register) ..... 553
QEIxCMPL (Capture Low Register) ..... 528
QElxCON QElx Control) ..... 518
QEIxICC (QEIx Initialize/Capture/Compare Register)..528
QEIxIOC (QEIx I/O Control) ..... 520
QElxSTAT (QElx Status) ..... 522
REFOxCO178
REFOxTRIM (Reference Oscillator Trim ('x' = 1-4)) . 180 ..... 180
RPnR (Peripheral Pin Select Output)
RSWRST (Software Reset) ..... 115, 116, 118
RTCCON (RTCC Control). ..... 363
RTCDATE (RTC Date Value) ..... 368
RTCTIME (RTC Time Value) ..... 367
SBFLAG (System Bus Status Flag) ..... 84, 107
SBTxECLRM (System Bus Target 'x' Multiple Error Clear88
SBTxECLRS (System Bus Target 'x' Single Error Single)88
SBTxECON (System Bus Target 'x' Error Control).... 87110
SBTxEL109
SBTxELO109
SBTxRDy (System Bus Target 'x' Region 'y' Read Per-missions)90
SBTxREGy (System Bus Target 'x' Region 'y')............ 89
SBTxWRy (System Bus Target 'x' Region 'y' Write Per-missions)91
SDCx (PWM Secondary Duty Cycle Register). ..... 566
SEVTCMP (Special Event Compare Register) ..... 548
SMTMR (Secondary Master Time Base Timer Register)551
SPIxBRG (SPIx Baud Rate Generator) ..... 327
SPlxBUF (SPlx Buffer) ..... 327
SPIxCON (SPI Control) ..... 321
SPIxCON2 (SPI Control 2) ..... 324
SPIxSTAT (SPI Status) ..... 325
SPLLCON (System PLL Control) ..... 174
SSEVTCMP (PWM Secondary Special Event Compare Register) ..... 550
STCON (Secondary Master Time Base Control Register)549
STPER (Secondary Master Time Base Period Register)550
STRIGx (Secondary PWM Trigger Compare Register) .574
T1CON (Type A Timer Control) ..... 282
TMR (PWM Timer Register) ..... 579
TMRx (PWM Timer Register 'x') ..... 579
TRGCONx (PWM Trigger Control Register) ..... 572
TRIGx (PWM Trigger Compare Value Register) ..... 571
TxCON (Type B Timer Control) ..... 288
UPLLCON USB PLL Control) ..... 176
UxADDR (USB Address) ..... 237
UxBDTP1 (USB BDT Page 1) ..... 239
UxBDTP2 (USB BDT Page 2) ..... 240
UxBDTP3 (USB BDT Page 3) ..... 240
UxCNFG1 (USB Configuration 1). ..... 241
UxCON (USB Control) ..... 235
UxEIE (USB Error Interrupt Enable) ..... 233
UxEIR (USB Error Interrupt Status). ..... 231
UxEP0-UxEP15 (USB Endpoint Control) ..... 242
UxFRMH (USB Frame Number High) ..... 238
UxFRML (USB Frame Number Low). ..... 237
UxIE (USB Interrupt Enable) ..... 230
UxIR (USB Interrupt). ..... 229
UxOTGCON (USB OTG Control) ..... 227
UxOTGIE (USB OTG Interrupt Enable) ..... 225
UxOTGIR (USB OTG Interrupt Status) ..... 224
UxOTGSTAT (USB OTG Status). ..... 226
UxPWRC (USB Power Control) ..... 228
UxSOF (USB SOF Threshold) ..... 239
UxSTAT (USB Status) ..... 234
UxTOK (USB Token) ..... 238
VELxCNT (Velocity Counter Register) ..... 525
VELxHLD (Velocity Hold Register) ..... 526
WDTCON (Watchdog Timer Control) ..... 299, 587
Revision History ..... 709
RTCALRM (RTC ALARM Control) ..... 365
S
Serial Peripheral Interface (SPI) ..... 317
Software Simulator (MPLAB X SIM) ..... 623
Special Features ..... 597
T
Timer1 Module ..... 279
Timer2/3, Timer4/5, Timer6/7, and Timer8/9 Modules ..... 285
Timing Diagrams
CAN I/O ..... 667
EJTAG ..... 678
External Clock. ..... 637
I/O Characteristics ..... 642
Input Capture (CAPx) ..... 647
Motor Control PWM Fault ..... 677
OCx/PWM ..... 648
Output Compare (OCx). ..... 648
Parallel Master Port Read ..... 674
Parallel Master Port Write ..... 675
Parallel Slave Port ..... 673
QEA/QEB Input ..... 666
SPIx Master Mode (CKE = 0) ..... 651
SPIx Master Mode (CKE = 1) ..... 654
SPlx Slave Mode (CKE = 0) ..... 657
SPIx Slave Mode (CKE = 1) ..... 661
Timer1, 2, 3, 4, 5 External Clock ..... 646
TimerQ (QEI Module) External Clock ..... 665
UART Reception ..... 343
UART Transmission (8-bit or 9-bit Data) ..... 343
Timing Requirements CLKO and I/O ..... 642
Timing Specifications
CAN I/O Requirements ..... 667
Input Capture Requirements. ..... 647
Motor Control PWM Requirements ..... 677
Output Compare Requirements ..... 648
QEI External Clock Requirements ..... 665
Quadrature Decoder Requirements. ..... 666
Simple OCx/PWM Mode Requirements ..... 648, 650
SPIx Master Mode (CKE = 0) Requirements ..... 652
SPIx Master Mode (CKE = 1) Requirements ..... 655
SPIx Slave Mode (CKE = 1) Requirements ..... 662
SPIx Slave Mode Requirements (CKE = 0) ..... 658
U
UART ..... 331
USB On-The-Go (OTG) ..... 217
V
Voltage Regulator (On-Chip) ..... 617
W
Watchdog Timer and Power-up Timer SFR Summary ..... 584
WWW Address. ..... 721
WWW, On-Line Support ..... 10

\section*{PIC32MK GP/MC Family}

\section*{PIC32MK GP/MC Family}

\section*{THE MICROCHIP WEB SITE}

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:
- Product Support - Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support - Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip - Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

\section*{CUSTOMER CHANGE NOTIFICATION SERVICE}

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.
To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

\section*{CUSTOMER SUPPORT}

Users of Microchip products can receive assistance through several channels:
- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.
Technical support is available through the web site at: http://microchip.com/support

\section*{PIC32MK GP/MC Family}

\section*{PRODUCT IDENTIFICATION SYSTEM}

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.


\section*{Flash Memory Family}
MK
Architecture \(\quad\)\begin{tabular}{rl} 
MK MIPS32
\end{tabular}

\section*{Note the following details of the code protection feature on Microchip devices:}
- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

\section*{Trademarks}

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial
Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit,
PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI,
SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC,
USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and
ZENA are trademarks of Microchip Technology Incorporated in the
U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
The Adaptec logo, Frequency on Demand, Silicon Storage
Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.
GestIC is a registered trademark of Microchip Technology Germany
II GmbH \& Co. KG, a subsidiary of Microchip Technology Inc., in other countries.
All other trademarks mentioned herein are property of their respective companies.
© 2019, Microchip Technology Incorporated, All Rights Reserved.
ISBN: 978-1-5224-5346-8

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

\section*{Worldwide Sales and Service}
```


[^0]:    TABLE 4-8: SYSTEM BUS TARGET 0 REGISTER MAP

    |  |  |  | Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    |  |  |  | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | $18 / 2$ | 17/1 | 16/0 |  |
    |  | SBT0ELOG1 | 31:16 | MULTI | - | - | - | CODE<3:0> |  |  |  | - | - | - | - | - | - | - | - | 0000 |
    | 8020 | SBTOELOG1 | 15:0 | INITID<7:0> |  |  |  |  |  |  |  | REGION<3:0> |  |  |  | - | CMD<2:0> |  |  | 0000 |
    | 8024 | SBT0ELOG2 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 0000 |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | GROUP | P<1:0> | 0000 |
    | 8028 | SBTOECON | 31:16 | - | - | - | - | - | - | - | ERRP | - | - | - | - | - | - | - | - | 0000 |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 0000 |
    | 8030 | SBTOECLRS | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 0000 |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | CLEAR | 0000 |
    | 8038 | SBTOECLRM | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 0000 |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | CLEAR | 0000 |
    | 8040 | SBTOREG0 | 31:16 | BASE<21:6> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Xxxx |
    |  |  | 15:0 | BASE<5:0> |  |  |  |  |  | PRI | - | SIZE<4:0> |  |  |  |  | - | - | - | xxxx |
    | 8050 | SBTORDO | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | xxxx |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUP0 | $x x x x$ |
    | 8058 | SBTOWRO | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | xxxx |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUP0 | xxxx |
    | 8060 | SBTOREG1 | 31:16 | BASE<21:6> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
    |  |  | 15:0 | BASE<5:0> |  |  |  |  |  | PRI | - | SIZE<4:0> |  |  |  |  | - | - | - | $x \times x x$ |
    | 8070 | SBT0RD1 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | $x \times x x$ |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUP0 | xxxx |
    | 8078 | SBT0WR1 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | $x \mathrm{xxx}$ |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUP0 | $x \times x x$ |
    | Legend: $\quad x=$ unknown value on Reset; $-=$ unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

    ## PIC32MK GP/MC Family

    SYSTEM BUS TARGET 1 REGISTER MAP

    |  |  |  | Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    |  |  |  | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | $23 / 7$ | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 |  |
    | 8420 | SBT1ELOG1 | 31:16 | MULTI | - | - | - | CODE<3:0> |  |  |  | - | - | - | - | - | - | - | - | 0000 |
    |  |  | 15:0 | INITID<7:0> |  |  |  |  |  |  |  | REGION<3:0> |  |  |  | - | CMD<2:0> |  |  | 0000 |
    | 8424 | SBT1ELOG2 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 0000 |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | GROUP<1:0> |  | 0000 |
    | 8428 | SBT1ECON | 31:16 | - | - | - | - | - | - | - | ERRP | - | - | - | - | - | - | - | - | 0000 |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 0000 |
    | 8430 | SBT1ECLRS | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 0000 |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | CLEAR | 0000 |
    | 8438 | SBT1ECLRM | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 0000 |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | CLEAR | 0000 |
    | 8440 | SBT1REG0 | 31:16 | BASE<21:6> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
    |  |  | 15:0 | BASE<5:0> |  |  |  |  |  | PRI | - | SIZE<4:0> |  |  |  |  | - | - | - | xxxx |
    | 8450 | SBT1RD0 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | xxxx |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUPO | xxxx |
    | 8458 | SBT1WR0 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | xxxx |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUPO | xxxx |
    | 8480 | SBT1REG2 | 31:16 | BASE<21:6> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
    |  |  | 15:0 | BASE<5:0> |  |  |  |  |  | PRI | - | SIZE<4:0> |  |  |  |  | - | - | - | xxxx |
    | 8490 | SBT1RD2 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | xxxx |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUPO | xxxx |
    | 8498 | SBT1WR2 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | xxxx |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUPO | xxxx |
    | 84A0 | SBT1REG3 | 31:16 | BASE<21:6> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
    |  |  | 15:0 | BASE<5:0> |  |  |  |  |  | PRI | - | SIZE<4:0> |  |  |  |  | - | - | - | xxxx |
    | 84B0 | SBT1RD3 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | xxxx |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUP0 | xxxx |
    | 84B8 | SBT1WR3 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | xxxx |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUPO | xxxx |
    | 84C0 | SBT1REG4 | 31:16 | BASE<21:6> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
    |  |  | 15:0 | BASE<5:0> |  |  |  |  |  | PRI | - | SIZE<4:0> |  |  |  |  | - | - | - | xxxx |
    | 84D0 | SBT1RD4 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | xxxx |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUPO | xxxx |
    | 84D8 | SBT1WR4 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | xxxx |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUPO | xxxx |
    | $\begin{array}{ll}\text { Legend: } & \mathrm{x}=\text { unknown value on Reset; }-=\text { unimplemented, read as ' } 0 \text { '. Reset values are shown } \\ \text { Note: } & \text { For reset values listed as ' } x \times x \times \text { ', please refer to Table } 4-6 \text { for the actual reset values. }\end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

    SYSTEM BUS TARGET 1 REGISTER MAP (CONTINUED)

    |  |  |  | Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    |  |  |  | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | $20 / 4$ | 19/3 | 18/2 | 17/1 | 16/0 |  |
    | 84E0 | SBT1REG5 | 31:16 | BASE<21:6> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
    |  |  | 15:0 | BASE<5:0> |  |  |  |  |  | PRI | - | SIZE<4:0> |  |  |  |  | - | - | - | xxxx |
    | 84F0 | SBT1RD5 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | xxxx |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUPO | xxxx |
    | 84F8 | SBT1WR5 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | xxxx |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUPO | xxxx |


    Note: $\quad$ For reset values listed as ' $x x x x$ ', please refer to Table 4-6 for the actual reset values

    ## PIC32MK GP/MC Family

    SYSTEM BUS TARGET 2 REGISTER MAP

    |  |  |  | Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\text { 〒 } \underset{\stackrel{y y}{0}}{\stackrel{y}{0}}$ |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    |  |  |  | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 |  |
    | 8820 | SBT2ELOG1 | 31:16 | MULTI | - | - | - | CODE<3:0> |  |  |  | - | - | - | - | - | - | - | - | 0000 |
    |  |  | 15:0 | INITID<7:0> |  |  |  |  |  |  |  | REGION<3:0> |  |  |  | - | CMD $2: 0>$ |  |  | 0000 |
    | 8824 | SBT2ELOG2 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 0000 |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | GROU | P <1:0> | 0000 |
    | 8828 | SBT2ECON | 31:16 | - | - | - | - | - | - | - | ERRP | - | - | - | - | - | - | - | - | 0000 |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 0000 |
    | 8830 | SBT2ECLRS | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 0000 |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | CLEAR | 0000 |
    | 8838 | SBT2ECLRM | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 0000 |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | CLEAR | 0000 |
    | 8840 | SBT2REG0 | 31:16 | BASE<21:6> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
    |  |  | 15:0 | BASE<5:0> |  |  |  |  |  | PRI | - | SIZE<4:0> |  |  |  |  | - | - | - | xxxx |
    | 8850 | SBT2RD0 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | xxxx |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUPO | xxxx |
    | 8858 | SBT2WR0 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | $x x x x$ |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUPO | xxxx |
    | 8860 | SBT2REG1 | 31:16 | BASE<21:6> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
    |  |  | 15:0 | BASE<5:0> |  |  |  |  |  | PRI | - | SIZE<4:0> |  |  |  |  | - | - | - | xxxx |
    | 8870 | SBT2RD1 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | $x \times x x$ |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUPO | xxxx |
    | 8878 | SBT2WR1 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | $x x x x$ |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUPO | xxxx |
    | 8880 | SBT2REG2 | 31:16 | BASE<21:6> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
    |  |  | 15:0 | BASE<5:0> |  |  |  |  |  | PRI | - | SIZE<4:0> |  |  |  |  | - | - | - | xxxx |
    | 8890 | SBT2RD2 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | xxxx |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUPO | xxxx |
    | 8898 | SBT2WR2 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | xxxx |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUPO | xxxx |

    $\begin{array}{ll}\text { Legend: } & x=\text { unknown value on Reset; }-=\text { unimplemented, read as ' } 0 \text { '. Reset values are shown in hexadecimal } \\ \text { Note: } & \text { For reset values listed as ' } x \times x x^{\prime} \text { ', please refer to Table } 4-6 \text { for the actual reset values. }\end{array}$
    TABLE 4-11: SYSTEM BUS TARGET 3 REGISTER MAP

    |  |  |  | Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    |  |  |  | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 |  |
    | 8C20 | SBT3ELOG1 | 31:16 | MULTI | - | - | - | CODE<3:0> |  |  |  | - | - | - | - | - | - | - | - | 0000 |
    |  |  | 15:0 | INITID<7:0> |  |  |  |  |  |  |  | REGION<3:0> |  |  |  | - | CMD<2:0> |  |  | 0000 |
    | 8C24 | SBT3ELOG2 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 0000 |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | GROU | P<1:0> | 0000 |
    | 8C28 | SBT3ECON | 31:16 | - | - | - | - | - | - | - | ERRP | - | - | - | - | - | - | - | - | 0000 |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 0000 |
    | 8C30 | SBT3ECLRS | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 0000 |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | CLEAR | 0000 |
    | 8C38 | SBT3ECLRM | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 0000 |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | CLEAR | 0000 |
    | 8C40 | SBT3REG0 | 31:16 | BASE<21:6> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \mathrm{xxx}$ |
    |  |  | 15:0 | BASE<5:0> |  |  |  |  |  | PRI | - | SIZE<4:0> |  |  |  |  | - | - | - | $x x x x$ |
    | 8C50 | SBT3RD0 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | $x x x x$ |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUP0 | $x x x x$ |
    | 8C58 | SBT3WR0 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | $x \mathrm{xxx}$ |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUP0 | $x \mathrm{xxx}$ |
    | 8C60 | SBT3REG1 | 31:16 | BASE<21:6> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x x x x$ |
    |  |  | 15:0 | BASE<5:0> |  |  |  |  |  | PRI | - | SIZE<4:0> |  |  |  |  | - | - | - | $x x^{\prime x}$ |
    | 8C70 | SBT3RD1 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | $x x x x$ |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUP0 | $x x x x$ |
    | 8C78 | SBT3WR1 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | $x x x x$ |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUP0 | $x x x x$ |
    | 8C80 | SBT3REG2 | 31:16 | BASE<21:6> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x y x x$ |
    |  |  | 15:0 | BASE<5:0> |  |  |  |  |  | PRI | - | SIZE<4:0> |  |  |  |  | - | - | - | $x y x x$ |
    | 8C90 | SBT3RD2 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | $x \mathrm{xxx}$ |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUP0 | xxxx |
    | 8C98 | SBT3WR2 | 31:16 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | $x x x x$ |
    |  |  | 15:0 | - | - | - | - | - | - | - | - | - | - | - | - | GROUP3 | GROUP2 | GROUP1 | GROUP0 | xxxx |


    ## PIC32MK GP/MC Family

    REGISTER 4-2: SBFLAG: SYSTEM BUS STATUS FLAG REGISTER

    | Bit Range | $\begin{gathered} \text { Bit } \\ 31 / 23 / 15 / 7 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 30 / 22 / 14 / 6 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 29 / 21 / 13 / 5 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 28 / 20 / 12 / 4 \end{gathered}$ | Bit 27/19/11/3 | $\begin{gathered} \text { Bit } \\ 26 / 18 / 10 / 2 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 25 / 17 / 9 / 1 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 24 / 16 / 8 / 0 \end{gathered}$ |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    |  | - | - | - | - | - | - | - | - |
    | 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    |  | - | - | - | - | - | - | - | - |
    | 15:8 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    |  | - | - | - | - | - | - | - | - |
    | 7:0 | U-0 | U-0 | U-0 | U-0 | R-0 | R-0 | R-0 | R-0 |
    |  | - | - | - | - | T3PGV | T2PGV | T1PGV | TOPGV |

    ## Legend:

    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' = Bit is cleared |

    bit 31-4 Unimplemented: Read as ' 0 '
    bit 3-0 T3PGV:TOPGV: Target Permission Group Violation Status bits
    Refer to Table 4-6 for the list of available targets and their descriptions.
    1 = Target is reporting a Permission Group (PG) violation
    $0=$ Target is not reporting a PG violation
    Note: All errors are cleared at the source, that is, SBTxELOG1, SBTxELOG2, SBTxECLRS, or SBTxECLRM registers.

    REGISTER 4-3: SBTxELOG1: SYSTEM BUS TARGET ' $x$ ' ERROR LOG REGISTER 1 (' $x$ ' = 0-3)

    | $\begin{gathered} \text { Bit } \\ \text { Range } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 31 / 23 / 15 / 7 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 30 / 22 / 14 / 6 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 29 / 21 / 13 / 5 \end{gathered}$ | Bit 28/20/12/4 | $\begin{gathered} \text { Bit } \\ \text { 27/19/11/3 } \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 26 / 18 / 10 / 2 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 25 / 17 / 9 / 1 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 24 / 16 / 8 / 0 \end{gathered}$ |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | 31:24 | R/W-0, C | U-0 | U-0 | U-0 | R/W-0, C | R/W-0, C | R/W-0, C | R/W-0, C |
    |  | MULTI | - | - | - | CODE<3:0> |  |  |  |
    | 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    |  | - | - | - | - | - | - | - | - |
    | 15:8 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 |
    | 15.8 | INITID<7:0> |  |  |  |  |  |  |  |
    | 7:0 | R-0 | R-0 | R-0 | R-0 | U-0 | R-0 | R-0 | R-0 |
    |  | REGION<3:0> |  |  |  | - | CMD<2:0> |  |  |


    | Legend: | $\mathrm{C}=$ Clearable bit |  |
    | :--- | :--- | :--- |
    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |

    ```
    bit 31 MULTI: Multiple Permission Violations Status bit
    This bit is cleared by writing a ' ```

