

ANALOG Linear LifePu4 Battery Guargor Williams DEVICES Power Path and USB Compatibility in LFCSP

ADP5063 Data Sheet

FEATURES

Default charging termination voltage at 3.6 V Fully compatible with USB 3.0 and USB Battery Charging 1.2 **Compliance Plan Specification**

Operating input voltage from 4 V to 6.7 V

Tolerant input voltage from -0.5 V to +20 V (USB VBUS)

Fully programmable via I²C

Flexible digital control inputs

Up to 2.1 A current from an ac charger in LDO mode

Built-in current sensing and limiting

As low as 55 m Ω battery isolation FET between battery and charger output

Thermal regulation prevents overheating

Compliant with JEITA1 and JEITA2 Li-lon battery charging temperature specifications

SYS_EN flag permits the system to be disabled until battery is at the minimum required level for guaranteed system start-up 4 mm × 4 mm LFCSP package

APPLICATIONS

Single cell lithium iron phosphate (LiFePO₄) portable equipment

Portable medical devices Portable instrumentation devices Portable consumer devices

GENERAL DESCRIPTION

The ADP5063 charger is fully compliant with USB 3.0 and the USB Battery Charging 1.2 Compliance Plan Specification, and enables charging via the mini USB VBUS pin from a wall charger, car charger, or USB host port.


The ADP5063 operates from a 4 V to 6.7 V input voltage range but is tolerant of voltages up to 20 V, thereby alleviating concerns about USB bus spikes during disconnection or connection scenarios.

The ADP5063 features an internal field effect transistor (FET) between the linear charger output and the battery. This permits battery isolation and, therefore, system powering under a dead battery or no battery scenario, which allows immediate system function upon connection to a USB power supply.

Based on the type of USB source, which is detected by an external USB detection chip, the ADP5063 can be set to apply the correct current limit for optimal charging and USB compliance.

The ADP5063 has three factory-programmable digital input/output pins that provide maximum flexibility for different systems. These digital input/output pins permit a combination of features, such as input current limits, charging enable and disable, charging current limits, and a dedicated interrupt output pin.

TYPICAL APPLICATION CIRCUIT



Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

| Features | 1 |
|---|----|
| Applications | 1 |
| General Description | 1 |
| Typical Application Circuit | 1 |
| Revision History | 2 |
| Specifications | 3 |
| Recommended Input and Output Capacitances | 6 |
| I ² C-Compatible Interface Timing Specifications | 6 |
| Absolute Maximum Ratings | 8 |
| Thermal Resistance | 8 |
| ESD Caution | 8 |
| Pin Configuration and Function Descriptions | 9 |
| Typical Performance Characteristics | 10 |
| Temperature Characteristics | 12 |
| Typical Waveforms | 14 |
| Theory of Operation | 15 |
| Summary of Operation Modes | 15 |
| Introduction | 16 |
| Charger Modes | 18 |
| Thermal Management | 21 |

| Battery Isolation FET | 21 |
|--|----|
| Battery Detection | 21 |
| Battery Pack Temperature Sensing | 22 |
| I ² C Interface | 26 |
| I ² C Register Map | 27 |
| Register Bit Descriptions | 28 |
| Applications Information | 36 |
| External Components | 36 |
| PCB Layout Guidelines | 38 |
| Power Dissipation and Thermal Considerations | 39 |
| Charger Power Dissipation | 39 |
| Junction Temperature | 39 |
| Factory-Programmable Options | 40 |
| Charger Options | 40 |
| I ² C Register Defaults | 41 |
| Digital Input and Output Options | 41 |
| Packaging and Ordering Information | 43 |
| Outline Dimensions | 43 |
| Ordering Guide | 43 |

REVISION HISTORY

7/13—Revision 0: Initial Version

SPECIFICATIONS

 $-40^{\circ}C < T_{J} < +125^{\circ}C, \ V_{VINx} = 5.0 \ V, \ R_{HOT_RISE} < R_{THR} < R_{COLD_FALL}, \ V_{BAT_SNS} = 3.6 \ V, \ V_{ISO_Bx} = V_{BAT_SNS}, \ C_{VINx} = 10 \ \mu\text{F}, \ C_{ISO_Sx} = 22 \ \mu\text{F}, \ C_{ISO_Bx} = 22 \ \mu\text{F}, \ C_{CBP} = 100 \ n\text{F}, \ all \ registers \ are \ at \ default \ values, \ unless \ otherwise \ noted.$

Table 1.

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|-------------------------------|-------|---------------------------|-------|------|---|
| GENERAL PARAMETERS | | | | | | |
| Undervoltage Lockout | V_{UVLO} | 2.25 | 2.35 | 2.5 | V | Falling threshold, higher of V _{VINx} or V _{BAT_SNS} 1 |
| Hysteresis | | 50 | 100 | 150 | mV | Hysteresis, higher of V _{VINx} or V _{BAT_SNS} rising ¹ |
| Total Input Current | I _{LIM} | 74 | 92 | 100 | mA | Nominal USB initialized current level ² |
| | | 114 | | 150 | mA | USB super speed |
| | | | | 300 | mA | USB enumerated current level (specification for China) |
| | | 425 | 470 | 500 | mA | USB enumerated current level |
| | | | | 900 | mA | Dedicated charger input |
| | | | | 1500 | mA | Dedicated wall charger |
| VINx Current Consumption | I _{QVIN} | | 2 | | mA | Charging or LDO mode |
| | IQVIN_SUSPEND | | 1.0 | 1.8 | mA | DIS_LDO = high, $T_J = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ |
| Battery Current Consumption | I _{QBATT} | | 20 | | μΑ | LDO mode, V _{ISO_Sx} > V _{BAT_SNS} |
| | | | | 5 | μΑ | Standby, includes ISO_Sx pin leakage, $V_{VINx} = 0 \text{ V}$, $T_J = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ |
| | | | 0.5 | 0.9 | mA | Standby, battery monitor active |
| CHARGER | | | | | | |
| Fast Charge Current Constant Current (CC) Mode | Існс | | 750 | | mA | |
| Fast Charge Current Accuracy | | -9 | | +9 | % | $I_{CHG} = 400 \text{ mA to } 1300 \text{ mA}, V_{ISO_Bx} = 3.3 \text{ V},$ $T_J = 0^{\circ}\text{C} \text{ to } 115^{\circ}\text{C}$ |
| Trickle Charge Current ² | I _{TRK_DEAD} | 16 | 20 | 25 | mA | |
| Weak Charge Current ^{2, 3} | I _{CHG_WEAK} | | $I_{TRK_DEAD} + I_{CHG}$ | | mA | |
| Trickle to Weak Charge Threshold | | | | | | |
| Dead Battery | V_{TRK_DEAD} | 1.9 | 2.0 | 2.1 | V | $V_{TRK_DEAD} < V_{BAT_SNS} < V_{WEAK}^{2, 4}$ |
| Hysteresis | $\Delta V_{\text{TRK_DEAD}}$ | | 100 | | mV | On BAT_SNS ² |
| Weak Battery Threshold | | | | | | |
| Weak to Fast Charge Threshold | V_{WEAK} | 2.89 | 3.0 | 3.11 | V | On BAT_SNS ^{2, 4} |
| | ΔV_{WEAK} | | 100 | | mV | |
| Battery Termination Voltage | V _{TRM} | | 3.600 | | V | |
| Termination Voltage Accuracy | | -0.6 | | +0.6 | % | On BAT_SNS, $T_J = 25^{\circ}$ C, $I_{END} = 52.5 \text{ mA}^2$ |
| | | -1.55 | | +1.45 | % | $T_{J} = 0^{\circ}C \text{ to } 115^{\circ}C^{2}$ |
| | | -1.7 | | +1.7 | % | $T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ |
| Battery Overvoltage Threshold | V _{BATOV} | | $V_{\text{IN}}-0.075$ | | V | Relative to VINx voltage, BAT_SNS rising |
| Charge Complete Current | I _{END} | 15 | 52.5 | 98 | mA | $V_{BAT_SNS} = V_{TRM}$ |
| Charging Complete Current Threshold Accuracy | | 17 | | 83 | mA | $I_{END} = 52.5 \text{ mA}, T_J = 0^{\circ}\text{C to } 115^{\circ}\text{C}^2$ |
| · | | 59 | | 123 | mA | $I_{END} = 92.5 \text{ mA}, T_J = 0^{\circ}\text{C to } 115^{\circ}\text{C}$ |
| Recharge Voltage Differential | V_{RCH} | 160 | 260 | 390 | mV | Relative to V _{TRM} , BAT_SNS falling ² |
| Battery Node Short Threshold Voltage ² | V_{BAT_SHR} | 2.2 | 2.4 | 2.5 | V | |
| Battery Short Detection Current | I _{TRK_SHORT} | | 20 | | mA | $I_{TRK_SHORT} = I_{TRK_DEAD}^2$ |
| Charging Start Voltage Limit | V _{CHG_VLIM} | 3.1 | 3.2 | 3.3 | V | Voltage limit is not active by default |
| Charging Soft Start Current | I _{CHG_START} | 185 | 260 | 365 | mA | V _{BAT_SNS} > V _{TRK_DEAD} |
| Charging Soft Start Time | t _{CHG_START} | | 3 | | ms | |

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|-----------------------------|--------|--------|--------|------|---|
| BATTERY ISOLATION FET | | | | | | |
| Pin to Pin Resistance Between ISO_Sx and ISO_Bx | R _{DSON_ISO} | | 55 | 89 | mΩ | On battery supplement mode, VINx = 0 V, $V_{ISO_Bx} = 3.6 \text{ V}$, $I_{ISO_Bx} = 500 \text{ mA}$ |
| Regulated System Voltage: V _{BAT} Low | V _{ISO_SFC} | 3.6 | 3.8 | 4.0 | V | VTRM[5:0] programming ≥ 4.00 V |
| | | 3.2 | 3.4 | 3.5 | V | VTRM[5:0] programming < 4.00 V |
| Battery Supplementary Threshold | V _{THISO} | 0 | 5 | 12 | mV | V _{ISO_Sx} < V _{ISO_Bx} , system voltage rising |
| LDO AND HIGH VOLTAGE BLOCKING | | | | | | , , , |
| Regulated System Voltage | V _{ISO_STRK} | 4.214 | 4.3 | 4.386 | V | VSYSTEM[2:0] = 000 (binary) = 4.3 V, I _{ISO_Sx} = 100 mA, LDO mode ² |
| Load Regulation | | | -0.56 | | %/A | l _{Iso sx} = 0 mA to 1500 mA |
| High Voltage Blocking FET (LDO FET) On Resistance | R _{DS(ON)HV} | | 330 | 485 | mΩ | I _{VINx} = 500 mA |
| Maximum Output Current | | | 2.1 | | Α | $V_{ISO Sx} = 4.3 V, LDO mode$ |
| VINx Input Voltage, Good Threshold Rising | V _{VIN_OK_RISE} | 3.75 | 3.9 | 4.0 | V | |
| VINx Falling | V _{VIN_OK_FALL} | | 3.6 | 3.7 | V | |
| VINx Input Overvoltage Threshold | $V_{\text{VIN_OV}}$ | 6.7 | 6.9 | 7.2 | V | |
| Hysteresis | $\Delta V_{\text{VIN_OV}}$ | | 0.1 | | V | |
| VINx Transition Timing | t _{VIN_RISE} | 10 | | | μs | Minimum rise time for VINx from 5 V to 20 V |
| _ | t _{VIN_FALL} | 10 | | | μs | Minimum fall time for VINx from 4 V to 0 V |
| THERMAL CONTROL | | | | | | |
| Isothermal Charging Temperature | T _{LIM} | | 115 | | °C | |
| Thermal Early Warning Temperature | T _{SDL} | | 130 | | °C | |
| Thermal Shutdown Temperature | T _{SD} | | 140 | | °C | T _J rising |
| · | | | 110 | | °C | T _J falling |
| THERMISTOR CONTROL | | | | | | |
| Thermistor Current | | | | | | |
| 10,000 NTC (Negative Temperature Coefficient) Resistor | I _{NTC_10k} | | | 400 | μΑ | |
| 100,000 NTC Resistor | I _{NTC_100k} | | | 40 | μΑ | |
| Thermistor Capacitance | C _{NTC} | | 100 | | рF | |
| Cold Temperature Threshold | T _{NTC_COLD} | | 0 | | °C | No battery charging occurs |
| Resistance Thresholds | | | | | | |
| Cool to Cold Resistance | R _{COLD_FALL} | 20,500 | 25,600 | 30,720 | Ω | |
| Cold to Cool Resistance | R _{COLD_RISE} | | 24,400 | | Ω | |
| Hot Temperature Threshold | T _{NTC_HOT} | | 60 | | °C | No battery charging occurs |
| Resistance Thresholds | | | | | | |
| Hot to Typical Resistance | R _{HOT_FALL} | | 3700 | | Ω | |
| Typical to Hot Resistance | R _{HOT_RISE} | 2750 | 3350 | 3950 | Ω | |
| JEITA1 Li-ION BATTERY CHARGING SPECIFICATION DEFAULTS ⁵ | | | | | | |
| JEITA Cold Temperature | T_{JEITA_COLD} | | 0 | | °C | No battery charging occurs |
| Resistance Thresholds | | | | | | |
| Cool to Cold Resistance | R _{COLD_FALL} | 20,500 | 25,600 | 30,720 | Ω | |
| Cold to Cool Resistance | R _{COLD_RISE} | | 24,400 | | Ω | |
| JEITA Cool Temperature | T _{JEITA_COOL} | | 10 | | °C | Battery charging occurs at 50% of programmed level |
| Resistance Thresholds | | | | | | |
| Typical to Cool Resistance | R _{TYP_FALL} | 13,200 | 16,500 | 19,800 | Ω | |
| Cool to Typical Resistance | R _{TYP_RISE} | | 15,900 | | Ω | |
| JEITA Warm Temperature | T _{JEITA_WARM} | | 45 | | °C | Battery termination voltage (V _{TRM}) is reduced by 100 mV |
| Resistance Thresholds | | | | | | |
| Warm to Typical Resistance | R _{WARM_FALL} | | 5800 | | Ω | |
| Typical to Warm Resistance | Rwarm_rise | 4260 | 5200 | 6140 | Ω | |

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|-------------------------|--------|--------|--------|------|--|
| JEITA Hot Temperature | T _{JEITA_HOT} | | 60 | | °C | No battery charging occurs |
| Resistance Thresholds | | | | | | |
| Hot to Warm Resistance | R _{HOT_FALL} | | 3700 | | Ω | |
| Warm to Hot Resistance | R _{HOT_RISE} | 2750 | 3350 | 3950 | Ω | |
| JEITA2 LI-ION BATTERY CHARGING SPECIFICATION DEFAULTS | | | | | | |
| JEITA Cold Temperature | T _{JEITA_COLD} | | 0 | | °C | No battery charging occurs |
| Resistance Thresholds | | | | | | |
| Cool to Cold Resistance | R _{COLD_FALL} | 20,500 | 25,600 | 30,720 | Ω | |
| Cold to Cool Resistance | R _{COLD_RISE} | | 24,400 | | Ω | |
| JEITA Cool Temperature | T _{JEITA_COOL} | | 10 | | °C | Battery termination voltage (V _{TRM}) is reduced by 100 mV |
| Resistance Thresholds | | | | | | |
| Typical to Cool Resistance | R _{TYP_FALL} | 13,200 | 16,500 | 19,800 | Ω | |
| Cool to Typical Resistance | R _{TYP_RISE} | | 15,900 | | Ω | |
| JEITA Warm Temperature | T _{JEITA_WARM} | | 45 | | °C | Battery termination voltage (V _{TRM}) is reduced by 100 mV |
| Resistance Thresholds | | | | | | |
| Warm to Typical Resistance | Rwarm_fall | | 5800 | | Ω | |
| Typical to Warm Resistance | Rwarm_rise | 4260 | 5200 | 6140 | Ω | |
| JEITA Hot Temperature | T _{JEITA_HOT} | | 60 | | °C | No battery charging occurs |
| Resistance Thresholds | | | | | | |
| Hot to Warm Resistance | R _{HOT_FALL} | | 3700 | | Ω | |
| Warm to Hot Resistance | R _{HOT_RISE} | 2750 | 3350 | 3950 | Ω | |
| BATTERY DETECTION | | | | | | |
| Sink Current | I _{SINK} | 13 | 20 | 34 | mA | |
| Source Current | Isource | 7 | 10 | 13 | mA | |
| Battery Threshold | | | | | | |
| Low | V_{BATL} | 1.8 | 1.9 | 2.0 | V | |
| High | V_{BATH} | | 3.4 | | V | |
| Battery Detection Timer | t BATOK | | 333 | | ms | |
| TIMERS | | | | | | |
| Clock Oscillator Frequency | f _{CLK} | 2.7 | 3 | 3.3 | MHz | |
| Start Charging Delay | t _{START} | | 1 | | sec | |
| Trickle Charge | t _{TRK} | | 60 | | min | |
| Fast Charge | t _{CHG} | | 600 | | min | |
| Charge Complete | t _{END} | | 7.5 | | min | $V_{BAT_SNS} = V_{TRM}$, $I_{CHG} < I_{END}$ |
| Deglitch | t _{DG} | | 31 | | ms | Applies to V _{TRK_DEAD} , V _{RCH} , I _{END} , V _{WEAK} , V _{VIN_OK_RISE} , and V _{VIN_OK_FALL} |
| Watchdog ² | t _{WD} | | 32 | | sec | |
| Safety | t _{SAFE} | 36 | 40 | 44 | min | |
| Battery Short ² | t _{BAT_SHR} | | 30 | | sec | |
| ILED OUTPUT PINS | | | | | | |
| Voltage Drop over ILED | V _{ILED} | | 200 | | mV | I _{ILED} = 20 mA |
| Maximum Operating Voltage over ILED | V _{MAXILED} | | | 5.5 | V | |
| SYS_EN OUTPUT Pin | | | | | | |
| SYS_EN FET On Resistance | R _{ON_SYS_EN} | | 10 | | Ω | $I_{SYS_EN} = 20 \text{ mA}$ |

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions/Comments |
|-----------------------------------|-----------------------|-----|-----|-----|------|--|
| LOGIC INPUT PINS | | | | | | |
| Maximum Voltage on Digital Inputs | $V_{\text{DIN_MAX}}$ | | | 5.5 | V | Applies to SCL, SDA, DIG_IO1, DIG_IO2, DIG_IO3 |
| Maximum Logic Low Input Voltage | V _{IL} | | | 0.5 | V | Applies to SCL, SDA, DIG_IO1, DIG_IO2, DIG_IO3 |
| Minimum Logic High Input Voltage | V _{IH} | 1.2 | | | V | Applies to SCL, SDA, DIG_IO1, DIG_IO2, DIG_IO3 |
| Pull-Down Resistance | | 215 | 350 | 610 | kΩ | Applies to DIG_IO1, DIG_IO2, DIG_IO3 |

¹ Undervoltage lockout generated normally from ISO_Sx or ISO_Bx; in certain transition cases, it can be generated from VINx.

RECOMMENDED INPUT AND OUTPUT CAPACITANCES

Table 2.

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions/Comments |
|--------------|---------------------|-----|-----|-----|------|--------------------------|
| CAPACITANCES | | | | | | Effective capacitance |
| VINx | C _{VINx} | 4 | | 10 | μF | |
| CBP | C _{CBP} | 60 | 100 | 140 | nF | |
| ISO_Sx | C _{ISO_Sx} | 10 | 22 | 100 | μF | |
| ISO_Bx | C_{ISO_Bx} | 10 | 22 | | μF | |

I²C-COMPATIBLE INTERFACE TIMING SPECIFICATIONS

Table 3.

| Parameter ¹ | Symbol | Min | Тур | Max | Unit |
|--|----------------------|-----|-----|-----|------|
| I ² C-COMPATIBLE INTERFACE ² | | | | | |
| Capacitive Load for Each Bus Line | Cs | | | 400 | рF |
| SCL Clock Frequency | f _{SCL} | | | 400 | kHz |
| SCL High Time | t _{HIGH} | 0.6 | | | μs |
| SCL Low Time | t _{LOW} | 1.3 | | | μs |
| Data Setup Time | t su, dat | 100 | | | ns |
| Data Hold Time | t _{HD, DAT} | 0 | | 0.9 | μs |
| Setup Time for Repeated Start | t su, sta | 0.6 | | | μs |
| Hold Time for Start/Repeated Start | t _{HD, STA} | 0.6 | | | μs |
| Bus Free Time Between a Stop and a Start Condition | t _{BUF} | 1.3 | | | μs |
| Setup Time for Stop Condition | t _{SU, STO} | 0.6 | | | μs |
| Rise Time of SCL/SDA | t _R | 20 | | 300 | ns |
| Fall Time of SCL/SDA | t _F | 20 | | 300 | ns |
| Pulse Width of Suppressed Spike | t _{SP} | 0 | | 50 | ns |

¹ Guaranteed by design.

² These values are programmable via I²C. Values are given with default register values.

³ The output current during charging may be limited by the input current limit or by the isothermal charging mode.

⁴ During weak charging mode, the charger provides at least 20 mA of charging current via the trickle charge branch to the battery unless trickle charging is disabled.

Any residual current that is not required by the system is also used to charge the battery.

⁵ Either JEITA1 (default) or JEITA2 can be selected in I²C, or both JEITA functions can be enabled or disabled in I²C.

² A master device must provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL (see Figure 2).




Figure 2. I²C Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 4.

| Parameter | Rating |
|---|-----------------|
| VIN1, VIN2, VIN3 to AGND | -0.5 V to +20 V |
| All Other Pins to AGND | –0.3 V to +6 V |
| Continuous Drain Current, Battery Supplementary Mode, from ISO_Bx to ISO_Sx | 2.1 A |
| Storage Temperature Range | −65°C to +150°C |
| Operating Junction Temperature Range | −40°C to +125°C |
| Soldering Conditions | JEDEC J-STD-020 |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, θ_{JA} is specified for a device soldered in a circuit board for surface-mount packages.

Table 5.

| Package Type | $\boldsymbol{\theta}_{JA}$ | θις | Unit |
|---------------|----------------------------|------|------|
| 20-Lead LFCSP | 35.6 | 3.65 | °C/W |

Maximum Power Dissipation


The maximum safe power dissipation in the ADP5063 package is limited by the associated rise in junction temperature (T_I) on the die. At a die temperature of approximately 150°C (the glass transition temperature), the properties of the plastic change. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, thereby permanently shifting the parametric performance of the ADP5063. Exceeding a junction temperature of 175°C for an extended period can result in changes in the silicon devices, potentially causing failure.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES
1. CONNECTION OF THE EXPOSED PAD IS NOT REQUIRED. THE EXPOSED PAD CAN BE CONNECTED TO ANALOG GROUND TO IMPROVE HEAT DISSIPATION FROM THE PACKAGE TO BOARD.

Figure 3. Pin Configuration

Table 6. Pin Function Descriptions

| Pin No. | Name | Type ¹ | Description |
|------------------|---------------------------|-------------------|---|
| 1 | SCL | 1 | I ² C-Compatible Interface Serial Clock. |
| 2 | DIG_IO3 | GPIO | Charging Enable. When DIG_IO3 = low or high-Z, charging is disabled. When DIG_IO3 = high, charging is enabled. 2,3 |
| 3 | DIG_IO2 | GPIO | Set Input Current Limit. When DIG_IO2 = low or high-Z, the input limit is defined by DIG_IO1 setting. When DIG_IO2 = high, the input limit is 1500 mA. ^{2,3} |
| 4 | BAT_SNS | 1 | Battery Voltage Sense Pin. |
| 5 | DIG_IO1 | GPIO | Set Input Current Limit. This pin sets the input current limit directly. When DIG_IO1 = low or high-Z, the input limit is 100 mA. When DIG_IO1 = high, the input limit is 500 mA. ^{2, 3} |
| 6, 7, 8 | VIN1, VIN2, VIN3 | I/O | Power Connections to USB VBUS. These pins are high current inputs when in charging mode. |
| 9, 10, 11 | ISO_S1, ISO_S2, ISO_S3 | I/O | Linear Charger Supply Side Input to Internal Isolation FET/Battery Current Regulation FET. High current input/output. |
| 12, 13, 14 | ISO_B1, ISO_B2, ISO_B3 | I/O | Battery Supply Side Input to Internal Isolation FET/Battery Current Regulation FET. |
| 15 | ILED | 0 | Open-Drain Output to Indicator LED. |
| 16 | SYS_EN | 0 | System Enable. This pin is the battery OK flag/open-drain pull-down FET to enable the system when the battery reaches the V_{WEAK} level. |
| 17 | SDA | I/O | I ² C-Compatible Interface Serial Data. |
| 18 | THR | I | Battery Pack Thermistor Connection. If this pin is not used, connect a dummy 10 k Ω resistor from THR to AGND. |
| 19 | CBP | I/O | Bypass Capacitor Input. |
| 20 | AGND | G | Analog Ground. |
| N/A ⁴ | EP | N/A ⁴ | Exposed Pad. Connection of the exposed pad is not required. The exposed pad can be connected to analog ground to improve heat dissipation from the package to the board. |

¹ I is input, O is output, I/O is input/output, G is ground, and GPIO is the factory programmable general-purpose input/output.

² See the Digital Input and Output Options section for details.

³ The DIG_IOx setting defines the initial state of the ADP5063. If the parameter or the mode that is related to each DIG_IOx pin setting is changed (by programming an equivalent I²C register bit or bits), the I²C register setting takes precedence over the DIG_IOx pin setting. VINx connection or disconnection resets control to the DIG_IOx pin.

 $^{^4}$ N/A = not applicable.

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{\text{VINx}} = 5.0 \text{ V}, C_{\text{VINx}} = 10 \text{ } \mu\text{F}, C_{\text{ISO_Sx}} = 44 \text{ } \mu\text{F}, C_{\text{ISO_Bx}} = 22 \text{ } \mu\text{F}, C_{\text{CBP}} = 100 \text{ nF}, all \text{ registers are at default values, unless otherwise noted.}$




Figure 4. System Voltage vs. System Output Current, LDO Mode, VSYSTEM[2:0] = 000 (Binary) = 4.3 V




Figure 5. System Voltage vs. Input Voltage (in Dropout), LDO Mode, VSYSTEM[2:0] = 000 (Binary) = 4.3 V




Figure 6. Battery Charge Current vs. Battery Voltage, ICHG[4:0] = 01001 (Binary) = 500 mA, ILIM[3:0] = 1111 (Binary) = 2100 mA




Figure 7. Ideal Diode R_{ON} vs. Battery Voltage, $I_{ISO_Sx} = 500 \text{ mA}$, VINx Open




Figure 8. Input Current vs. Input Voltage, $V_{ISO_Bx} = 3.3 \text{ V}$




Figure 9. Ideal Diode R_{ON} vs. Load Current, $V_{ISO_Bx} = 3.6 \text{ V}$




Figure 10. Charge Profile, ILIM[3:0] = 0110 (Binary) = 500 mA, LiFePO₄ Battery Capacity = 500 mAh

TEMPERATURE CHARACTERISTICS




Figure 11. Battery Leakage (Standby) Current vs. Ambient Temperature, Standby Mode




Figure 12. VINx Quiescent Current vs. Ambient Temperature, DIS_LDO = High




Figure 13. System Voltage Accuracy vs. Ambient Temperature, $Load = 100 \text{ mA}, V_{VINx} = 5.5 \text{ V}$




Figure 14. System Voltage Accuracy vs. Ambient Temperature, Trickle Charge Mode, $V_{ISO_Sx} = 4.3 \ V$ and $V_{VINx} = 5.0 \ V$, or $V_{ISO_Sx} = 5.0 \ V$ and $V_{VINx} = 6.0 \ V$




Figure 15. VINx Quiescent Current vs. Ambient Temperature, LDO Mode




Figure 16. Termination (V_{TRM}) Voltage Accuracy vs. Ambient Temperature




Figure 17. Fast Charge Current CC Mode vs. Ambient Temperature




Figure 18. VINx Overvoltage Threshold vs. Ambient Temperature




Figure 19. Input Current Limit vs. Ambient Temperature

TYPICAL WAVEFORMS




Figure 20. Charging Startup, $V_{VINx} = 5.0 V$, ILIM[3:0] = 0110 (Binary) = 500 mA, ICHG[4:0] = 01110 (Binary) = 750 mA




Figure 21. Load Transient, I_{ISO_Sx} Load = 300 mA to 1500 mA to 300 mA




Figure 22. Input Current-Limit Transition from 100 mA to 900 mA, ISO_Sx Load = 66Ω , Charging = 750 mA




Figure 23. USB VBUS Disconnection




Figure 24. Load Transient, I_{ISO_Sx} Load = 300 mA to 1500 mA to 300 mA, EN_CHG = High, ILIM[3:0] = 0110 (Binary) = 500 mA




Figure 25. Battery Detection Waveform, VSYSTEM[2:0] = 000 (Binary) = 4.3 V, No Battery

THEORY OF OPERATION

SUMMARY OF OPERATION MODES

Table 7. Summary of Operation Modes

| Mode Name | V _{VINx} Condition | Battery Condition | Trickle Charge | LDO FET State | Battery Isolation FET | System Voltage ISO_Sx | Additional Conditions ¹ |
|---|--------------------------------|---|-------------------|------------------|--------------------------|--------------------------|--------------------------------------|
| IC Off, Standby | 0 V | Any battery condition | Off | Off | On | Battery voltage or 0 V | |
| IC Off, Suspend | 5 V | Any battery condition | Off | Off | On | Battery voltage | DIS_LDO = high |
| LDO Mode Off, Isolation FET On | 5 V | Any battery condition | Off | Off | On | Battery voltage | Disable LDO and enable isolation FET |
| LDO Mode Off, Isolation FET Off (System Off) | 5 V | Any battery condition | Off | Off | Off | 0 V | Enable battery charging |
| LDO Mode, Charger Off | 5 V | Any battery condition | Off | LDO | Off | 4.3 V | Enable battery charging |
| Trickle Charge Mode | 5 V | Battery < V _{TRK_DEAD} | On | LDO | Off | 4.3 V | Enable battery charging |
| Weak Charge Mode | 5 V | V _{TRK_DEAD} ≤ battery < V _{WEAK} | On | CHG | CHG | 3.4 V | Enable battery charging |
| Fast Charge Mode | 5 V | Battery ≥ V _{WEAK} | Off | CHG | CHG | 3.4 V (minimum) | Enable battery charging |
| Charge Mode, No Battery | 5 V | Open | Off | LDO | Off | 4.3 V | Enable battery charging |
| Charge Mode, Battery (ISO_Bx) Shorted | 5 V | Shorted | On | LDO | Off | 4.3 V | Enable battery charging |

¹ See Table 8 for details.

Table 8. Operation Mode Controls

| Pin Configuration | DIG IOx | Equivalent I ² C Address, Data Bit(s) | Description |
|--------------------------------------|-------------------|---|--|
| Enable Battery Charging | DIG_IOX | 0x07, D0 | Low = all charging modes disabled (fast, weak, trickle). |
| Enable battery Charging | DIG_IO3 | 0,07,00 | High = all charging modes enabled (fast, weak, trickle). |
| Disable LDO and Enable Isolation FET | Not | 0v07 D2 D0 | Low = LDO enabled. |
| Disable LDO and Enable Isolation FET | Not applicable | 0x07, D3, D0 | |
| | аррисавіе | | High = LDO disabled. In addition, when EN_CHG = low, the |
| | | | battery isolation FET is on; when EN_CHG = high, the battery isolation FET is off. |
| | | | isolation i Et is on. |

INTRODUCTION

The ADP5063 is a fully programmable I²C charger for single cell lithium ion or lithium polymer batteries, suitable for a wide range of portable applications.

The linear charger architecture enables up to 2.1~A output current at 4.3~V to 5.0~V (I²C programmable) on the system power supply, and up to 1.3~A of charge current into the battery from a dedicated charger.

The ADP5063 operates from an input voltage of 4 V up to 6.7 V but is tolerant of voltages of up to 20 V. The 20 V voltage tolerance alleviates the concerns of the USB bus spiking during disconnection or connection scenarios.

The ADP5063 features an internal FET between the linear charger output and the battery. This feature permits battery isolation and, therefore, system powering under a dead battery or no battery scenario, which allows immediate system function upon connection to a USB power supply.

The ADP5063 is fully compliant with USB 3.0 and the USB Battery Charging 1.2 Compliance Plan Specification. The ADP5063 is chargeable via the mini USB VBUS pin from a wall charger, car charger, or USB host port. Based on the type of USB source, which

is detected by an external USB detection device, the ADP5063 can be set to apply the correct current limit for optimal charging and USB compliance. The USB charger permits correct operation under all USB compliant sources such as wall chargers, host chargers, hub chargers, and standard host and hubs.

A processor can control the USB charger using the I²C interface to program the charging current and numerous other parameters, including

- Trickle charge current level
- Trickle charge voltage threshold
- Weak charge (constant current) current level
- Fast charge (constant current) current level
- Fast charge (constant voltage) voltage level
- Fast charge safety timer period
- Watchdog safety timer parameters
- Weak battery threshold detection
- Charging complete threshold
- Recharge threshold
- Charging enable/disable
- Battery pack temperature detection and automatic charger shutdown




Figure 26. Block Diagram

The ADP5063 includes a number of significant features to optimize charging and functionality, including

- Thermal regulation for maximum performance.
- USB host current limits.
- Termination voltage accuracy: ±1.7%.
- Battery thermistor input with automatic charger shutdown in the event that the battery temperature exceeds limits (compliant with the JEITA Li-Ion battery charging temperature specification).
- Three external pins (DIG_IO1, DIG_IO2, and DIG_IO3)
 that directly control a number of parameters. These pins
 are factory programmable for maximum flexibility. They
 can be factory programmed for functions such as
 - Enable/disable charging.
 - Control of the 100 mA or 500 mA input current limit.
 - Control of the 1500 mA input current limit.
 - Control of the battery charge current.
 - An interrupt output pin.

See the Digital Input and Output Options section for details.

CHARGER MODES

Input Current Limit

The VINx input current limit is controlled via the internal I²C ILIM bits. The input current limit can also be controlled via the DIG_IO1 pin (if factory programmed to do so) as outlined in Table 9. Any change from the 100 mA I²C default takes precedence over the pin setting.

Table 9. DIG_IO1 Operation

| DIG_IO1 | Function |
|---------|--|
| 0 | 100 mA input current limit or I ² C programmed value |
| 1 | 500 mA input current limit or I ² C programmed value (or reprogrammed I ² C value from 100 mA default) |

USB Compatibility

The ADP5063 features an I²C-programmable input current limit to ensure compatibility with the requirements listed in Table 10. The current limit defaults to 100 mA to allow compatibility with a USB host or hub that is not configured.

The I²C register default is 100 mA. An I²C write command to the ILIM bits overrides the DIG_IOx pins, and the I²C register default value can be reprogrammed for alternative requirements.

When the input current-limit feature is used, the available input current may be too low for the charger to meet the programmed charging current, I_{CHG}, thereby reducing the rate of charge and setting the VIN_ILIM flag.

When connecting voltage to VINx without the proper voltage level on the battery side, the high voltage blocking mechanism is in a state wherein it draws a current of <1 mA until V_{VINx} reaches the VIN OK level.

The ADP5063 charger provides support for the following connections through the single connector VINx pin, as shown in Table 10.

Table 10. Input Current Compatibility with Standard USB Limits

| Mode | Standard USB Limit | ADP5063 Function |
|-------------------|---|--|
| USB (China Only) | 100 mA limit for standard USB host or hub | 100 mA input current limit or I ² C programmed value |
| | 300 mA limit for Chinese USB specification | 300 mA input current limit or I ² C programmed value |
| USB 2.0 | 100 mA limit for standard USB host or hub | 100 mA input current limit or I ² C programmed value |
| | 500 mA limit for standard USB host or hub | 500 mA input current limit or I ² C programmed value |
| USB 3.0 | 150 mA limit for superspeed USB 3.0 host or hub | 150 mA input current limit or I ² C programmed value |
| | 900 mA limit for superspeed, high speed USB host or hub charger | 900 mA input current limit or I ² C programmed value |
| Dedicated Charger | 1500 mA limit for dedicated charger or low/full speed USB host or hub charger | 1500 mA input current limit or I ² C programmed value |

Trickle Charge Mode

A deeply discharged Li-Ion cell can exhibit a very low cell voltage, making it unsafe to charge the cell at high current rates. The ADP5063 charger uses a trickle charge mode to reset the battery pack protection circuit and lift the cell voltage to a safe level for fast charging. A cell with a voltage below VTRK_DEAD is charged with the trickle mode current, ITRK_DEAD. During trickle charging mode, the CHARGER_STATUS[2:0] bits are set.

During trickle charging, the ISO_Sx node is regulated to $V_{\text{ISO_STRK}}$ by the LDO and the battery isolation FET is off, which means that the battery is isolated from the system power supply.

Trickle Charge Mode Timer

The duration of trickle charge mode is monitored to ensure that the battery is revived from its deeply discharged state. If trickle charge mode runs for longer than 60 minutes without the cell voltage reaching $V_{\text{TRK_DEAD}}$, a fault condition is assumed and charging stops. The fault condition is asserted on the CHARGER_STATUS[2:0] bits, allowing the user to initiate the fault recovery procedure specified in the Fault Recovery section.

Weak Charge Mode (Constant Current)

When the battery voltage exceeds V_{TRK_DEAD} but is less than V_{WEAK} , the charger switches to intermediate charge mode.

During the weak charge mode, the battery voltage is too low to allow the full system to power up. Because of the low battery level, the USB transceiver cannot be powered and, therefore, cannot enumerate for more current from a USB host. Consequently, the USB limit remains at 100 mA.

The system microcontroller may or may not be powered by the charger output voltage ($V_{\rm ISO_SFC}$), depending upon the amount of current that the microcontroller and/or the system architecture requires. When the ISO_Sx pins power the microcontroller, the battery charge current ($I_{\rm CHG_WEAK}$) cannot be increased above 20 mA to ensure microcontroller operation (if doing so), nor can $I_{\rm CHG_WEAK}$ be increased above the 100 mA USB limit. Therefore, set the battery charging current as follows:

- Set the default 20 mA via the linear trickle charger branch (to ensure that the microprocessor remains alive if powered by the main charger output, ISO_Sx). Any residual current on the main charger output, ISO_Sx, is used to charge the battery.
- During weak current mode, other features may prevent the
 weak charging current from reaching its full programmed
 value. Isothermal charging mode or input current limiting
 for USB compatibility can affect the programmed weak
 charging current value under certain operating conditions.
 During weak charging, the ISO_Sx node is regulated to
 VISO_SFC by the battery isolation FET.

Fast Charge Mode (Constant Current)

When the battery voltage exceeds V_{TRK_DEAD} and V_{WEAK} , the charger switches to fast charge mode, charging the battery with the constant current, I_{CHG} . During fast charge mode (constant current), the CHARGER_STATUS[2:0] bits are set to 010.

During constant current mode, other features may prevent the current, I_{CHG} , from reaching its full programmed value. Isothermal charging mode or input current limiting for USB compatibility can affect the value of I_{CHG} under certain operating conditions. The voltage on ISO_Sx is regulated to stay at V_{ISO_SFC} by the battery isolation FET when $V_{ISO_Bx} < V_{ISO_SFC}$.

Fast Charge Mode (Constant Voltage)

As the battery charges, its voltage rises and approaches the termination voltage, V_{TRM}. The ADP5063 charger monitors the voltage on the BAT_SNS pin to determine when charging should end. However, the internal ESR of the battery pack combined with the printed circuit board (PCB) and other parasitic series resistances creates a voltage drop between the sense point at the BAT_SNS pin and the cell terminal. To compensate for this and to ensure a fully charged cell, the ADP5063 enters a constant voltage charging mode when the termination voltage is detected on the BAT_SNS pin. The ADP5063 reduces charge current gradually as the cell continues to charge, maintaining a voltage of V_{TRM} on the BAT_SNS pin. During fast charge mode (constant voltage), the CHARGER_STATUS bits are set to 011.

Fast Charge Mode Timer

The duration of fast charge mode is monitored to ensure that the battery is charging correctly. If the fast charge mode runs for longer than t_{CHG} without the voltage at the BAT_SNS pin reaching V_{TRM} , a fault condition is assumed and charging stops. The fault condition is asserted on the CHARGER_STATUS[2:0] bits, allowing the user to initiate the fault recovery procedure as specified in the Fault Recovery section.

If the fast charge mode runs for longer than t_{CHG} , and V_{TRM} has been reached on the BAT_SNS pin but the charge current has not yet fallen below I_{END} , charging stops. No fault condition is asserted in this circumstance, and charging resumes as normal if the recharge threshold is breached.

Watchdog Timer

The ADP5063 charger features a programmable watchdog timer function to ensure that charging is under the control of the processor. The watchdog timer starts running when the ADP5063 charger determines that the processor should be operational, that is, when the processor sets the RESET_WD bit for the first time or when the battery voltage is greater than the weak battery threshold, V_{WEAK} . When the watchdog timer has been triggered, it must be reset regularly within the watchdog timer period, t_{WD} .

While in charger mode, if the watchdog timer expires without being reset, the ADP5063 charger assumes that there is a software problem and triggers the safety timer, t_{SAFE}. For more information see the Safety Timer section.

Safety Timer

While in charger mode, if the watchdog timer expires, the ADP5063 charger initiates the safety timer, t_{SAFE} (see the Watchdog Timer section). If the processor has programmed charging parameters by the time the charger initiates the safety timer, I_{LIM} is set to the default value. Charging continues for a period of t_{SAFE}, and then the charger switches off and sets the CHARGER_STATUS[2:0] bits.

Charge Complete

The ADP5063 charger monitors the charging current while in fast charge constant voltage mode. If the current falls below I_{END} and remains below I_{END} for t_{END} , charging stops and the CHDONE flag is set. If the charging current falls below I_{END} for less than t_{END} and then rises above I_{END} again, the t_{END} timer resets.

Recharge

After the detection of charge complete and the cessation of charging, the ADP5063 charger monitors the BAT_SNS pin as the battery discharges through normal use. If the BAT_SNS pin voltage falls to V_{RCH} , the charger reactivates charging. Under most circumstances, triggering the recharge threshold results in the charger starting directly in fast charge constant voltage mode.

The recharge function can be disabled in the I²C interface, but a status bit (Register Address 0x0C, Bit 3) informs the system that a recharge cycle is required.

IC Enable/Disable

The ADP5063 IC can be disabled by the DIG_IO2 digital input pin (if factory programmed to do so) or by the I²C registers. All internal control circuits are disabled when the IC is disabled. Disabling the IC1 option can also control the states of the LDO FET and the battery isolation FET.

It is critical to note that during the disable IC1 mode, a high voltage at VINx passes to the internal supply voltage because all of the internal control circuits are disabled. The VINx supply voltage must fulfill the following condition:

$$V_{ISO\ Bx} < VINx < 5.5 \text{ V}$$

Battery Charging Enable/Disable

The ADP5063 charging function can be disabled by setting the I²C EN_CHG bit to low. The LDO to the system still operates under this circumstance and can be set in I²C to the default or I²C programmed system voltage from 4.3 V to 5.0 V (see Table 26 for details).

The ADP5063 charging function can also be controlled via one of the external DIG_IOx pins (if factory programmed to do so). Any change in the I²C EN_CHG bit takes precedence over the pin setting.

Battery Voltage Limit to Prevent Charging

The battery monitor of the ADP5063 charger can be configured to monitor battery voltage and prevent charging when the battery voltage is higher than $V_{\text{CHG_VLIM}}$ (typically 3.2 V) during charging start-up (enabled by EN_CHG or DIG_IO3). This function can prevent unnecessary charging of a half discharged battery and, as such, can extend the lifetime of the Li-Ion battery cell. Charging starts automatically when the battery voltage drops below $V_{\text{CHG_VLIM}}$ and continues through full charge cycle until the battery voltage reaches V_{TRM} (typically 3.6 V).

By default, the charging voltage limit is disabled, and it can be enabled via I²C Register Address 0x08, Bit 5 (EN_CHG_VLIM).

SYS_EN Output

The ADP5063 features a SYS_EN open-drain FET to enable the system until the battery is at the minimum required level for guaranteed system startup. When there are minimum battery voltage and/or minimum battery charge level requirements, the operation of SYS_EN can be set by I²C programming. The SYS_EN operation can be factory programmed to four different operating conditions, as described in Table 11.

Table 11. SYS_EN Mode Descriptions

| SYS_EN Mode | |
|-------------|---|
| Selection | Description |
| 00 | SYS_EN is activated when LDO is active and system voltage is available. |
| 01 | SYS_EN is activated by the ISO_Bx voltage, the battery charging mode. |
| 10 | SYS_EN is activated and the isolation FET is disabled when the battery drops below VWEAK. |
| | This option is active when VINx = 0 V and the battery monitor is activated from Register 0x07, Bit 5 (EN_BMON). |
| 11 | SYS_EN is active in LDO mode when the charger is disabled. |
| | SYS_EN is active in charging mode when $V_{ISO_Bx} \ge V_{WEAK}$. |

Indicator LED Output (ILED)

The ILED is an open-drain output for an indicator LED connection. Optionally, the ILED output can be used as a status output for a microcontroller. Indicator LED modes are listed in Table 12.

Table 12. Indicator LED Operation Modes

| Tuble 12. Indicator ELD Operation Works | | | | | | |
|--|-----------------|---------------|--|--|--|--|
| ADP5063 Mode | ILED Mode | On/Off Time | | | | |
| IC Off | Off | | | | | |
| LDO Mode Off | Off | | | | | |
| LDO Mode On | Off | | | | | |
| Charge Mode | Continuously on | | | | | |
| Timer Error (t _{TRK} , t _{CHG} , t _{SAFE}) | Blinking | 167 ms/833 ms | | | | |
| Overtemperature (T _{SD}) | Blinking | 1 sec/1 sec | | | | |

THERMAL MANAGEMENT

Isothermal Charging

The ADP5063 includes a thermal feedback loop that limits the charge current when the die temperature exceeds T_{LIM} (typically 115°C). As the on-chip power dissipation and die temperature increase, the charge current is automatically reduced to maintain the die temperature within the recommended range. As the die temperature decreases due to lower on-chip power dissipation or ambient temperature, the charge current returns to the programmed level. During isothermal charging, the THERM_LIM I²C flag is set to high.

This thermal feedback control loop allows the user to set the programmed charge current based on typical rather than worst-case conditions.

The ADP5063 does not include a thermal feedback loop to limit ISO_Sx load current in LDO mode. If the power dissipated on chip during LDO mode causes the die temperature to exceed 130°C, an interrupt is generated. If the die temperature continues to rise beyond 140°C, the device enters thermal shutdown.

Thermal Shutdown and Thermal Early Warning

The ADP5063 charger features a thermal shutdown threshold detector. If the die temperature exceeds T_{SD} , the ADP5063 charger is disabled, and the TSD 140°C bit is set. The ADP5063 charger can be reenabled when the die temperature drops below the T_{SD} falling limit and the TSD 140°C bit is reset. To reset the TSD 140°C bit, write to the I²C fault register, Register Address 0x0D (Bit 0) or cycle the power.

Before the die temperature reaches T_{SD} , the early warning bit is set if T_{SDL} is exceeded. This allows the system to accommodate power consumption before thermal shutdown occurs.

Fault Recovery

Before performing the following operation, it is important to ensure that the cause of the fault has been rectified.

To recover from a charger fault (when CHARGER_STATUS[2:0] = 110), cycle the power on VINx or write high to reset the I^2C fault bits in the fault register (Register Address 0x0D).

BATTERY ISOLATION FET

The ADP5063 charger features an integrated battery isolation FET for power path control. The battery isolation FET isolates a deeply discharged Li-Ion cell from the system power supply in both trickle and fast charge modes, thereby allowing the system to be powered at all times.

When VINx is below $V_{\text{VIN_OK_RISE}}$, the battery isolation FET is in full conducting mode.

The battery isolation FET is off during trickle charge mode. When the battery voltage exceeds $V_{\text{TRK_DEAD}}$, the battery isolation FET switches to the system voltage regulation mode. During system voltage regulation mode, the battery isolation FET maintains the $V_{\text{ISO_SFC}}$ voltage on the ISO_Sx pins. When the battery voltage exceeds $V_{\text{ISO_SFC}}$, the battery isolation FET is in full conducting mode.

The battery isolation FET supplements the battery to support high current functions on the system power supply. When the voltage on ISO_Sx drops below $V_{\rm ISO_Bx}$, the battery isolation FET enters into full conducting mode. When voltage on ISO_Sx rises above $V_{\rm ISO_Bx}$, the isolation FET enters regulating mode or full conduction mode, depending on the Li-Ion cell voltage and the linear charger mode.

BATTERY DETECTION

Battery Voltage Level Detection

The ADP5063 charger features a battery detection mechanism to detect an absent battery. The charger actively sinks and sources current into the ISO_Bx node, and voltage vs. time is detected. The sink phase is used to detect a charged battery, whereas the source phase is used to detect a discharged battery.

The sink phase (see Figure 27) sinks I_{SINK} current from the ISO_Bx pins for a time period, t_{BATOK} . If ISO_Bx is below V_{BATL} when the t_{BATOK} timer expires, the charger assumes that no battery is present and starts the source phase. If the ISO_Bx pin exceeds the V_{BATL} voltage when the t_{BATOK} timer expires, the charger assumes that the battery is present and begins a new charge cycle.

The source phase sources Isource current to the ISO_Bx pins for a time period, t_{BATOK} . If ISO_Bx exceeds V_{BATH} before the t_{BATOK} timer expires, the charger assumes that no battery is present. If the ISO_Bx pin does not exceed the V_{BATH} voltage when the t_{BATOK} timer expires, the charger assumes that a battery is present and begins a new charge cycle.





Figure 27. Sink Phase



Battery (ISO_Bx) Short Detection

A battery short occurs under a damaged battery condition or when the battery protection circuitry is enabled.

On commencing trickle charging, the ADP5063 charger monitors the battery voltage. If this battery voltage does not exceed $V_{\text{BAT_SHR}}$ within the specified timeout period, $t_{\text{BAT_SHR}}$, a fault is declared and the charger is stopped by turning the battery isolation FET off, but the system voltage is maintained at $V_{\text{ISO_STRK}}$ by the linear regulator.

After source phase, if the ISO_Bx or BAT_SNS level remains below $V_{\text{BATH}},$ either the battery voltage is low or the battery node is shorted. Because the battery voltage is low, trickle charging mode is initiated (see Figure 28). If the BAT_SNS level remains below $V_{\text{BAT_SHR}}$ after $t_{\text{BAT_SHR}}$ has elapsed, the ADP5063 assumes that the battery node is shorted.

The trickle charge branch is active during the battery short scenario, and trickle charge current to the battery is maintained until the 60-minute trickle charge mode timer expires.

BATTERY PACK TEMPERATURE SENSING

Battery Thermistor Input

The ADP5063 charger features battery pack temperature sensing that precludes charging when the battery pack temperature is outside the specified range. The THR pin provides an on and off switching current source that must be connected directly to the battery pack thermistor terminal. The activation interval of the THR current source is 167 ms.

The battery pack temperature sensing can be controlled by I^2C , using the conditions shown in Table 13. Note that the I^2C register default setting for EN_THR (Register Address 0x07) is 0 = temperature sensing off.

Table 13. THR Input Function

| Conditions | | |
|--|---------------------|-------------------------------------|
| VINx | V _{ISO_Bx} | THR Function |
| Open or $V_{IN} = 0 \text{ V to } 4.0 \text{ V}$ | <2.5 V | Off |
| Open or $V_{IN} = 0 V$ to $4.0 V$ | >2.5 V | Off, controlled by I ² C |
| 4 V to 6.7 V | Don't care | Always on |

If the battery pack thermistor is not connected directly to the THR pin, a $10 \text{ k}\Omega$ (tolerance $\pm 20\%$) dummy resistor must be connected between the THR input and AGND. Leaving the THR pin open results in a false detection of the battery temperature being <0°C, and charging is disabled.

The ADP5063 charger monitors the voltage in the THR pin and suspends charging when the current is outside the range of less than 0°C or greater than 60°C.

The ADP5063 charger is designed for use with an NTC thermistor in the battery pack with a nominal room temperature value of either 10 k Ω at 25°C or 100 k Ω at 25°C, which is selected by factory programming.

The ADP5063 charger is designed for use with an NTC thermistor in the battery pack with a temperature coefficient curve (beta). Factory programming supports eight beta values covering a range from 3150 to 4400 (see Table 43).

JEITA Li-Ion Battery Temperature Charging Specification

The ADP5063 is compliant with the JEITA1 and JEITA2 Li-Ion battery charging temperature specifications as outlined in Table 14 and Table 16, respectively.

JEITA function can be enabled via the I²C interface and, optionally, the JEITA1 or JEITA2 function can be selected via the I²C

interface. Alternatively, the JEITA1 or JEITA2 function can be enabled as the default setting by factory programming.

When the ADP5063 identifies a hot or cold battery condition, the ADP5063 takes the following actions:

- Stops charging the battery.
- Connects or enables the battery isolation FET such that the ADP5063 continues in LDO mode.

Table 14. JEITA1 Specifications

| Parameter | Symbol | Conditions | Min | Max | Unit |
|-----------------------------------|-------------------------|--|-----|-----|------|
| JEITA1 Cold Temperature Limits | I _{JEITA_COLD} | No battery charging occurs. | | 0 | °C |
| JEITA1 Cool Temperature Limits | I _{JEITA_COOL} | Battery charging occurs at approximately 50% of the programmed level. See Table 15 for specific charging current reduction levels. | 0 | 10 | °C |
| JEITA1 Typical Temperature Limits | I _{JEITA_TYP} | Normal battery charging occurs at the default/programmed levels. | 10 | 45 | °C |
| JEITA1 Warm Temperature Limits | Ijeita_warm | Battery termination voltage (V_{TRM}) is reduced by 100 mV from the programmed value. | 45 | 60 | °C |
| JEITA1 Hot Temperature Limits | I _{JEITA_HOT} | No battery charging occurs. | 60 | | °C |

Table 15. JEITA1 Reduced Charge Current Levels, Battery Cool Temperature

| ICHG[4:0] (Default) | ICHG JEITA1 |
|--------------------------|-------------|
| 00000 = 50 mA | 50 mA |
| 00001 = 100 mA | 50 mA |
| 00010 = 150 mA | 50 mA |
| 00011 = 200 mA | 100 mA |
| 00100 = 250 mA | 100 mA |
| 00101 = 300 mA | 150 mA |
| 00110 = 350 mA | 150 mA |
| 00111 = 400 mA | 200 mA |
| 01000 = 450 mA | 200 mA |
| 01001 = 500 mA | 250 mA |
| 01010 = 550 mA | 250 mA |
| 01011 = 600 mA | 300 mA |
| 01100 = 650 mA | 300 mA |
| 01101 = 700 mA | 350 mA |
| 01110 = 750 mA | 350 mA |
| 01111 = 800 mA | 400 mA |
| 10000 = 850 mA | 400 mA |
| 10001 = 900 mA | 450 mA |
| 10010 = 950 mA | 450 mA |
| 10011 = 1000 mA | 500 mA |
| 10100 = 1050 mA | 500 mA |
| 10101 = 1100 mA | 550 mA |
| 10110 = 1200 mA | 600 mA |
| 10111 to 11111 = 1300 mA | 650 mA |

Table 16. JEITA2 Specifications

| Parameter | Symbol | Conditions | Min | Max | Unit |
|-----------------------------------|------------------------|---|-----|-----|------|
| JEITA2 Cold Temperature Limits | IJEITA_COLD | No battery charging occurs. | | 0 | °C |
| JEITA2 Cool Temperature Limits | IJEITA_COOL | Battery termination voltage (V_{TRM}) is reduced by 100 mV from the programmed value. | 0 | 10 | °C |
| JEITA2 Typical Temperature Limits | I _{JEITA_TYP} | Normal battery charging occurs at the default/programmed levels. | 10 | 45 | °C |
| JEITA2 Warm Temperature Limits | Ijeita_warm | Battery termination voltage (V_{TRM}) is reduced by 100 mV from the programmed value. | 45 | 60 | °C |
| JEITA2 Hot Temperature Limits | I _{JEITA_HOT} | No battery charging occurs. | 60 | | °C |




Figure 29. Simplified Battery and VINx Connect Flowchart




Figure 30. Simplified Charging Mode Flowchart

I²C INTERFACE

The ADP5063 includes an I²C-compatible serial interface for control of the charging and LDO functions, as well as for a readback of the system status registers. The I²C chip address is 0x28 in write mode and 0x29 in read mode.

Register values are reset to the default values when the VINx supply falls below the falling voltage threshold, $V_{\rm VIN_OK_FALL}.$ The $\rm I^2C$ registers also reset when the battery is disconnected and $\rm V_{\rm IN}$ is 0 V.

The subaddress content selects which of the ADP5063 registers is written to first. The ADP5063 sends an acknowledgement to

the master after the 8-bit data byte has been written (see Figure 31 for an example of the I²C write sequence to a single register). The ADP5063 increments the subaddress automatically and starts receiving a data byte at the next register until the master sends an I²C stop, as shown in Figure 32.

Figure 33 shows the I²C read sequence of a single register. ADP5063 sends the data from the register denoted by the subaddress and increments the subaddress automatically, sending data from the next register until the master sends an I²C stop condition, as shown in Figure 34.




Figure 34. I²C Multiple Register Read Sequence

I²C REGISTER MAP

See the Factory-Programmable Options section for programming option details. Note that a blank cell indicates a bit that is not used or is reserved for future use.

Table 17. I²C Register Map

| F | Register | | | | | | | | |
|-------|-----------------------------------|-------------------------|------------------------------|--|---------------------------|-----------------------------|-----------------------|-----------------------------|-------------------------|
| Addr. | Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0x00 | Manufac- turer and model ID | | MAN | UF[3:0] | | Model[3:0] | | | |
| 0x01 | Silicon revision | | | | | | REV[3:0 |] | |
| 0x02 | VINx pin settings | | | | | | ILIM[3:0 |]1 | |
| 0x03 | Termination settings | | | VTRM | [5:0] ^{1, 2} | | | CHG_VLI | M[1:0] ^{1, 2} |
| 0x04 | Charging current settings | | | ICHG[4:0] ^{1,2} ITRK_DEAD[1:0] | | | | AD[1:0] ¹ | |
| 0x05 | Voltage thresholds | DIS_RCH ^{1,3} | VRCH[1 | VRCH[1:0] ¹ VTRK_DEAD[1:0] ¹ | | | | VWEAK[2:0] ¹ | |
| 0x06 | Timer settings | | | EN_TEND ¹ | EN_CHG_TIMER ¹ | CHG_TMR_PERIOD ¹ | EN_WD ^{1, 3} | WD_PERIOD ¹ | RESET_WD |
| 0x07 | Functional Settings 1 | | DIS_IC1 ¹ | EN_BMON ¹ | EN_THR ¹ | DIS_LDO ¹ | EN_EOC1 | | EN_CHG ¹ |
| 0x08 | Functional Settings 2 | EN_JEITA ^{1,3} | JEITA_SELECT ^{1, 3} | EN_CHG_VLIM ^{1,3} | IDEAL_0 | DIODE[1:0] ^{1, 3} | , | VSYSTEM[2:0] ^{1,3} | |
| 0x09 | Interrupt enable | | EN_THERM_LIM_INT | EN_WD_INT | EN_TSD_INT | EN_THR_INT | EN_BAT_INT | EN_CHG_INT | EN_VIN_INT |
| 0x0A | Interrupt active | | THERM_LIM_INT | WD_INT | TSD_INT | THR_INT | BAT_INT | CHG_INT | VIN_INT |
| 0x0B | Charger Status 1 | VIN_OV | VIN_OK | VIN_ILIM | THERM_LIM | CHDONE | CHA | RGER_STATUS | [2:0] |
| 0x0C | Charger Status 2 | THR_STATUS[2:0] | | | RCH_LIM_INFO | ВАТ | TERY_STATUS[| 2:0] | |
| 0x0D | Fault | | | | | BAT_SHR ¹ | | TSD 130°C¹ | TSD 140°C ¹ |
| 0x10 | Battery short | | TBAT_SHR[2:0] ¹ | | | | , | VBAT_SHR[2:0] | |
| 0x11 | IEND | | IEND[2:0] ^{1,3} | | C/20 EOC ¹ | C/10 EOC ¹ | C/5 EOC ¹ | SYS_EN_S | ET[1:0] ^{1, 3} |

 $^{^{\}rm 1}$ These bits reset to default I $^{\rm 2}{\rm C}$ values when VINx is connected or disconnected.

² The default l²C values of these bits are partially factory programmable. ³ The default l²C values of these bits are fully factory programmable.

REGISTER BIT DESCRIPTIONS

In Table 18 through Table 33, the following abbreviations are used: R is read only, W is write only, R/W is read/write, and N/A means not applicable.

Table 18. Manufacturer and Model ID, Register Address 0x00

| Bit No. | Bit Name | Access | Default | Description |
|---------|------------|--------|---------|---|
| [7:4] | MANUF[3:0] | R | 0001 | The 4-bit manufacturer identification bus |
| [3:0] | MODEL[3:0] | R | 1001 | The 4-bit model identification bus |

Table 19. Silicon Revision, Register Address 0x01

| Bit No. | Bit Name | Access | Default | Description |
|---------|----------|--------|---------|---|
| [7:4] | Not used | R | | |
| [3:0] | REV[3:0] | R | 0111 | The 4-bit silicon revision identification bus |

Table 20. VINx Pin Settings, Register Address 0x02

| Bit No. | Bit Name | Access | Default | Description |
|---------|-----------|--------|---------------|--|
| [7:4] | Not used | R | | |
| [3:0] | ILIM[3:0] | R/W | 0000 = 100 mA | VINx input current-limit programming bus. The current into VINx can be limited to the following programmed values: |
| | | | | 0000 = 100 mA. |
| | | | | 0001 = 150 mA. |
| | | | | 0010 = 200 mA. |
| | | | | 0011 = 250 mA. |
| | | | | 0100 = 300 mA. |
| | | | | 0101 = 400 mA. |
| | | | | 0110 = 500 mA. |
| | | | | 0111 = 600 mA. |
| | | | | 1000 = 700 mA. |
| | | | | 1001 = 800 mA. |
| | | | | 1010 = 900 mA. |
| | | | | 1011 = 1000 mA. |
| | | | | 1100 = 1200 mA. |
| | | | | 1101 = 1500 mA. |
| | | | | 1110 = 1800 mA. |
| | | | | 1111 = 2100 mA. |

Table 21. Termination Settings, Register Address 0x03

| Bit No. | Bit Name | Access | Default | Description | |
|---------|---------------|--------|-----------------|---|--|
| [7:2] | VTRM[5:0] | R/W | 000101 = 3.60 V | Termination voltage programming bus. The values of the floating voltage can | |
| | | | | be programmed to the following values: | |
| | | | | 000101 = 3.60 V. | |
| | | | | 000110 = 3.62 V. | |
| | | | | 000111 = 3.64 V. | |
| | | | | 001000 = 3.66 V. | |
| | | | | 001001 = 3.68 V. | |
| | | | | 001010 = 3.70 V. | |
| | | | | 001011 = 3.72 V. | |
| | | | | 001100 = 3.74 V. | |
| | | | | 001101 = 3.76 V. | |
| | | | | 001110 = 3.78 V. | |
| | | | | 001111 = 3.80 V. | |
| | | | | 010000 = 3.82 V. | |
| | | | | 010001 = 3.84 V. | |
| | | | | 010010 = 3.86 V. | |
| | | | | 010011 = 3.88 V. | |
| | | | | 010100 = 3.90 V. | |
| | | | | 010101 = 3.92 V. | |
| | | | | 010110 = 3.94 V. | |
| | | | | 010111 = 3.96 V. | |
| | | | | 011000 = 3.98 V. | |
| | | | | 011001 = 4.00 V. | |
| | | | | 011010 = 4.02 V. 011011 = 4.04 V. | |
| | | | | 011100 = 4.06 V. | |
| | | | | 011101 = 4.08 V. | |
| | | | | 011110 = 4.10 V. | |
| | | | | 011111 = 4.12 V. | |
| | | | | 100000 = 4.14 V. | |
| | | | | 100001 = 4.16 V. | |
| | | | | 100010 = 4.18 V. | |
| | | | | 100011 = 4.20 V. | |
| | | | | 100100 = 4.22 V. | |
| | | | | 100101 = 4.24 V. | |
| | | | | 100110 = 4.26 V. | |
| | | | | 100111 = 4.28 V. | |
| | | | | 101000 = 4.30 V. | |
| | | | | 101001 = 4.32 V. | |
| | | | | 101010 = 4.34 V. | |
| | | | | 101011 = 4.36 V. | |
| | | | | 101100 = 4.38 V. | |
| | | | | 101101 = 4.40 V. | |
| | | | | 101110 = 4.42 V. | |
| | | | | 101111 = 4.44 V. | |
| | | | | 110000 = 4.44 V. | |
| | | | | 110001 = 4.46 V. | |
| | | | | 110010 = 4.48 V. | |
| | | | | 110011 to 111111 = 4.50 V. | |
| [1:0] | CHG_VLIM[1:0] | R/W | 00 = 3.2 V | Charging voltage limit programming bus. The values of the charging voltage | |
| | | | | limit can be programmed to the following values: | |
| | | | | 00 = 3.2 V. | |
| | | | | 01 = 3.4 V. | |
| | | | | 10 = 3.7 V. | |
| | | | | 11 = 3.8 V. | |
| | | L | L | 11 – J.U V. | |

Table 22. Charging Current Settings, Register Address 0x04

| Bit No. | Bit Name | Access | Default | Description |
|---------|----------------|--------|----------------|--|
| 7 | Not used | R | | |
| [6:2] | ICHG[4:0] | R/W | 01110 = 750 mA | Fast charge current programming bus. The values of the constant current charge can be programmed to the the following values: |
| | | | | 00000 = 50 mA. |
| | | | | 00001 = 100 mA. |
| | | | | 00010 = 150 mA. |
| | | | | 00011 = 200 mA. |
| | | | | 00100 = 250 mA. |
| | | | | 00101 = 300 mA. |
| | | | | 00110 = 350 mA. |
| | | | | 00111 = 400 mA. |
| | | | | 01000 = 450 mA. |
| | | | | 01001 = 500 mA. |
| | | | | 01010 = 550 mA. |
| | | | | 01011 = 600 mA. |
| | | | | 01100 = 650 mA. |
| | | | | 01101 = 700 mA. |
| | | | | 01110 = 750 mA. |
| | | | | 01111 = 800 mA. |
| | | | | 10000 = 850 mA. |
| | | | | 10001 = 900 mA. |
| | | | | 10010 = 950 mA. |
| | | | | 10011 = 1000 mA. |
| | | | | 10100 = 1050 mA. |
| | | | | 10101 = 1100 mA. |
| | | | | 10110 = 1200 mA. |
| | | | | 10111 to 11111 = 1300 mA. |
| [1:0] | ITRK_DEAD[1:0] | R/W | 10 = 20 mA | Trickle and weak charge current programming bus. The values of the trickle and weak charge currents can be programmed to the following values: |
| | | | | 00 = 5 mA. |
| | | | | 01 = 10 mA. |
| | | | | 10 = 20 mA. |
| | | | | 11 = 80 mA. |

Table 23. Voltage Thresholds, Register Address 0x05

| Bit No. | Bit Name | Access | Default | Description |
|---------|-----------|--------|--------------|--|
| 7 | DIS_RCH | R/W | 0 = recharge | 0 = recharge enabled. |
| | | | enabled | 1 = recharge disabled. |
| [6:5] | VRCH[1:0] | R/W | 11 = 260 mV | Recharge voltage programming bus. The values of the recharge threshold can be programmed to the following values (note that the recharge cycle can be disabled in I ² C by using the DIS_RCH bit): 00 = 80 mV. 01 = 140 mV. 10 = 200 mV. 11 = 260 mV. |

| Bit No. | Bit Name | Access | Default | Description |
|---------|----------------|--------|-------------|--|
| [4:3] | VTRK_DEAD[1:0] | R/W | 00 = 2.0 V | Trickle to fast charge dead battery voltage programming bus. The values of the trickle to fast charge threshold can be programmed to the following values: |
| | | | | 00 = 2.0 V. |
| | | | | 01 = 2.5 V. |
| | | | | 10 = 2.6 V. |
| | | | | 11 = 2.9 V. |
| [2:0] | VWEAK[2:0] | R/W | 011 = 3.0 V | Weak battery voltage rising threshold. |
| | | | | 000 = 2.7 V. |
| | | | | 001 = 2.8 V. |
| | | | | 010 = 2.9 V. |
| | | | | 011 = 3.0 V. |
| | | | | 100 = 3.1 V. |
| | | | | 101 = 3.2 V. |
| | | | | 110 = 3.3 V. |
| | | | | 111 = 3.4 V. |

Table 24. Timer Settings, Register Address 0x06

| Bit No. | Bit Name | Access | Default | Description |
|---------|----------------|--------|---------|---|
| [7:6] | Not used | | | |
| 5 | EN_TEND | R/W | 1 | 0 = charge complete timer, t _{END} , disabled. A 31 ms deglitch timer remains on. 1 = charge complete timer enabled. |
| 4 | EN_CHG_TIMER | R/W | 1 | 0 = trickle/fast charge timer disabled. 1 = trickle/fast charge timer enabled. |
| 3 | CHG_TMR_PERIOD | R/W | 1 | Trickle and fast charge timer period. 0 = 30 sec trickle charge timer and 300-minute fast charge timer. 1 = 60 sec trickle charge timer and 600-minute fast charge timer. |
| 2 | EN_WD | R/W | 0 | 0 = watchdog timer is disabled even when BAT_SNS exceeds V _{WEAK} . 1 = watchdog timer safety timer is enabled. |
| 1 | WD_PERIOD | R/W | 0 | Watchdog safety timer period. 0 = 32 sec watchdog timer and 40-minute safety timer. 1 = 64 sec watchdog timer and 40-minute safety timer. |
| 0 | RESET_WD | W | 0 | When RESET_WD is set to logic high by I ² C, the watchdog safety timer is reset. |

Table 25. Functional Settings 1, Register Address 0x07

| Bit No. | Bit Name | Access | Default | Description |
|---------|----------|--------|---------|--|
| 7 | Not used | | | |
| 6 | DIS_IC1 | R/W | 0 | 0 = normal operation. |
| | | | | 1 = the ADP5063 is disabled; V_{VINx} must be $V_{ISO_Bx} < V_{VINx} < 5.5 \text{ V}$. |
| 5 | EN_BMON | R/W | 0 | $0 = when \ V_{VIN_OK_RISE} \ or \ V_{VIN_OK_FALL}, \ the \ battery \ monitor \ is \ disabled. \ When \ V_{VIN_X} = 4 \ V \ to \ 6.7 \ V, \ the \ battery \ monitor \ is \ enabled \ regardless \ of \ the \ EN_BMON \ state.$ |
| | | | | 1 = the battery monitor is enabled even when the voltage at the VINx pins is below V_{VIN_OK} . |
| 4 | EN_THR | R/W | 0 | $0 = \text{when } V_{\text{VIN}} < V_{\text{VIN}_OK_RISE}$ or $V_{\text{VIN}_OK_FALL}$, the THR current source is disabled. When $V_{\text{VIN}} = 4 \text{ V}$ to 6.7 V, the THR current source is enabled regardless of the EN_THR state. |
| | | | | 1 = THR current source is enabled even when the voltage at the VINx pins is below Vvin_ok_rise or Vvin_ok_fall. |
| 3 | DIS_LDO | R/W | 0 | 0 = LDO is enabled. |
| | | | | 1 = LDO is off. In addition, if EN_CHG = low, the battery isolation FET is on. If EN_CHG = high, the battery isolation FET is off. |

| Bit No. | Bit Name | Access | Default | Description |
|---------|----------|--------|---------|-----------------------------------|
| 2 | EN_EOC | R/W | 1 | 0 = end of charge not allowed. |
| | | | | 1 = end of charge allowed. |
| 1 | Not used | | | |
| 0 | EN_CHG | R/W | 0 | 0 = battery charging is disabled. |
| | | | | 1 = battery charging is enabled. |

Table 26. Functional Settings 2, Register Address 0x08

| Bit No. | Bit Name | Access | Default | Description |
|---------|------------------|--------|--------------------|---|
| 7 | EN_JEITA | R/W | 0 = JEITA disabled | 0 = JEITA compliance of the Li-lon temperature battery charging specifications is disabled. |
| | | | | 1 = JEITA compliance enabled. |
| 6 | JEITA_SELECT | R/W | 0 = JEITA1 | 0 = JEITA1 is selected. |
| | | | | 1 = JEITA2 is selected. |
| 5 | EN_CHG_VLIM | R/W | 0 | 0 = charging voltage limit disabled. |
| | | | | 1 = voltage limit enabled. The charger prevents charging until the battery voltage drops below the V_{CHG_VLIM} threshold. |
| [4:3] | IDEAL_DIODE[1:0] | R/W | 00 | $00 = ideal \ diode \ operates \ constantly \ when \ V_{ISO_Sx} < V_{ISO_Bx}.$ |
| | | | | $01 = ideal \ diode \ operates \ when \ V_{ISO_Sx} < V_{ISO_Bx} \ and \ V_{BAT_SNS} > V_{WEAK}.$ |
| | | | | 10 = ideal diode is disabled. |
| | | | | 11 = ideal diode is disabled. |
| [2:0] | VSYSTEM[2:0] | R/W | 000 = 4.3 V | System voltage programming bus. The values of the system voltage can be programmed to the following values: |
| | | | | 000 = 4.3 V. |
| | | | | 001 = 4.4 V. |
| | | | | 010 = 4.5 V. |
| | | | | 011 = 4.6 V. |
| | | | | 100 = 4.7 V. |
| | | | | 101 = 4.8 V. |
| | | | | 110 = 4.9 V. |
| | | | | 111 = 5.0 V. |

Table 27. Interrupt Enable, Register Address 0x09

| Bit No. | Bit Name | Access | Default | Description |
|---------|------------------|--------|---------|--|
| 7 | Not used | | | |
| 6 | EN_THERM_LIM_INT | R/W | 0 | 0 = isothermal charging interrupt is disabled. |
| | | | | 1 = isothermal charging interrupt is enabled. |
| 5 | EN_WD_INT | R/W | 0 | 0 = watchdog alarm interrupt is disabled. |
| | | | | 1 = watchdog alarm interrupt is enabled. |
| 4 | EN_TSD_INT | R/W | 0 | 0 = overtemperature interrupt is disabled. |
| | | | | 1 = overtemperature interrupt is enabled. |
| 3 | EN_THR_INT | R/W | 0 | 0 = THR temperature thresholds interrupt is disabled. |
| | | | | 1 = THR temperature thresholds interrupt is enabled. |
| 2 | EN_BAT_INT | R/W | 0 | 0 = battery voltage thresholds interrupt is disabled. |
| | | | | 1 = battery voltage thresholds interrupt is enabled. |
| 1 | EN_CHG_INT | R/W | 0 | 0 = charger mode change interrupt is disabled. |
| | | | | 1 = charger mode change interrupt is enabled. |
| 0 | EN_VIN_INT | R/W | 0 | 0 = VINx pin voltage thresholds interrupt is disabled. |
| | | | | 1 = VINx pin voltage thresholds interrupt is enabled. |

Table 28. Interrupt Active, Register Address 0x0A

| Bit No. | Bit Name | Access | Default | Description |
|---------|---------------|--------|---------|--|
| 7 | Not used | | | |
| 6 | THERM_LIM_INT | R | 0 | 0 = no interrupt. |
| | | | | 1 = indicates an interrupt caused by isothermal charging. |
| 5 | WD_INT | R | 0 | 0 = no interrupt. |
| | | | | 1 = indicates an interrupt caused by the watchdog alarm. The watchdog timer expires within 2 sec or 4 sec, depending on the watchdog period setting of 32 sec or 64 sec, respectively. |
| 4 | TSD_INT | R | 0 | 0 = no interrupt. |
| | | | | 1 = indicates an interrupt caused by an overtemperature fault. |
| 3 | THR_INT | R | 0 | 0 = no interrupt. |
| | | | | 1 = indicates an interrupt caused by THR temperature thresholds. |
| 2 | BAT_INT | R | 0 | 0 = no interrupt. |
| | | | | 1 = indicates an interrupt caused by battery voltage thresholds. |
| 1 | CHG_INT | R | 0 | 0 = no interrupt. |
| | | | | 1 = indicates an interrupt caused by a charger mode change. |
| 0 | VIN_INT | R | 0 | 0 = no interrupt. |
| | | | | 1 = indicates an interrupt caused by VINx voltage thresholds. |

Table 29. Charger Status 1, Register Address 0x0B

| Bit No. | Bit Name | Access | Default | Description |
|---------|---------------------|--------|---------|--|
| 7 | VIN_OV | R | N/A | $1 = $ the voltage at the VINx pins exceeds $V_{VIN_{-}OV}$. |
| 6 | VIN_OK | R | N/A | 1 = the voltage at the VINx pins exceeds $V_{VIN_OK_RISE}$ and $V_{VIN_OK_FALL}$. |
| 5 | VIN_ILIM | R | N/A | 1 = the current into a VINx pin is limited by the high voltage blocking FET and the charger is not running at the full programmed I_{CHG} . |
| 4 | THERM_LIM | R | N/A | 1 = the charger is not running at the full programmed I _{CHG} but is limited by the die temperature. |
| 3 | CHDONE | R | N/A | $1 =$ the end of a charge cycle has been reached. This bit latches on, in that it does not reset to low when the V_{RCH} threshold is breached. |
| [2:0] | CHARGER_STATUS[2:0] | R | N/A | Charger status bus. 000 = off. 001 = trickle charge. 010 = fast charge (CC mode). 011 = fast charge (CV mode). 100 = charge complete. 101 = LDO mode. 110 = trickle or fast charge timer expired. 111 = battery detection. |

Table 30. Charger Status 2, Register Address 0x0C

| Bit No. | Mnemonic | Access | Default | Description | |
|---------|---------------------|--------|---------|--|--|
| [7:5] | THR_STATUS[2:0] | R | N/A | THR pin status. | |
| | | | | 000 = off. | |
| | | | | 001 = battery cold. | |
| | | | | 010 = battery cool. | |
| | | | | 011 = battery warm. | |
| | | | | 100 = battery hot. | |
| | | | | 111 = thermistor OK. | |
| 4 | Not used | | | TTT - trieffinstor OK. | |
| 3 | RCH_LIM_INFO | R | N/A | The recharge limit information function is activated when DIS_RCH is logic high and CHARGER_STATUS[2:0] = 100 (binary). The RCH_LIM_INFO bit informs the system that a recharge cycle is required. | |
| | | | | $0 = V_{BAT_SNS} > V_{RCH}$ | |
| | | | | $1 = V_{BAT_SNS} < V_{RCH}$ | |
| [2:0] | BATTERY_STATUS[2:0] | R | | Battery status bus. | |
| | | | | 000 = battery monitor off. | |
| | | | | 001 = no battery. | |
| | | | | $010 = V_{BAT_SNS} < V_{TRK_DEAD}$. | |
| | | | | $011 = V_{TRK_DEAD} \le V_{BAT_SNS} < V_{WEAK}.$ | |
| | | | | $100 = V_{BAT_SNS} \ge V_{WEAK}.$ | |

Table 31. Fault, Register Address 0x0D

| Bit No. | Bit Name | Access | Default | Description |
|---------|-----------|--------|---------|---|
| [7:4] | Not used | | | |
| 3 | BAT_SHR | R/W | 0 | 0 = no fault. |
| | | | | 1 = indicates detection of a battery short. |
| 2 | Not used | R/W | | |
| 1 | TSD 130°C | R/W | 0 | 0 = no fault. |
| | | | | 1 = indicates an overtemperature (lower) fault. |
| 0 | TSD 140°C | R/W | 0 | 0 = no fault. |
| | | | | 1 = indicates an overtemperature fault. |

 $^{^{1}}$ To reset the fault bits in the fault register, cycle the power on VINx or write the corresponding $I^{2}C$ bit high.

Table 32. Battery Short, Register Address 0x10

| Bit No. | Bit Name | Access | Default | Description |
|---------|---------------|--------|--------------|--|
| [7:5] | TBAT_SHR[2:0] | R/W | 100 = 30 sec | Battery short timeout timer. |
| | | | | 000 = 1 sec. |
| | | | | 001 = 2 sec. |
| | | | | 010 = 4 sec. |
| | | | | 011 = 10 sec. |
| | | | | 100 = 30 sec. |
| | | | | 101 = 60 sec. |
| | | | | 110 = 120 sec. |
| | | | | 111 = 180 sec. |
| [4:3] | Not used | | | |
| [2:0] | VBAT_SHR[2:0] | R/W | 100 = 2.4 V | Battery short voltage threshold level. |
| | | | | 000 = 2.0 V. |
| | | | | 001 = 2.1 V. |
| | | | | 010 = 2.2 V. |
| | | | | 011 = 2.3 V. |
| | | | | 100 = 2.4 V. |
| | | | | 101 = 2.5 V. |
| | | | | 110 = 2.6 V. |
| | | | | 111 = 2.7 V. |

Rev. 0 | Page 34 of 44

Table 33. IEND, Register Address 0x11

| Bit No. | Bit Name | Access | Default | Description |
|---------|-----------------|--------|---------------|---|
| [7:5] | IEND[2:0] | R/W | 010 = 52.5 mA | Termination current programming bus. The values of the termination current can be programmed to the following values: |
| | | | | 000 = 12.5 mA. |
| | | | | 001 = 32.5 mA. |
| | | | | 010 = 52.5 mA. |
| | | | | 011 = 72.5 mA. |
| | | | | 100 = 92.5 mA. |
| | | | | 101 = 117.5 mA. |
| | | | | 110 = 142.5 mA. |
| | | | | 111 = 170.0 mA. |
| 4 | C/20 EOC | R/W | 0 | The C/20 EOC bit has priority over the other settings (C/5 EOC, C/10 EOC, and IEND[2:0]). |
| | | | | 0 = not active. |
| | | | | 1 = the termination current is ICHG[4:0] \div 20 with the following limitations: |
| | | | | Minimum value = 12.5 mA. |
| | | | | Maximum value = 170 mA. |
| 3 | C/10 EOC | R/W | 0 | The C/10 EOC bit has priority over the other termination current settings (C/5 EOC and IEND[2:0]), but it does not have priority over the C/20 EOC setting. |
| | | | | 0 = not active. |
| | | | | 1 = the termination current is ICHG[4:0] \div 10, unless C/20 EOC is high. The termination current is limited to the following values: |
| | | | | Minimum value = 12.5 mA. |
| | | | | Maximum value = 170 mA. |
| 2 | C/5 EOC | R/W | 0 | The C/5 EOC bit has priority over the other termination current settings (IEND[2:0]) but it does not have priority over the C/20 EOC setting or the C/10 EOC setting. |
| | | | | 0 = not active. |
| | | | | 1 = the termination current is ICHG[4:0] \div 5, unless the C/20 EOC or the C/10 EOC bit is high. The termination current is limited to the following values: |
| | | | | Minimum value = 12.5 mA. |
| | | | | Maximum value = 170 mA. |
| 1:0 | SYS_EN_SET[1:0] | R/W | 00 | Selects the operation of the system enable pin (SYS_EN). |
| | | | | 00 = SYS_EN is activated when the LDO is active and the system voltage is available. |
| | | | | 01 = SYS_EN is activated by the ISO_Bx voltage, the battery charging mode. |
| | | | | $10 = SYS_EN$ is activated and the isolation FET is disabled when the battery drops below V_{WEAK} . |
| | | | | 11 = SYS_EN is active in LDO mode when the charger is disabled. SYS_EN is active in charging mode when VISO_Bx ≥ V _{WEAK} . |

 $^{^{1}}$ This option is active when VINx = 0 V and the battery monitor is activated from Register 0x07, Bit 5 (EN_BMON).

APPLICATIONS INFORMATION

EXTERNAL COMPONENTS

ISO_Sx (V_{OUT}) Capacitor Selection

To obtain stable operation of the ADP5063 in a safe way, the combined effective capacitance of the ISO_Sx capacitor and the system capacitance must not be less than 10 μF and must not exceed 100 μF at any point during operation.

When choosing the capacitor value, it is also important to account for the loss of capacitance caused by the output voltage dc bias. Ceramic capacitors are manufactured with a variety of dielectrics, each with a different behavior over temperature and applied voltage. Capacitors must have a dielectric that is adequate to ensure the minimum capacitance over the necessary temperature range and dc bias conditions. X5R or X7R dielectrics with a voltage rating of 6.3 V or higher are recommended for best performance. Y5V and Z5U dielectrics are not recommended for use with any dc-to-dc converter because of their poor temperature and dc bias characteristics.

The worst-case capacitance, accounting for capacitor variation over temperature, component tolerance, and voltage, is calculated using the following equation:

$$C_{EFF} = C_{OUT} \times (1 - TEMPCO) \times (1 - TOL)$$

where:

 C_{EFF} is the effective capacitance at the operating voltage. TEMPCO is the worst-case capacitor temperature coefficient. TOL is the worst-case component tolerance.

In this example, the worst-case temperature coefficient (TEMPCO) over the range of -40°C to $+85^{\circ}\text{C}$ is assumed to be 15% for an X5R dielectric. The tolerance of the capacitor (TOL) is assumed to be 10%, and C_{OUT} is 16 μF at 4.2 V, as shown in Figure 35.




Figure 35. Murata GRM31CR61A226KE19 Capacitance vs. Bias Voltage

Substituting these values in the equation yields

$$C_{EFF} = 16 \ \mu\text{F} \times (1 - 0.15) \times (1 - 0.1) \approx 12.24 \ \mu\text{F}$$

To guarantee the performance of the charger in various operating modes, including trickle charge, constant current charge, and constant voltage charge, it is imperative that the effects of dc bias, temperature, and tolerances on the behavior of the capacitors be evaluated for each application.

Splitting ISO_Sx Capacitance

In many applications, the total ISO_Sx capacitance consists of a number of capacitors. The system voltage node (ISO_Sx) usually supplies a single regulator or a number of ICs and regulators, each of which requires a capacitor close to its power supply input (see Figure 36).

The capacitance close to the ADP5063 ISO_Sx output must be at least 5 μ F, as long as the total effective capacitance is at least 10 μ F at any point during operation.




Figure 36. Splitting ISO_Sx Capacitance

ISO_Bx and ISO_Sx Capacitor Selection

The ISO_Bx and the ISO_Sx effective capacitance (including temperature and dc bias effects) must not be less than 10 μF at any point during operation. Typically, a nominal capacitance of 22 μF is required to fullfill the condition at all points of operation. Suggestions for ISO_Bx and ISO_Sx capacitors are listed in Table 34.

CBP Capacitor Selection

The internal supply voltage of the ADP5063 is equipped with a noise suppressing capacitor at the CBP terminal. Do not allow CBP capacitance to exceed 140 nF at any point during operation. Do not connect any external voltage source, any resistive load, or any other current load to the CBP terminal. Suggestions for a CBP capacitor are listed in Table 35.

VINx Capacitor Selection

According to the USB 2.0 specification, USB peripherals have a detectable change in capacitance on VBUS when they are attached to a USB port. The peripheral device VBUS bypass capacitance must be at least 1 μF but not larger than 10 μF .

The VINx input of the ADP5063 is tolerant of voltages as high as 20 V; however, if an application requires exposing the VINx input to voltages of up to 20 V, the voltage range of the capacitor must also be above 20 V. Suggestions for a VINx capacitor are given in Table 36.

When using ceramic capacitors, a higher voltage range is usually achieved by selecting a component with larger physical dimensions. In applications where lower than 20 V at VINx input voltages can be guaranteed, smaller output capacitors can be used accordingly.

Table 34. ISO_Bx and ISO_Sx Capacitor Suggestions

| Vendor | Part Number | Value | Voltage | Size |
|-----------------|-------------------|-------|---------|------|
| Murata | GRM31CR61A226KE19 | 22 μF | 10 V | 1206 |
| Murata | GRM31CR60J226ME19 | 22 μF | 6.3 V | 1206 |
| TDK | C3216X5R0J226M | 22 μF | 6.3 V | 1206 |
| Taiyo- Yuden | JMK316ABJ226KL-T | 22 μF | 6.3 V | 1206 |

Table 35. CBP Capacitor Suggestions

| Vendor | Part Number | Value | Voltage | Size |
|--------|---------------------|--------|---------|------|
| Murata | GRM155R70J104KA01 | 100 nF | 6.3 V | 0402 |
| TDK | C1005X7R1A104K050BB | 100 nF | 10 V | 0402 |

Table 36. VINx Capacitor Suggestions

| Vendor | Part Number | Value | Voltage | Size |
|--------|-------------------|-------|---------|------|
| Murata | GRM21BR61E106MA73 | 10 μF | 25 V | 0805 |
| TDK | C2012X5R1E106K | 10 μF | 25 V | 0805 |

PCB LAYOUT GUIDELINES




Figure 37. Reference Circuit Diagram




Figure 38. Reference PCB Floor Plan

POWER DISSIPATION AND THERMAL CONSIDERATIONS

CHARGER POWER DISSIPATION

When the ADP5063 charger operates at high ambient temperatures and at maximum current charging and loading conditions, the junction temperature can reach the maximum allowable operating limit of 125°C.

When the junction temperature exceeds 140°C, the ADP5063 turns off, allowing the device to cool down. When the die temperature falls below 110°C and the TSD 140°C fault bit in Register 0x0D is cleared by an I²C write, the ADP5063 resumes normal operation.

This section provides guidelines to calculate the power dissipated in the device to ensure that the ADP5063 operates below the maximum allowable junction temperature.

To determine the available power dissipation in different operating modes under various operating conditions, use Equation 1 through Equation 4:

$$P_D = P_{LDOFET} + P_{ISOFET} \tag{1}$$

where:

 P_{LDOFET} is the power dissipated in the input LDO FET. P_{ISOFET} is the power dissipated in the battery isolation FET.

Calculate the power dissipation in the LDO FET and the battery isolation FET using Equation 2 and Equation 3.

$$P_{LDOFET} = (V_{IN} - V_{ISO_Sx}) \times (I_{CHG} + I_{LOAD})$$
 (2)

$$P_{ISOFET} = (V_{ISO Sx} - V_{ISO Bx}) \times I_{CHG}$$
 (3)

where:

 V_{IN} is the input voltage at the VINx pins.

 V_{ISO_Sx} is the system voltage at the ISO_Sx pins.

 I_{CHG} is the battery charge current.

*I*_{LOAD} is the system load current from the ISO_Sx pins.

 V_{ISO_Bx} is the battery voltage at the ISO_Bx pins.

LDO Mode

The system regulation voltage is user-programmable from 4.3 V to 5.0 V. In LDO mode (charging disabled, EN_CHG = low), calculation of the total power dissipation is simplified, assuming that all current is drawn from the VINx pins and the battery is not shared with ISO_Sx.

$$P_D = (V_{IN} - V_{ISO_Sx}) \times I_{LOAD}$$

Charging Mode

In charging mode, the voltage at the ISO_Sx pins depends on the battery level. When the battery voltage is lower than $V_{\rm ISO_SFC}$ (typically 3.4 V), the voltage drop over the battery isolation FET is higher and the power dissipation must be calculated using

Equation 3. When the battery voltage level reaches $V_{\rm ISO_SFC}$, the power dissipation can be calculated using Equation 4.

$$P_{ISOFET} = R_{DSON_ISO} \times I_{CHG} \tag{4}$$

where:

 R_{DSON_ISO} is the on resistance of the battery isolation FET (typically 110 m Ω during charging). I_{CHG} is the battery charge current.

The thermal control loop of the ADP5063 automatically limits the charge current to maintain a die temperature below T_{LIM} (typically 115°C).

The most intuitive and practical way to calculate the power dissipation in the ADP5063 device is to measure the power dissipated at the input and all of the outputs. Perform the measurements at the worst-case conditions (voltages, currents, and temperature). The difference between input and output power is the power that is dissipated in the device.

JUNCTION TEMPERATURE

In cases where the board temperature, T_A , is known, the thermal resistance parameter, θ_{JA} , can be used to estimate the junction temperature rise. T_J is calculated from T_A and P_D using the formula

$$T_I = T_A + (P_D \times \theta_{IA}) \tag{5}$$

The typical θ_{JA} value for the 20-lead LFCSP is 35.6°C/W (see Table 5). A very important factor to consider is that θ_{JA} is based on a 4-layer, 4 in \times 3 in, 2.5 oz. copper board as per JEDEC standard, and real-world applications may use different sizes and layers. It is important to maximize the copper to remove the heat from the device. Copper exposed to air dissipates heat better than copper used in the inner layers.

If the case temperature can be measured, the junction temperature is calculated by

$$T_I = T_C + (P_D \times \theta_{IC}) \tag{6}$$

where T_C is the case temperature and θ_{JC} is the junction-to-case thermal resistance provided in Table 5.

The reliable operation of the charger can be achieved only if the estimated die junction temperature of the ADP5063 (Equation 5) is less than 125°C. Reliability and mean time between failures (MTBF) are greatly affected by increasing the junction temperature. Additional information about product reliability can be found in the *ADI Reliability Handbook* located at the following URL: http://www.analog.com/reliability_handbook.

FACTORY-PROGRAMMABLE OPTIONS CHARGER OPTIONS

Table 37 to Table 49 list the factory-programmable options of the ADP5063. In each of these tables, the selection column represents the default setting of Model ADP5063ACPZ-1-R7.

Table 37. Default Termination Voltage

| Option | Selection |
|--------------|--------------|
| 000 = 4.20 V | |
| 001 = 3.60 V | 001 = 3.60 V |
| 010 = 3.70 V | |
| 011 = 3.80 V | |
| 100 = 3.90 V | |
| 101 = 4.00 V | |
| 110 = 4.10 V | |
| 111 = 4.40 V | |

Table 38. Default Fast Charge Current

| Option | Selection |
|---------------|--------------|
| 000 = 500 mA | |
| 001 = 300 mA | |
| 010 = 550 mA | |
| 011 = 600 mA | |
| 100 = 750 mA | 100 = 750 mA |
| 101 = 900 mA | |
| 110 = 1300 mA | |
| 111 = 1300 mA | |

Table 39. Default End of Charge Current

| Option | Selection |
|----------------|---------------|
| 000 = 52.5 mA | 000 = 52.5 mA |
| 001 = 72.5 mA | |
| 010 = 12.5 mA | |
| 011 = 32.5 mA | |
| 100 = 142.5 mA | |
| 101 = 167.5 mA | |
| 110 = 92.5 mA | |
| 111 = 117.5 mA | |
| | |

Table 40. Default Trickle to Fast Charge Threshold

| Option | Selection |
|-------------|------------|
| 00 = 2.5 V | |
| 01 = 2.0 V | 01 = 2.0 V |
| 10 = 2.9 V | |
| 11 = 2.6 V | |

Table 41. Default System Voltage

| Option | Selection |
|------------------------|-------------|
| 000 = 4.3 V | 000 = 4.3 V |
| 001 = 4.4 V | |
| 010 = 4.5 V | |
| $011 = 4.6 \mathrm{V}$ | |
| 100 = 4.7 V | |
| $101 = 4.8 \mathrm{V}$ | |
| 110 = 4.9 V | |
| 111 = 5.0 V | |

Table 42. Thermistor Resistance

| Option | Selection |
|---------------------------|--------------------------|
| $0 = 10 \text{ k}\Omega$ | $0 = 10 \text{ k}\Omega$ |
| $1 = 100 \text{ k}\Omega$ | |

Table 43. Thermistor Beta Value

| Option | Selection |
|-------------|-------------|
| 0100 = 3150 | 0100 = 3150 |
| 0101 = 3350 | |
| 0110 = 3500 | |
| 0111 = 3650 | |
| 1000 = 3850 | |
| 1001 = 4000 | |
| 1010 = 4200 | |
| 1011 = 4400 | |
| | |

Table 44. DIS_IC1 Mode Select

| Option | Selection |
|---|---|
| 0 = DIC_IC1 mode select, VINx current = 280 μA, ISO_Bx can float, no leak to ISO_Bx 1 = DIC_IC1 mode select, VINx current = 110 μA, supply switch leaks from VINx to ISO_Bx | 0 = DIC_IC1 mode select, VINx current = 280 μA, ISO_Bx can float, no leak to ISO_Bx |

Table 45. Trickle or Fast Charge Timer Fault Operation

| Option | Selection |
|---|---|
| 0 = after timeout LDO off, charging off | |
| 1 = after timeout LDO mode active, charging off | 1 = after timeout LDO mode active, charging off |

I²C REGISTER DEFAULTS

Table 46. I²C Register Default Settings

| Bit Name | I ² C Register Address, Bit Location | Option | Selection |
|------------------|---|---|---|
| CHG_VLIM[1:0] | Address 0x03, Bits[1:0] | 0 = limit 3.2 V | 0 = limit 3.2 V |
| | | 1 = limit 3.7 V | |
| DIS_RCH | Address 0x05, Bit 7 | 0 = recharge enabled | 0 = recharge enabled |
| | | 1 = recharge disabled | |
| EN_WD | Address 0x06, Bit 2 | 0 = watchdog disabled | 0 = disabled |
| | | 1 = watchdog enabled | |
| DIS_IC1 | Address 0x07, Bit 6 | 0 = not activated | 0 = not activated |
| | | 1 = activated | |
| EN_CHG | Address 0x07, Bit 0 | 0 = charging disabled | 0 = charging disabled |
| | | 1 = charging enabled | |
| EN_JEITA | Address 0x08, Bit 7 | 0 = JEITA function disabled | 0 = JEITA function disabled |
| | | 1 = JEITA function enabled | |
| JEITA_SELECT | Address 0x08, Bit 6 | 0 = JEITA1 charging | 0 = JEITA1 charging |
| | | 1= JEITA2 charging | |
| EN_CHG_VLIM | Address 0x08, Bit 5 | 0 = limit disabled | 0 = limit disabled |
| | | 1 = limit enabled | |
| IDEAL_DIODE[1:0] | Address 0x08, Bits[4:3] | $00 = ideal \ diode \ operates \ when \ V_{ISO_Sx} < V_{ISO_Bx}$ | $00 = ideal \ diode \ operates$ when $V_{ISO_Sx} < V_{ISO_Bx}$ |
| | | 01 = ideal diode operates when $V_{ISO_Sx} < V_{ISO_Bx}$ and $V_{BAT_SNS} > V_{WEAK}$ | |
| | | 10 = ideal diode is disabled | |
| | | 11 = ideal diode is disabled | |

DIGITAL INPUT AND OUTPUT OPTIONS

Table 47. I²C Address 0x11, Bits[1:0], SYS_EN_SET Default

| Option | Selection (Default) |
|--|---------------------|
| 00 = SYS_EN is activated when LDO is active and system voltage is available. | 00 |
| 01 = SYS_EN is activated by ISO_Bx voltage; battery charging mode. | |
| $10 = SYS_EN$ is activated and the isolation FET is disabled when the battery drops below V_{WEAK}^{1} . | |
| 11 = SYS_EN is active in LDO mode when the charger is disabled. SYS_EN is active in charging mode when $V_{ISO_Bx} \ge V_{WEAK}$. | |

 $^{^{1}}$ This option is active when VINx = 0 V and the battery monitor is activated from Register 0x07, Bit D5 (EN_BMON).

DIG_IO1, DIG_IO2, and DIG_IO3 Options

Table 48. DIG_IO1 Polarity

| Option | Selection |
|---|-----------------|
| 0 = DIG_IO1 polarity, high active operation | 0 = high active |
| 1 = DIG_IO1 polarity, low active operation | |

Table 49. DIG_IOx Options

| Option | DIG_IO1 Function | DIG_IO2 Function | DIG_IO3 Function | Selection |
|--------|--|---|---------------------------|-----------|
| 0000 | I _{VINx} limit | Disable IC1 | Charging disable/enable | |
| | Low = 100 mA | Low = not activated | Low = charging disable | |
| | High = 500 mA | High = activated | High = charging enabled | |
| 0010 | I _{VINx} limit | I _{VINx} limit | Disable IC1 | |
| | Low = 100 mA | Not applicable | Low = not activated | |
| | High = 500 mA | High = I _{VINx} limit at 1500 mA | High = activated | |
| 0011 | I _{VINx} limit | I _{VINx} limit | Fast charge current | |
| | Low = 100 mA | Not applicable | Low = ICHG[4:0] | |
| | High = 500 mA | High = I _{VINx} limit at 1500 mA | $High = ICHG[4:0] \div 2$ | |
| 0100 | I _{VINx} limit | I _{VINx} limit | LDO | |
| | Low = 100 mA | Not applicable | Low = LDO active | |
| | High = 500 mA | High = I _{VIN} limit at 1500 mA | High = LDO disabled | |
| 0101 | I _{VINx} limit | l _{vinx} limit | Charging | 0101 |
| | Low = 100 mA | Not applicable | Low = charging disabled | |
| | High = 500 mA | High = I _{VINx} limit at 1500 mA | High = charging enabled | |
| 0110 | l _{vinx} limit | Recharge | Charging | |
| | Low = 100 mA | Not applicable | Low = charging disabled | |
| | High = 500 mA | High = disable recharge | High = charging enabled | |
| 0111 | Charging | Disable IC1 | Recharge | |
| | Low = charging disabled | Low = not activated | Not applicable | |
| | High = charging enabled | High = activated | High = disable recharge | |
| 1000 | l _{VINx} limit | l _{VINx} limit | Interrupt output | |
| | Low = 100 mA | Not applicable | Not applicable | |
| | High = 500 mA | High = I_{VINx} limit 1500 mA | Not applicable | |
| 1001 | I _{VINx} limit | Charging | Interrupt output | |
| 1001 | Low = 100 mA | Low = charging disabled | Not applicable | |
| | High = 500 mA | High = charging enabled | Not applicable | |
| 1010 | l _{VINx} limit | Disable IC1 | Interrupt output | |
| 1010 | Low = 100 mA | Low = not activated | Not applicable | |
| | High = 500 mA | High = activated | Not applicable | |
| 1011 | l _{VINx} limit | Recharge | Interrupt output | + |
| 1011 | Low = 100 mA | Not applicable | Not applicable | |
| | High = 500 mA | High = disable recharge | Not applicable | |
| 1100 | l _{VINx} limit | | | + |
| 1100 | | Fast charge current | Interrupt output | |
| | Low = 100 mA High = 500 mA | Low = ICHG High = ICHG[4:0] ÷ 2 | Not applicable | |
| 1101 | - | LDO | Not applicable | |
| 1101 | I _{VINx} limit | | Interrupt output | |
| | Low = 100 mA | Low = LDO disabled | Not applicable | |
| 1110 | High = 500 mA | High = LDO disabled | Not applicable | |
| 1110 | l _{VINx} limit | Charging | Interrupt output | |
| | Not applicable | Low = charging disabled | Not applicable | |
| | High = I _{VINx} limit 1500 mA | High = charging enabled | Not applicable | |
| 1111 | Disable IC1 | Charging | Interrupt output | |
| | Low = not activated | Low = charging disabled | Not applicable | |
| | High = activated | High = charging enabled | Not applicable | |

PACKAGING AND ORDERING INFORMATION

OUTLINE DIMENSIONS




Figure 39. 20-Lead Lead Frame Chip Scale Package [LFCSP_WQ] 4 mm × 4 mm Body, Very Very Thin Quad (CP-20-8) Dimensions shown in millimeters

ORDERING GUIDE

| Model 1, 2 | Temperature Range (Junction) | Package Description | Package Option |
|------------------|------------------------------|--|----------------|
| ADP5063ACPZ-1-R7 | −40°C to +125°C | 20-Lead Lead Frame Chip Scale Package [LFCSP_WQ] | CP-20-8 |
| ADP5063CP-EVALZ | | Evaluation Board | |

¹ Z = RoHS Compliant Part.

² For additional factory-programmable options, contact an Analog Devices, Inc., local sales or distribution representative.

NOTES

I²C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

ADP5063ACPZ-1-R7 ADP5063CP-EVALZ