

www.vishay.com


Vishay Siliconix

COMPLIANT HALOGEN

FREE

### **D Series Power MOSFET**

PRODUCT SUMMARY					
V <sub>DS</sub> (V) at T <sub>J</sub> max.	550				
R <sub>DS(on)</sub> max. at 25 °C (Ω)	V <sub>GS</sub> = 10 V 0.25				
Q <sub>g</sub> max. (nC)	170				
Q <sub>gs</sub> (nC)	14				
Q <sub>gd</sub> (nC)	28				
Configuration	Single				



#### **FEATURES**

- Optimal Design
  - Low Area Specific On-Resistance
  - Low Input Capacitance (Ciss)
  - Reduced Capacitive Switching Losses
  - High Body Diode Ruggedness
  - Avalanche Energy Rated (UIS)
- Optimal Efficiency and Operation
  - Low Cost
  - Simple Gate Drive Circuitry
  - Low Figure-of-Merit (FOM): Ron x Qa
  - Fast Switching
- Material categorization: For definitions of compliance please see <a href="https://www.vishay.com/doc?99912"><u>www.vishay.com/doc?99912</u></a>

#### Note

\* Lead (Pb)-containing terminations are not RoHS-compliant. Exemptions may apply.

#### **APPLICATIONS**

- Consumer Electronics
  - Displays (LCD or Plasma TV)
- Server and Telecom Power Supplies
  - SMPS
- Industrial
  - Welding
  - Induction Heating
  - Motor Drives
- · Battery Chargers
- SMPS
  - Power Factor Correction (PFC)

ORDERING INFORMATION			
Package	TO-247AC		
Lead (Pb)-free	IRFP460BPbF		
Lead (Pb)-free and Halogen-free	SiHG460B-GE3		

<b>ABSOLUTE MAXIMUM RATINGS</b> (T <sub>C</sub> = 25 °C, unless otherwise noted)					
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			V <sub>DS</sub>	500	
Gate-Source Voltage			V	± 20	V
Gate-Source Voltage AC (f > 1 Hz)			$V_{GS}$	30	
Continuous Drain Current (T,I = 150 °C)	V <sub>2</sub> at 10 V	= 25 °C		20	
Continuous Drain Current (1) = 150 °C)	$V_{GS}$ at 10 V $T_{C} = 25 ^{\circ}C$ $T_{C} = 100 ^{\circ}C$	I <sub>D</sub>	13	Α	
Pulsed Drain Current <sup>a</sup>			I <sub>DM</sub>	62	
Linear Derating Factor				2.2	W/°C
Single Pulse Avalanche Energy <sup>b</sup>			E <sub>AS</sub>	281	mJ
Maximum Power Dissipation			$P_{D}$	278	W
Operating Junction and Storage Temperature Range			$T_J, T_{stg}$	- 55 to + 150	°C
Drain-Source Voltage Slope	T <sub>J</sub> = 125 °C		dV/dt	24	V/ns
Reverse Diode dV/dt <sup>d</sup>			uv/ut	0.36	V/IIS
Soldering Recommendations (Peak Temperature) for 10 s				300°	°C

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature.
- b.  $V_{DD}$  = 50 V, starting  $T_J$  = 25 °C, L = 10 mH,  $R_g$  = 25  $\Omega$ ,  $I_{AS}$  = 7.5 A.
- c. 1.6 mm from case.
- d.  $I_{SD} \le I_D$ , starting  $T_J = 25$  °C.



Vishay Siliconix

THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	40	°C/W	
Maximum Junction-to-Case (Drain)	$R_{thJC}$	-	0.45	C/VV	

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static					L		ı
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$		500	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	to 25 °C, I <sub>D</sub> = 250 μA	-	0.56	-	V/°C
Gate-Source Threshold Voltage (N)	V <sub>GS(th)</sub>	V <sub>DS</sub> =	= V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2	-	4	V
Gate-Source Leakage	I <sub>GSS</sub>		V <sub>GS</sub> = ± 20 V	-	-	± 100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>		= 500 V, V <sub>GS</sub> = 0 V V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	-	1 10	μA
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V		-	0.2	0.25	Ω
Forward Transconductance	9fs		= 50 V, I <sub>D</sub> = 10 A	-	12	-	S
Dynamic					L		ı
Input Capacitance	C <sub>iss</sub>		$V_{GS} = 0 V$ ,	-	3094	-	-
Output Capacitance	C <sub>oss</sub>	1	$V_{DS} = 100 \text{ V},$	-	152	-	
Reverse Transfer Capacitance	C <sub>rss</sub>	1	f = 1 MHz	-	13	-	
Effective output capacitance, energy related <sup>a</sup>	C <sub>o(er)</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 0 V to 400 V		-	131	-	pF
Effective output capacitance, time related <sup>b</sup>	C <sub>o(tr)</sub>			-	189	-	
Total Gate Charge	Qg	V <sub>GS</sub> = 10 V		-	85	170	
Gate-Source Charge	Q <sub>gs</sub>			-	14	-	nC
Gate-Drain Charge	Q <sub>gd</sub>				28	-	
Turn-On Delay Time	t <sub>d(on)</sub>			-	24	50	
Rise Time	t <sub>r</sub>	$V_{DD} = 400 \text{ V}, I_{D} = 10 \text{ A}, V_{GS} = 10 \text{ V}, R_{g} = 9.1 \Omega$		-	31	62	ns
Turn-Off Delay Time	t <sub>d(off)</sub>			-	117	176	
Fall Time	t <sub>f</sub>			-	56	112	
Gate Input Resistance	$R_{g}$	f = 1 MHz, open drain		-	1.8	-	Ω
<b>Drain-Source Body Diode Characteristic</b>	s						
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	20	_
Pulsed Diode Forward Current	I <sub>SM</sub>			-	-	80	A
Diode Forward Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C, I <sub>S</sub> = 10 A, V <sub>GS</sub> = 0 V		-	-	1.2	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25 °C, I <sub>F</sub> = I <sub>S</sub> = 10 A, dI/dt = 100 A/μs, V <sub>R</sub> = 20 V		-	437	-	ns
Reverse Recovery Charge	Q <sub>rr</sub>			-	5.9	-	μC
Reverse Recovery Current	I <sub>RRM</sub>			-	25	-	Α

### Notes

- a.  $C_{oss(er)}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DS}$ .
- b.  $C_{oss(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DS}$ .



### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage






Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10 - Temperature vs. Drain-to-Source Voltage




Fig. 11 - Normalized Thermal Transient Impedance, Junction-to-Case






Fig. 12 - Switching Time Test Circuit




Fig. 13 - Switching Time Waveforms




Fig. 14 - Unclamped Inductive Test Circuit




Fig. 15 - Unclamped Inductive Waveforms




Fig. 16 - Basic Gate Charge Waveform





Fig. 17 - Gate Charge Test Circuit



#### Peak Diode Recovery dV/dt Test Circuit







Fig. 18 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?91502">www.vishay.com/ppg?91502</a>.



# **TO-247AC (High Voltage)**



	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
Α	4.58	5.31	0.180	0.209
A1	2.21	2.59	0.087	0.102
A2	1.17	2.49	0.046	0.098
b	0.99	1.40	0.039	0.055
b1	0.99	1.35	0.039	0.053
b2	1.53	2.39	0.060	0.094
b3	1.65	2.37	0.065	0.093
b4	2.42	3.43	0.095	0.135
b5	2.59	3.38	0.102	0.133
С	0.38	0.86	0.015	0.034
c1	0.38	0.76	0.015	0.030
D	19.71	20.82	0.776	0.820
D1	13.08	-	0.515	-

	MILLIMETERS		INC	HES	
DIM.	MIN.	MAX.	MIN.	MAX.	
D2	0.51	1.30	0.020	0.051	
E	15.29	15.87	0.602	0.625	
E1	13.72	ı	0.540	ı	
е	5.46	BSC	0.215 BSC		
Øk	0.2	0.254		0.010	
L	14.20	16.25	0.559	0.640	
L1	3.71	4.29	0.146	0.169	
N	7.62	7.62 BSC		0.300 BSC	
ØΡ	3.51	3.66	0.138	0.144	
Ø P1	-	7.39	-	0.291	
Q	5.31	5.69	0.209	0.224	
R	4.52	5.49	0.178	0.216	
S	5.51 BSC		0.217 BSC		
0.217 800					

ECN: X13-0103-Rev. D, 01-Jul-13

DWG: 5971

#### **Notes**

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Contour of slot optional.
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body.
- 4. Thermal pad contour optional with dimensions D1 and E1.
  5. Lead finish uncontrolled in L1.
- 6. Ø P to have a maximum draft angle of 1.5 to the top of the part with a maximum hole diameter of 3.91 mm (0.154").
- 7. Outline conforms to JEDEC outline TO-247 with exception of dimension c.
- 8. Xian and Mingxin actually photo.





## **Legal Disclaimer Notice**

Vishay

### **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# **Material Category Policy**

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000