ARM ${ }^{\circledR}$-based 32-bit MCU, 150DMIPs, up to 1 MB Flash/128+4KB RAM, crypto, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces \& camera

Datasheet - production data

## Features

- Core: ARM ${ }^{\circledR} 32$-bit Cortex ${ }^{\circledR}$-M3 CPU ( 120 MHz max) with Adaptive real-time accelerator (ART Accelerator ${ }^{T M}$ ) allowing 0-wait state execution performance from Flash memory, MPU,
150 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1)
- Memories
- Up to 1 Mbyte of Flash memory
- 512 bytes of OTP memory
- Up to $128+4$ Kbytes of SRAM
- Flexible static memory controller that supports Compact Flash, SRAM, PSRAM, NOR and NAND memories
- LCD parallel interface, 8080/6800 modes
- Clock, reset and supply management
- From 1.8 to 3.6 V application supply $+\mathrm{I} / \mathrm{Os}$
- POR, PDR, PVD and BOR
- 4 to 26 MHz crystal oscillator
- Internal 16 MHz factory-trimmed RC
- 32 kHz oscillator for RTC with calibration
- Internal 32 kHz RC with calibration
- Low-power modes
- Sleep, Stop and Standby modes
- $V_{\text {BAT }}$ supply for RTC, $20 \times 32$ bit backup registers, and optional 4 Kbytes backup SRAM
- $3 \times 12$-bit, $0.5 \mu \mathrm{~s}$ ADCs with up to 24 channels and up to 6 MSPS in triple interleaved mode
- $2 \times 12$-bit D/A converters
- General-purpose DMA: 16-stream controller with centralized FIFOs and burst support
- Up to 17 timers
- Up to twelve 16-bit and two 32-bit timers, up to 120 MHz , each with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
- Debug mode: Serial wire debug (SWD), JTAG, and Cortex ${ }^{\circledR}$-M3 Embedded Trace Macrocell ${ }^{\text {TM }}$

- Up to 140 I/O ports with interrupt capability:
- Up to 136 fast I/Os up to 60 MHz
- Up to 1385 V-tolerant I/Os
- Up to 15 communication interfaces
- Up to three $\mathrm{I}^{2} \mathrm{C}$ interfaces (SMBus/PMBus)
- Up to four USARTs and two UARTs (7.5 Mbit/s, ISO 7816 interface, LIN, IrDA, modem control)
- Up to three SPIs (30 Mbit/s), two with muxed $I^{2}$ S to achieve audio class accuracy via audio PLL or external PLL
- $2 \times$ CAN interfaces (2.0B Active)
- SDIO interface
- Advanced connectivity
- USB 2.0 full-speed device/host/OTG controller with on-chip PHY
- USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI
- 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII
- 8- to 14-bit parallel camera interface (48 Mbyte/s max.)
- Cryptographic acceleration
- Hardware acceleration for AES 128, 192, 256, Triple DES, HASH (MD5, SHA-1)
- Analog true random number generator
- CRC calculation unit
- 96-bit unique ID

Table 1. Device summary

| Reference | Part numbers |
| :---: | :---: |
| STM32F215xx | STM32F215RG, STM32F215VG, STM32F215ZG |
|  | STM32F215RE, STM32F215VE, STM32F215ZE |
| STM32F217xx | STM32F217VG, STM32F217IG, STM32F217ZG |
|  | STM32F217VE, STM32F217IE, STM32F217ZE |

## Contents

1 Introduction ..... 13
2 Description ..... 14
2.1 Full compatibility throughout the family ..... 17
3 Functional overview ..... 20
3.1 ARM $^{\circledR}$ Cortex $^{\circledR}$-M3 core with embedded Flash and SRAM ..... 20
3.2 Adaptive real-time memory accelerator (ART Accelerator ${ }^{\text {TM }}$ ) ..... 20
3.3 Memory protection unit ..... 20
3.4 Embedded Flash memory ..... 21
3.5 CRC (cyclic redundancy check) calculation unit ..... 21
3.6 Embedded SRAM ..... 21
3.7 Multi-AHB bus matrix ..... 21
3.8 DMA controller (DMA) ..... 22
3.9 Flexible static memory controller (FSMC) ..... 23
3.10 Nested vectored interrupt controller (NVIC) ..... 23
3.11 External interrupt/event controller (EXTI) ..... 24
3.12 Clocks and startup ..... 24
3.13 Boot modes ..... 24
3.14 Power supply schemes ..... 25
3.15 Power supply supervisor ..... 25
3.16 Voltage regulator ..... 25
3.16.1 Regulator ON ..... 25
3.16.2 Regulator OFF ..... 26
3.16.3 Regulator ON/OFF and internal reset ON/OFF availability ..... 28
3.17 Real-time clock (RTC), backup SRAM and backup registers ..... 29
3.18 Low-power modes ..... 29
$3.19 \mathrm{~V}_{\text {BAT }}$ operation ..... 30
3.20 Timers and watchdogs ..... 30
3.20.1 Advanced-control timers (TIM1, TIM8) ..... 31
3.20.2 General-purpose timers (TIMx) ..... 32
3.20.3 Basic timers TIM6 and TIM7 ..... 32
3.20.4 Independent watchdog ..... 32
3.20.5 Window watchdog ..... 33
3.20.6 SysTick timer ..... 33
3.21 Inter-integrated circuit interface $\left(\mathrm{I}^{2} \mathrm{C}\right)$ ..... 33
3.22 Universal synchronous/asynchronous receiver transmitters (UARTs/USARTs) ..... 33
3.23 Serial peripheral interface (SPI) ..... 34
3.24 Inter-integrated sound $\left(I^{2} S\right)$ ..... 34
3.25 SDIO ..... 34
3.26 Ethernet MAC interface with dedicated DMA and IEEE 1588 support ..... 35
3.27 Controller area network (CAN) ..... 35
3.28 Universal serial bus on-the-go full-speed (OTG_FS) ..... 36
3.29 Universal serial bus on-the-go high-speed (OTG_HS) ..... 36
3.30 Audio PLL (PLLI2S) ..... 37
3.31 Digital camera interface (DCMI) ..... 37
3.31.1 Cryptographic acceleration ..... 38
3.32 True random number generator (RNG) ..... 38
3.33 GPIOs (general-purpose inputs/outputs) ..... 38
3.34 ADCs (analog-to-digital converters) ..... 38
3.35 DAC (digital-to-analog converter) ..... 39
3.36 Temperature sensor ..... 39
3.37 Serial wire JTAG debug port (SWJ-DP) ..... 39
3.38 Embedded Trace Macrocell ${ }^{\text {TM }}$ ..... 40
4 Pinouts and pin description ..... 41
5 Memory mapping ..... 66
6 Electrical characteristics ..... 68
6.1 Parameter conditions ..... 68
6.1.1 Minimum and maximum values ..... 68
6.1.2 Typical values ..... 68
6.1.3 Typical curves ..... 68
6.1.4 Loading capacitor ..... 68
6.1.5 Pin input voltage ..... 68
6.1.6 Power supply scheme ..... 69
6.1.7 Current consumption measurement ..... 70
6.2 Absolute maximum ratings ..... 70
6.3 Operating conditions ..... 71
6.3.1 General operating conditions ..... 71
6.3.2 VCAP1/VCAP2 external capacitor ..... 74
6.3.3 Operating conditions at power-up / power-down (regulator ON) ..... 75
6.3.4 Operating conditions at power-up / power-down (regulator OFF) ..... 75
6.3.5 Embedded reset and power control block characteristics ..... 76
6.3.6 Supply current characteristics ..... 77
6.3.7 Wakeup time from low-power mode ..... 88
6.3.8 External clock source characteristics ..... 89
6.3.9 Internal clock source characteristics ..... 92
6.3.10 PLL characteristics ..... 94
6.3.11 PLL spread spectrum clock generation (SSCG) characteristics ..... 97
6.3.12 Memory characteristics ..... 98
6.3.13 EMC characteristics ..... 100
6.3.14 Absolute maximum ratings (electrical sensitivity) ..... 102
6.3.15 I/O current injection characteristics ..... 103
6.3.16 I/O port characteristics ..... 104
6.3.17 NRST pin characteristics ..... 109
6.3.18 TIM timer characteristics ..... 110
6.3.19 Communications interfaces ..... 111
6.3.20 12-bit ADC characteristics ..... 124
6.3.21 DAC electrical characteristics ..... 128
6.3.22 Temperature sensor characteristics ..... 130
6.3.23 $V_{\text {BAT }}$ monitoring characteristics ..... 131
6.3.24 Embedded reference voltage ..... 131
6.3.25 FSMC characteristics ..... 131
6.3.26 Camera interface (DCMI) timing specifications ..... 149
6.3.27 SD/SDIO MMC card host interface (SDIO) characteristics ..... 149
6.3.28 RTC characteristics ..... 150
7 Package information ..... 151
7.1 LQFP64 package information ..... 151
7.2 LQFP100 package information ..... 153
7.3 LQFP144 package information ..... 156
5 DocID17050 Rev 13 ..... 5/180
7.4 LQFP176 package information ..... 160
7.5 UFBGA176+25 package information ..... 163
7.6 Thermal characteristics ..... 166
8 Ordering information ..... 167
9 Revision history ..... 168

## List of tables

Table 1. Device summary ..... 2
Table 2. STM32F215xx and STM32F217xx: features and peripheral counts. ..... 15
Table 3. Regulator ON/OFF and internal reset ON/OFF availability. ..... 28
Table 4. Timer feature comparison. ..... 30
Table 5. USART feature comparison ..... 34
Table 6. Legend/abbreviations used in the pinout table ..... 45
Table 7. STM32F21x pin and ball definitions ..... 46
Table 8. FSMC pin definition ..... 57
Table 9. Alternate function mapping ..... 60
Table 10. Voltage characteristics ..... 70
Table 11. Current characteristics ..... 71
Table 12. Thermal characteristics ..... 71
Table 13. General operating conditions ..... 71
Table 14. Limitations depending on the operating power supply range ..... 73
Table 15. VCAP1/VCAP2 operating conditions ..... 74
Table 16. Operating conditions at power-up / power-down (regulator ON) ..... 75
Table 17. Operating conditions at power-up / power-down (regulator OFF). ..... 75
Table 18. Embedded reset and power control block characteristics. ..... 76
Table 19. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled) or RAM ..... 78
Table 20. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled). ..... 79
Table 21. Typical and maximum current consumption in Sleep mode ..... 82
Table 22. Typical and maximum current consumptions in Stop mode ..... 84
Table 23. Typical and maximum current consumptions in Standby mode ..... 85
Table 24. Typical and maximum current consumptions in $\mathrm{V}_{\mathrm{BAT}}$ mode. ..... 85
Table 25. Peripheral current consumption ..... 86
Table 26. Low-power mode wakeup timings ..... 88
Table 27. High-speed external user clock characteristics. ..... 89
Table 28. Low-speed external user clock characteristics ..... 89
Table 29. HSE 4-26 MHz oscillator characteristics ..... 91
Table 30. LSE oscillator characteristics ( $\mathrm{f}_{\mathrm{LSE}}=32.768 \mathrm{kHz}$ ) ..... 92
Table 31. HSI oscillator characteristics ..... 92
Table 32. LSI oscillator characteristics ..... 93
Table 33. Main PLL characteristics. ..... 94
Table 34. PLLI2S (audio PLL) characteristics ..... 95
Table 35. SSCG parameters constraint ..... 97
Table 36. Flash memory characteristics ..... 99
Table 37. Flash memory programming. ..... 99
Table 38. Flash memory programming with $\mathrm{V}_{\mathrm{PP}}$ ..... 100
Table 39. Flash memory endurance and data retention ..... 100
Table 40. EMS characteristics ..... 101
Table 41. EMI characteristics ..... 102
Table 42. ESD absolute maximum ratings ..... 102
Table 43. Electrical sensitivities ..... 103
Table 44. I/O current injection susceptibility ..... 103
Table 45. I/O static characteristics ..... 104
Table 46. Output voltage characteristics ..... 107
Table 47. I/O AC characteristics ..... 107
Table 48. NRST pin characteristics ..... 109
Table 49. Characteristics of TIMx connected to the APB1 domain ..... 110
Table 50. Characteristics of TIMx connected to the APB2 domain ..... 111
Table 51. $\mathrm{I}^{2} \mathrm{C}$ characteristics. ..... 112
Table 52. $\quad \mathrm{SCL}$ frequency ( $\mathrm{f}_{\mathrm{PCLK} 1}=30 \mathrm{MHz} ., \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ ) ..... 113
Table 53. SPI characteristics ..... 114
Table 54. $\quad \mathrm{I}^{2} \mathrm{~S}$ characteristics ..... 117
Table 55. USB OTG FS startup time ..... 119
Table 56. USB OTG FS DC electrical characteristics. ..... 119
Table 57. USB OTG FS electrical characteristics ..... 120
Table 58. USB HS DC electrical characteristics ..... 120
Table 59. Clock timing parameters ..... 120
Table 60. ULPI timing ..... 121
Table 61. Ethernet DC electrical characteristics ..... 121
Table 62. Dynamics characteristics: Ethernet MAC signals for SMI. ..... 122
Table 63. Dynamics characteristics: Ethernet MAC signals for RMII ..... 122
Table 64. Dynamics characteristics: Ethernet MAC signals for MII ..... 123
Table 65. ADC characteristics ..... 124
Table 66. ADC accuracy ..... 125
Table 67. DAC characteristics ..... 128
Table 68. Temperature sensor characteristics ..... 130
Table 69. $V_{B A T}$ monitoring characteristics ..... 131
Table 70. Embedded internal reference voltage ..... 131
Table 71. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings ..... 132
Table 72. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings ..... 133
Table 73. Asynchronous multiplexed PSRAM/NOR read timings. ..... 134
Table 74. Asynchronous multiplexed PSRAM/NOR write timings ..... 135
Table 75. Synchronous multiplexed NOR/PSRAM read timings ..... 137
Table 76. Synchronous multiplexed PSRAM write timings. ..... 138
Table 77. Synchronous non-multiplexed NOR/PSRAM read timings ..... 139
Table 78. Synchronous non-multiplexed PSRAM write timings ..... 140
Table 79. Switching characteristics for PC Card/CF read and write cycles in attribute/common space ..... 145
Table 80. Switching characteristics for PC Card/CF read and write cycles in I/O space ..... 146
Table 81. Switching characteristics for NAND Flash read cycles ..... 148
Table 82. Switching characteristics for NAND Flash write cycles ..... 149
Table 83. DCMI characteristics ..... 149
Table 84. SD/MMC characteristics ..... 150
Table 85. RTC characteristics ..... 150
Table 86. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package mechanical data ..... 151
Table 87. LQPF100-100-pin, $14 \times 14 \mathrm{~mm}$ low-profile quad flat package mechanical data ..... 153
Table 88. LQFP144-144-pin, $20 \times 20 \mathrm{~mm}$ low-profile quad flat package mechanical data ..... 157
Table 89. LQFP176-176-pin, $24 \times 24 \mathrm{~mm}$ low profile quad flat package mechanical data ..... 160
Table 90. UFBGA176+25, - 201-ball, $10 \times 10 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch, ultra fine pitch ball grid array package mechanical data. ..... 163
Table 91. UFBGA176+25 recommended PCB design rules ( 0.65 mm pitch BGA) ..... 164
Table 92. Package thermal characteristics. ..... 166
Table 93. Ordering information scheme ..... 167
Table 94. Document revision history ..... 168

## List of figures

Figure 1. Compatible board design between STM32F10x and STM32F2xx for LQFP64 package ..... 17
Figure 2. Compatible board design between STM32F10x and STM32F2xx for LQFP100 package ..... 18
Figure 3. Compatible board design between STM32F10x and STM32F2xx for LQFP144 package ..... 18
Figure 4. STM32F21x block diagram ..... 19
Figure 5. Multi-AHB matrix ..... 22
Figure 6. Regulator OFF/internal reset ON ..... 27
Figure 7. Startup in regulator OFF: slow $\mathrm{V}_{\mathrm{DD}}$ slope, power-down reset risen after $\mathrm{V}_{\mathrm{CAP}} 1 / \mathrm{V}_{\mathrm{CAP}}$ 2 stabilization ..... 28
Figure 8. Startup in regulator OFF: fast $\mathrm{V}_{\mathrm{DD}}$ slope power-down reset risen before $\mathrm{V}_{\mathrm{CAP}} 1 / \mathrm{V}_{\mathrm{CAP}}$ 2 stabilization ..... 28
Figure 9. STM32F21x LQFP64 pinout ..... 41
Figure 10. STM32F21x LQFP100 pinout ..... 42
Figure 11. STM32F21x LQFP144 pinout ..... 43
Figure 12. STM32F21x LQFP176 pinout ..... 44
Figure 13. STM32F21x UFBGA176 ballout ..... 45
Figure 14. Memory map ..... 67
Figure 15. Pin loading conditions ..... 68
Figure 16. Pin input voltage ..... 68
Figure 17. Power supply scheme ..... 69
Figure 18. Current consumption measurement scheme ..... 70
Figure 19. Number of wait states versus $\mathrm{f}_{\mathrm{CPU}}$ and $\mathrm{V}_{\mathrm{DD}}$ range ..... 74
Figure 20. External capacitor $\mathrm{C}_{\mathrm{EXT}}$ ..... 74
Figure 21. Typical current consumption vs. temperature, Run mode, code with data processing running from RAM, and peripherals ON ..... 80
Figure 22. Typical current consumption vs. temperature, Run mode, code with data processing running from RAM, and peripherals OFF ..... 80
Figure 23. Typical current consumption vs. temperature, Run mode, code with data processing running from Flash, ART accelerator OFF, peripherals ON ..... 81
Figure 24. Typical current consumption vs. temperature, Run mode, code with data processing running from Flash, ART accelerator OFF, peripherals OFF ..... 81
Figure 25. Typical current consumption vs. temperature in Sleep mode, peripherals ON ..... 83
Figure 26. Typical current consumption vs. temperature in Sleep mode, peripherals OFF ..... 83
Figure 27. Typical current consumption vs. temperature in Stop mode ..... 84
Figure 28. High-speed external clock source AC timing diagram ..... 90
Figure 29. Low-speed external clock source AC timing diagram ..... 90
Figure 30. Typical application with an 8 MHz crystal ..... 91
Figure 31. Typical application with a 32.768 kHz crystal ..... 92
Figure 32. $\quad \mathrm{ACC}_{\mathrm{HSI}}$ versus temperature ..... 93
Figure 33. $\quad$ ACC LSI versus temperature ..... 94
Figure 34. PLL output clock waveforms in center spread mode ..... 98
Figure 35. PLL output clock waveforms in down spread mode ..... 98
Figure 36. FT I/O input characteristics ..... 106
Figure 37. I/O AC characteristics definition ..... 109
Figure 38. Recommended NRST pin protection ..... 109
Figure 39. $\mathrm{I}^{2} \mathrm{C}$ bus AC waveforms and measurement circuit ..... 113
Figure 40. SPI timing diagram - slave mode and $\mathrm{CPHA}=0$ ..... 115
Figure 41. SPI timing diagram - slave mode and CPHA $=1$ ..... 115
Figure 42. SPI timing diagram - master mode ..... 116
Figure 43. $I^{2} \mathrm{~S}$ slave timing diagram (Philips protocol) ${ }^{(1)}$ ..... 118
Figure 44. $I^{2} S$ master timing diagram (Philips protocol) ${ }^{(1)}$ ..... 118
Figure 45. USB OTG FS timings: definition of data signal rise and fall time ..... 120
Figure 46. ULPI timing diagram ..... 121
Figure 47. Ethernet SMI timing diagram ..... 122
Figure 48. Ethernet RMII timing diagram ..... 122
Figure 49. Ethernet MII timing diagram ..... 123
Figure 50. ADC accuracy characteristics ..... 126
Figure 51. Typical connection diagram using the ADC ..... 126
Figure 52. Power supply and reference decoupling ( $\mathrm{V}_{\text {REF+ }}$ not connected to $\mathrm{V}_{\text {DDA }}$ ) ..... 127
Figure 53. Power supply and reference decoupling ( $\mathrm{V}_{\text {REF }+}$ connected to $\mathrm{V}_{\text {DDA }}$ ). ..... 128
Figure 54. 12-bit buffered/non-buffered DAC ..... 130
Figure 55. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms ..... 132
Figure 56. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms ..... 133
Figure 57. Asynchronous multiplexed PSRAM/NOR read waveforms. ..... 134
Figure 58. Asynchronous multiplexed PSRAM/NOR write waveforms ..... 135
Figure 59. Synchronous multiplexed NOR/PSRAM read timings ..... 137
Figure 60. Synchronous multiplexed PSRAM write timings ..... 138
Figure 61. Synchronous non-multiplexed NOR/PSRAM read timings ..... 139
Figure 62. Synchronous non-multiplexed PSRAM write timings ..... 140
Figure 63. PC Card/CompactFlash controller waveforms for common memory read access ..... 142
Figure 64. PC Card/CompactFlash controller waveforms for common memory write access ..... 142
Figure 65. PC Card/CompactFlash controller waveforms for attribute memory read access ..... 143
Figure 66. PC Card/CompactFlash controller waveforms for attribute memory write access ..... 144
Figure 67. PC Card/CompactFlash controller waveforms for I/O space read access ..... 144
Figure 68. PC Card/CompactFlash controller waveforms for I/O space write access ..... 145
Figure 69. NAND controller waveforms for read access ..... 147
Figure 70. NAND controller waveforms for write access ..... 147
Figure 71. NAND controller waveforms for common memory read access ..... 148
Figure 72. NAND controller waveforms for common memory write access ..... 148
Figure 73. SDIO high-speed mode ..... 149
Figure 74. SD default mode ..... 150
Figure 75. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package outline ..... 151
Figure 76. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package recommended footprint. ..... 152
Figure 77. LQFP100-100-pin, $14 \times 14 \mathrm{~mm}$ low-profile quad flat package outline ..... 153
Figure 78. LQFP100-100-pin, $14 \times 14 \mathrm{~mm}$ low-profile quad flat recommended footprint ..... 154
Figure 79. LQFP100 marking (package top view) ..... 155
Figure 80. LQFP144-144-pin, $20 \times 20 \mathrm{~mm}$ low-profile quad flat package outline ..... 156
Figure 81. LQFP144-144-pin,20 x 20 mm low-profile quad flat package recommended footprint. ..... 158
Figure 82. LQFP144 marking (package top view) ..... 159
Figure 83. LQFP176-176-pin, $24 \times 24 \mathrm{~mm}$ low profile quad flat package outline ..... 160
Figure 84. LQFP176-176-pin, $24 \times 24 \mathrm{~mm}$ low profile quad flat package recommended footprint. ..... 162
Figure 85. UFBGA176+25-201-ball, $10 \times 10 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch,
ultra fine pitch ball grid array package outline ..... 163
Figure 86. UFBGA176+25-201-ball, $10 \times 10 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch, ultra fine pitch ball grid array package recommended footprint ..... 164
Figure 87. UFBGA176+25 marking (package top view) ..... 165

## 1 Introduction

This datasheet provides the description of the STM32F215xx and STM32F217xx lines of microcontrollers. For more details on the whole STMicroelectronics STM32 family, refer to Section 2.1: Full compatibility throughout the family.

The STM32F215xx and STM32F217xx datasheet should be read in conjunction with the STM32F20x/STM32F21x reference manual. They will be referred to as STM32F21x devices throughout the document.

For information on programming, erasing and protection of the internal Flash memory, refer to the STM32F20x/STM32F21x Flash programming manual (PM0059).

The reference and Flash programming manuals are both available from the STMicroelectronics website www.st.com.
For information on the Cortex ${ }^{\circledR}-\mathrm{M} 3$ core refer to the Cortex ${ }^{\circledR}$ - M 3 Technical Reference Manual, available from the www.arm.com website.

## 2 Description

The STM32F21x family is based on the high-performance ARM ${ }^{\circledR}$ Cortex ${ }^{\circledR}$-M3 32-bit RISC core operating at a frequency of up to 120 MHz . The family incorporates high-speed embedded memories (Flash memory up to 1 Mbyte, up to 128 Kbytes of system SRAM), up to 4 Kbytes of backup SRAM, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, three AHB buses and a 32-bit multi-AHB bus matrix.

The devices also feature an adaptive real-time memory accelerator (ART Accelerator ${ }^{\text {TM }}$ ) that allows to achieve a performance equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 120 MHz . This performance has been validated using the CoreMark ${ }^{\circledR}$ benchmark.

All devices offer three 12-bit ADCs, two DACs, a low-power RTC, twelve general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers. a true number random generator (RNG). They also feature standard and advanced communication interfaces. New advanced peripherals include an SDIO, an enhanced flexible static memory control (FSMC) interface (for devices offered in packages of 100 pins and more), a cryptographic acceleration cell, and a camera interface for CMOS sensors. The devices also feature standard peripherals.

- Up to three $I^{2} \mathrm{Cs}$
- Three SPIs, two $I^{2}$ Ss. To achieve audio class accuracy, the $I^{2} S$ peripherals can be clocked via a dedicated internal audio PLL or via an external PLL to allow synchronization.
- Four USARTs and two UARTs
- A USB OTG high-speed with full-speed capability (with the ULPI)
- A second USB OTG (full-speed)
- Two CANs
- An SDIO interface
- Ethernet and camera interface available on STM32F217xx devices only.

Note: $\quad$ The STM32F215xx and STM32F217xx devices operate in the -40 to $+105{ }^{\circ} \mathrm{C}$ temperature range from a 1.8 V to 3.6 V power supply.

A comprehensive set of power-saving modes allow the design of low-power applications.
STM32F215xx and STM32F217xx devices are offered in various packages ranging from 64 pins to 176 pins. The set of included peripherals changes with the device chosen. These features make the STM32F215xx and STM32F217xx microcontroller family suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances

Figure 4 shows the general block diagram of the device family.
Table 2. STM32F215xx and STM32F217xx: features and peripheral counts

Table 2. STM32F215xx and STM32F217xx: features and peripheral counts (continued)

| Peripherals | STM32F215Rx | STM32F215Vx | STM32F215zx | STM32F217Vx | STM32F217Zx | STM32F2171x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating temperatures | Ambient temperatures: -40 to $+85^{\circ} \mathrm{C} /-40$ to $+105^{\circ} \mathrm{C}$ |  |  |  |  |  |
|  | Junction temperature: -40 to $+125^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Package | LQFP64 | LQFP100 | LQFP144 | LQFP100 | LQFP144 | UFBGA176, LQFP176 |
| 1. For the LQFP100 package, only FSMC Bank1 or Bank2 are available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select. Bank only support a 16 - or 8 -bit NAND Flash memory using the NCE2 Chip Select. The interrupt line cannot be used since Port $G$ is not available in this package. |  |  |  |  |  |  |
| 2. Camera interface and Ethernet are available only in STM32F217x devices. |  |  |  |  |  |  |

### 2.1 Full compatibility throughout the family

The STM32F215xx and STM32F217xx constitute the STM32F21x family whose members are fully pin-to-pin, software and feature compatible, allowing the user to try different memory densities and peripherals for a greater degree of freedom during the development cycle.

The STM32F215xx and STM32F217xx devices maintain a close compatibility with the whole STM32F10xxx family. All functional pins are pin-to-pin compatible. The STM32F215xx and STM32F217xx, however, are not drop-in replacements for the STM32F10xxx devices: the two families do not have the same power scheme, and so their power pins are different. Nonetheless, transition from the STM32F10xxx to the STM32F21x family remains simple as only a few pins are impacted.

Figure 1, Figure 2 and Figure 3 provide compatible board designs between the STM32F21x and the STM32F10xxx family.

Figure 1. Compatible board design between STM32F10x and STM32F2xx for LQFP64 package


Figure 2. Compatible board design between STM32F10x and STM32F2xx for LQFP100 package


1. $R F U=$ reserved for future use.

Figure 3. Compatible board design between STM32F10x and STM32F2xx for LQFP144 package


1. RFU = reserved for future use.

Figure 4. STM32F21x block diagram


1. The timers connected to APB2 are clocked from TIMxCLK up to 120 MHz , while the timers connected to APB1 are clocked from TIMxCLK up to 60 MHz .
2. The camera interface and Ethernet are available only in STM32F217xx devices.

## 3 Functional overview

### 3.1 ARM ${ }^{\circledR}$ Cortex ${ }^{\circledR}-$ M3 core with embedded Flash and SRAM

The ARM ${ }^{\circledR}$ Cortex ${ }^{\circledR}-M 3$ processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.
The ARM ${ }^{\circledR}$ Cortex ${ }^{\circledR}$-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8 - and 16 -bit devices.
With its embedded ARM ${ }^{\circledR}$ core, the STM32F21x family is compatible with all ARM ${ }^{\circledR}$ tools and software.

Figure 4 shows the general block diagram of the STM32F21x family.

### 3.2 Adaptive real-time memory accelerator (ART Accelerator ${ }^{\text {TM }}$ )

The ART Accelerator ${ }^{\text {TM }}$ is a memory accelerator which is optimized for STM32 industrystandard $A R M{ }^{\circledR}$ Cortex ${ }^{\circledR}-\mathrm{M} 3$ processors. It balances the inherent performance advantage of the ARM ${ }^{\circledR}$ Cortex ${ }^{\circledR}-\mathrm{M} 3$ over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher operating frequencies.
To release the processor full 150 DMIPS performance at this frequency, the accelerator implements an instruction prefetch queue and branch cache which increases program execution speed from the 128 -bit Flash memory. Based on CoreMark ${ }^{\circledR}$ benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 120 MHz .

### 3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (realtime operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

### 3.4 Embedded Flash memory

The STM32F21x devices embed a 128-bit wide Flash memory of 128 Kbytes, 256 Kbytes, 512 Kbytes, 768 Kbytes or 1 Mbyte available for storing programs and data.

The devices also feature 512 bytes of OTP memory that can be used to store critical user data such as Ethernet MAC addresses or cryptographic keys.

### 3.5 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a software signature during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

### 3.6 Embedded SRAM

All STM32F21x products embed:

- Up to 128 Kbytes of system SRAM accessed (read/write) at CPU clock speed with 0 wait states
- 4 Kbytes of backup SRAM.

The content of this area is protected against possible unwanted write accesses, and is retained in Standby or VBAT mode.

### 3.7 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, Ethernet, USB HS) and the slaves (Flash memory, RAM, FSMC, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.

Figure 5. Multi-AHB matrix

ai15963c

### 3.8 DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They share some centralized FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals:

- $\quad \mathrm{SPI}$ and $\mathrm{I}^{2} \mathrm{~S}$
- $\quad I^{2} C$
- USART and UART
- General-purpose, basic and advanced-control timers TIMx
- DAC
- SDIO
- Cryptographic acceleration
- Camera interface (DCMI)
- ADC.


### 3.9 Flexible static memory controller (FSMC)

The FSMC is embedded in all STM32F21x devices. It has four Chip Select outputs supporting the following modes: PC Card/Compact Flash, SRAM, PSRAM, NOR Flash and NAND Flash.
Functionality overview:

- Write FIFO
- Code execution from external memory except for NAND Flash and PC Card
- Maximum frequency ( $\mathrm{f}_{\mathrm{HCLK}}$ ) for external access is 60 MHz


## LCD parallel interface

The FSMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build costeffective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

### 3.10 Nested vectored interrupt controller (NVIC)

The STM32F21x devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 81 maskable interrupt channels plus the 16 interrupt lines of the Cortex ${ }^{\circledR}$-M3.
The NVIC main features are the following:

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

### 3.11 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 23 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 140 GPIOs can be connected to the 16 external interrupt lines.

### 3.12 Clocks and startup

On reset the 16 MHz internal RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer $1 \%$ accuracy. The application can then select as system clock either the RC oscillator or an external $4-26 \mathrm{MHz}$ clock source. This clock is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). Similarly, full interrupt management of the PLL clock entry is available when necessary (for example if an indirectly used external oscillator fails).
The advanced clock controller clocks the core and all peripherals using a single crystal or oscillator. In particular, the ethernet and USB OTG FS peripherals can be clocked by the system clock.

Several prescalers and PLLs allow the configuration of the three AHB buses, the highspeed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the three AHB buses is 120 MHz and the maximum frequency the high-speed APB domains is 60 MHz . The maximum allowed frequency of the low-speed APB domain is 30 MHz .

The devices embed a dedicate PLL (PLLI2S) that allow them to achieve audio class performance. In this case, the $\mathrm{I}^{2} \mathrm{~S}$ master clock can generate all standard sampling frequencies from 8 kHz to 192 kHz .

### 3.13 Boot modes

At startup, boot pins are used to select one out of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART1 (PA9/PA10), USART3 (PC10/PC11 or PB10/PB11), CAN2 (PB5/PB13), USB OTG FS in Device mode (PA11/PA12) through DFU (device firmware upgrade).

### 3.14 Power supply schemes

- $\quad V_{D D}=1.8$ to 3.6 V : external power supply for I/Os and the internal regulator (when enabled), provided externally through $\mathrm{V}_{\mathrm{DD}}$ pins.
- $\quad V_{S S A}, V_{\text {DDA }}=1.8$ to 3.6 V : external analog power supplies for ADC, DAC, Reset blocks, RCs and PLL. $V_{D D A}$ and $V_{S S A}$ must be connected to $V_{D D}$ and $V_{S S}$, respectively.
- $\quad V_{\text {BAT }}=1.65$ to 3.6 V : power supply for RTC, external clock, 32 kHz oscillator and backup registers (through power switch) when $V_{D D}$ is not present.
Refer to Figure 17: Power supply scheme for more details.


### 3.15 Power supply supervisor

The devices have an integrated power-on reset (POR) / power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry.
At power-on, POR/PDR is always active and ensures proper operation starting from 1.8 V . After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default BOR threshold levels, or to disable BOR permanently. Three BOR thresholds are available through option bytes.
The device remains in reset mode when $V_{D D}$ is below a specified threshold, $V_{\text {POR/PDR }}$ or $V_{B O R}$, without the need for an external reset circuit. .
The devices also feature an embedded programmable voltage detector (PVD) that monitors the $V_{D D} / V_{D D A}$ power supply and compares it to the $V_{P V D}$ threshold. An interrupt can be generated when $V_{D D} / V_{\text {DDA }}$ drops below the $V_{P V D}$ threshold and/or when $V_{D D} / V_{D D A}$ is higher than the $\mathrm{V}_{\text {PVD }}$ threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

### 3.16 Voltage regulator

The regulator has four operating modes:

- Regulator ON
- Main regulator mode (MR)
- Low-power regulator (LPR)
- Power-down
- Regulator OFF
- Regulator OFF/internal reset ON


### 3.16.1 Regulator ON

The regulator ON modes are activated by default on LQFP packages. On UFBGA176 package, they are activated by connecting REGOFF to $\mathrm{V}_{\mathrm{SS}}$.
$V_{D D}$ minimum value is 1.8 V .

There are three power modes configured by software when the regulator is ON:

- MR is used in the nominal regulation mode
- LPR is used in Stop modes

The LP regulator mode is configured by software when entering Stop mode.

- Power-down is used in Standby mode.

The Power-down mode is activated only when entering Standby mode. The regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption. The contents of the registers and SRAM are lost).
Two external ceramic capacitors should be connected on $\mathrm{V}_{\mathrm{CAP}} 1$ and $\mathrm{V}_{\mathrm{CAP}}$ 2 1 pin. Refer to Figure 17: Power supply scheme and Table 15: VCAP1/VCAP2 operating conditions.

All packages have the regulator ON feature.

### 3.16.2 Regulator OFF

This feature is available only on packages featuring the REGOFF pin. The regulator is disabled by holding REGOFF high. The regulator OFF mode allows to supply externally a V12 voltage source through $\mathrm{V}_{\mathrm{CAP}}$ _1 and $\mathrm{V}_{\mathrm{CAP}}$ _ pins.
The two $2.2 \mu \mathrm{~F}$ ceramic capacitors should be replaced by two 100 nF decoupling capacitors. Refer to Figure 17: Power supply scheme.
When the regulator is OFF, there is no more internal monitoring on V12. An external power supply supervisor should be used to monitor the V 12 of the logic power domain. PA0 pin should be used for this purpose, and act as power-on reset on V12 power domain.
In regulator OFF mode, the following features are no more supported:

- PAO cannot be used as a GPIO pin since it allows to reset the part of the 1.2 V logic power domain which is not reset by the NRST pin.
- As long as PAO is kept low, the debug mode cannot be used at power-on reset. As a consequence, PAO and NRST pins must be managed separately if the debug connection at reset or pre-reset is required.


## Regulator OFF/internal reset ON

On UFBGA176 package, REGOFF must be connected to $\mathrm{V}_{\mathrm{DD}}$.
The regulator OFF/internal reset ON mode allows to supply externally a 1.2 V voltage source through $\mathrm{V}_{\mathrm{CAP}}$ 1 and $\mathrm{V}_{\mathrm{CAP} \text { _ } 2}$ pins, in addition to $\mathrm{V}_{\mathrm{DD}}$.

Figure 6. Regulator OFF/internal reset ON


The following conditions must be respected:

- $\quad \mathrm{V}_{\mathrm{DD}}$ should always be higher than $\mathrm{V}_{\mathrm{CAP} \text { _1 }}$ and $\mathrm{V}_{\mathrm{CAP} \text { _2 }}$ to avoid current injection between power domains.
- If the time for $\mathrm{V}_{\mathrm{CAP}} 1$ and $\mathrm{V}_{\mathrm{CAP} \text { _2 }}$ to reach 1.08 V is faster than the time for $\mathrm{V}_{\mathrm{DD}}$ to reach 1.8 V , then PA 0 should be kept low to cover both conditions: until $\mathrm{V}_{\mathrm{CAP}} 1$ and $\mathrm{V}_{\text {CAP_2 }}$ reach 1.08 V and until $\mathrm{V}_{\mathrm{DD}}$ reaches 1.8 V (see Figure 7).
- Otherwise, If the time for $\mathrm{V}_{\mathrm{CAP}_{-} 1}$ and $\mathrm{V}_{\mathrm{CAP}}$ 2 to reach 1.08 V is slower than the time for $\mathrm{V}_{\mathrm{DD}}$ to reach 1.8 V , then PA0 should be asserted low externally (see Figure 8).
- If $\mathrm{V}_{\mathrm{CAP}}$ 1 and $\mathrm{V}_{\mathrm{CAP}}$ 2 go below 1.08 V and $\mathrm{V}_{\mathrm{DD}}$ is higher than 1.8 V , then a reset must be asserted on PAO pin.
integrated power-on reset (POR)/ power-down reset (PDR) circuitry is disabled.
An external power supply supervisor should monitor both the external 1.2 V and the external $V_{D D}$ supply voltage, and should maintain the device in reset mode as long as they remain below a specified threshold. The $\mathrm{V}_{\mathrm{DD}}$ specified threshold, below which the device must be maintained under reset, is 1.8 V . This supply voltage can drop to 1.7 V when the device operates in the 0 to $70^{\circ} \mathrm{C}$ temperature range. A comprehensive set of power-saving modes allows the design of low-power applications.

Figure 7. Startup in regulator OFF: slow $\mathrm{V}_{\mathrm{DD}}$ slope, power-down reset risen after $\mathrm{V}_{\mathrm{CAP} \text { _1 }} / \mathrm{V}_{\mathrm{CAP} \text { _ }}$ stabilization


1. This figure is valid both whatever the internal reset mode (ON or OFF).

Figure 8. Startup in regulator OFF: fast $\mathrm{V}_{\mathrm{DD}}$ slope, power-down reset risen before $\mathrm{V}_{\mathrm{CAP}}{ }_{1} / \mathrm{V}_{\mathrm{CAP}}{ }_{2}$ stabilization


### 3.16.3 Regulator ON/OFF and internal reset ON/OFF availability

Table 3. Regulator ON/OFF and internal reset ON/OFF availability

| Package | Regulator ON/internal <br> reset ON | Regulator ON/internal <br> reset OFF | Regulator <br> OFF/internal reset ON |
| :--- | :---: | :---: | :---: |
| LQFP64 <br> LQFP100 <br> LQFP144 <br> LQFP176 | Yes | No | No |
| UFBGA176 |  |  | Yes |
| REGOFF set to $V_{S S}$ |  |  |  |$\quad$ No $\quad$| Yes |
| :---: |
| REGOFF set to VDD |

### 3.17 Real-time clock (RTC), backup SRAM and backup registers

The backup domain of the STM32F21x devices includes:

- The real-time clock (RTC)
- 4 Kbytes of backup SRAM
- 20 backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Its main features are the following:

- Dedicated registers contain the second, minute, hour (in 12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 day of the month.
- Programmable alarm and programmable periodic interrupts with wakeup from Stop and Standby modes.
- It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal lowpower RC oscillator or the high-speed external clock divided by 128. The internal lowspeed RC has a typical frequency of 32 kHz . The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation.
- Two alarm registers are used to generate an alarm at a specific time and calendar fields can be independently masked for alarm comparison. To generate a periodic interrupt, a 16-bit programmable binary auto-reload downcounter with programmable resolution is available and allows automatic wakeup and periodic alarms from every $120 \mu \mathrm{~s}$ to every 36 hours.
- A 20-bit prescaler is used for the time base clock. It is by default configured to generate a time base of 1 second from a clock at 32.768 kHz .
- Reference clock detection: a more precise second source clock ( 50 or 60 Hz ) can be used to enhance the calendar precision.
The 4-Kbyte backup SRAM is an EEPROM-like area. It can be used to store data which need to be retained in VBAT and standby mode.This memory area is disabled to minimize power consumption (see Section 3.18: Low-power modes). It can be enabled by software.

The backup registers are 32-bit registers used to store 80 bytes of user application data when $V_{D D}$ power is not present. Backup registers are not reset by a system, a power reset, or when the device wakes up from the Standby mode (see Section 3.18: Low-power modes).

Like backup SRAM, the RTC and backup registers are supplied through a switch that is powered either from the $\mathrm{V}_{\mathrm{DD}}$ supply when present or the $\mathrm{V}_{\mathrm{BAT}}$ pin.

### 3.18 Low-power modes

The STM32F21x family supports three low-power modes to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

- Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

- Stop mode

The Stop mode achieves the lowest power consumption while retaining the contents of SRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC
and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.
The device can be woken up from the Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm / wakeup / tamper / time stamp events, the USB OTG FS/HS wakeup or the Ethernet wakeup.

- Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.2 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, the SRAM and register contents are lost except for registers in the backup domain and the backup SRAM when selected.
The device exits the Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm / wakeup / tamper /time stamp event occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped when the device enters the Stop or Standby mode.

## $3.19 \quad \mathrm{~V}_{\mathrm{BAT}}$ operation

The $\mathrm{V}_{\text {BAT }}$ pin allows to power the device $\mathrm{V}_{\mathrm{BAT}}$ domain from an external battery or an external supercapacitor.
$V_{B A T}$ operation is activated when $V_{D D}$ is not present.
The VBat pin supplies the RTC, the backup registers and the backup SRAM.
Note: $\quad$ When the microcontroller is supplied from $V_{B A T}$, external interrupts and RTC alarm/events do not exit it from $V_{B A T}$ operation.

### 3.20 Timers and watchdogs

The STM32F21x devices include two advanced-control timers, eight general-purpose timers, two basic timers and two watchdog timers.

All timer counters can be frozen in debug mode.
Table 4 compares the features of the advanced-control, general-purpose and basic timers.
Table 4. Timer feature comparison

| Timer type | Timer | Counter resolution | Counter type | Prescaler factor | DMA request generation | Capture/ compare channels | Complementary output | Max interface clock | Max timer clock |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Advancedcontrol | TIM1, TIM8 | 16-bit |  | Any integer between 1 and 65536 | Yes | 4 | Yes | $\begin{gathered} 60 \\ \mathrm{MHz} \end{gathered}$ | $\begin{gathered} 120 \\ \mathrm{MHz} \end{gathered}$ |

Table 4. Timer feature comparison (continued)

| Timer type | Timer | Counter resolution | Counter type | Prescaler factor | DMA request generation | Capture/ compare channels | Complementary output | $\begin{array}{\|c\|} \hline \text { Max } \\ \text { interface } \\ \text { clock } \end{array}$ | Max timer clock |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General purpose | $\begin{aligned} & \text { TIM2, } \\ & \text { TIM5 } \end{aligned}$ | 32-bit |  | Any integer between 1 and 65536 | Yes | 4 | No | $\begin{gathered} 30 \\ \mathrm{MHz} \end{gathered}$ | $\begin{gathered} 60 \\ \mathrm{MHz} \end{gathered}$ |
|  | TIM3, <br> TIM4 | 16-bit |  | Any integer between 1 and 65536 | Yes | 4 | No | $\begin{gathered} 30 \\ \mathrm{MHz} \end{gathered}$ | $\begin{gathered} 60 \\ \mathrm{MHz} \end{gathered}$ |
| Basic | TIM6, TIM7 | 16-bit | Up | Any integer between 1 and 65536 | Yes | 0 | No | $\begin{gathered} 30 \\ \mathrm{MHz} \end{gathered}$ | $\begin{gathered} 60 \\ \mathrm{MHz} \end{gathered}$ |
| General purpose | TIM9 | 16-bit | Up | Any integer between 1 and 65536 | No | 2 | No | $\begin{gathered} 60 \\ \mathrm{MHz} \end{gathered}$ | $\begin{gathered} 120 \\ \mathrm{MHz} \end{gathered}$ |
|  | TIM10, TIM11 | 16-bit | Up | Any integer between 1 and 65536 | No | 1 | No | $\begin{gathered} 60 \\ \mathrm{MHz} \end{gathered}$ | $\begin{gathered} 120 \\ \mathrm{MHz} \end{gathered}$ |
|  | TIM12 | 16-bit | Up | Any integer between 1 and 65536 | No | 2 | No | $\begin{gathered} 30 \\ \mathrm{MHz} \end{gathered}$ | $\begin{gathered} 60 \\ \mathrm{MHz} \end{gathered}$ |
|  | TIM13, TIM14 | 16-bit | Up | Any integer between 1 and 65536 | No | 1 | No | $\begin{gathered} 30 \\ \mathrm{MHz} \end{gathered}$ | $\begin{gathered} 60 \\ \mathrm{MHz} \end{gathered}$ |

### 3.20.1 Advanced-control timers (TIM1, TIM8)

The advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output

If configured as standard 16-bit timers, they have the same features as the general-purpose TIMx timers. If configured as 16-bit PWM generators, they have full modulation capability (0100\%).
The TIM1 and TIM8 counters can be frozen in debug mode. Many of the advanced-control timer features are shared with those of the standard TIMx timers which have the same architecture. The advanced-control timer can therefore work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

### 3.20.2 General-purpose timers (TIMx)

There are ten synchronizable general-purpose timers embedded in the STM32F21x devices (see Table 4 for differences).

## TIM2, TIM3, TIM4, TIM5

The STM32F21x include 4 full-featured general-purpose timers. TIM2 and TIM5 are 32-bit timers, and TIM3 and TIM4 are 16-bit timers. The TIM2 and TIM5 timers are based on a 32bit auto-reload up/downcounter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input capture/output compare/PWMs on the largest packages.

The TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.
The counters of TIM2, TIM3, TIM4, TIM5 can be frozen in debug mode. Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 halleffect sensors.

## TIM10, TIM11 and TIM9

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

## TIM12, TIM13 and TIM14

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM13 and TIM14 feature one independent channel, whereas TIM12 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers.

They can also be used as simple time bases.

### 3.20.3 Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger and waveform generation. They can also be used as a generic 16-bit time base.

### 3.20.4 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout
management. It is hardware- or software-configurable through the option bytes.
The counter can be frozen in debug mode.

### 3.20.5 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

### 3.20.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source


### 3.21 Inter-integrated circuit interface $\left(\mathbf{I}^{2} \mathrm{C}\right)$

Up to three $I^{2} \mathrm{C}$ bus interfaces can operate in multimaster and slave modes. They can support the Standard- and Fast-modes. They support the $7 / 10$-bit addressing mode and the 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded.
They can be served by DMA and they support SMBus 2.0/PMBus.

### 3.22 Universal synchronous/asynchronous receiver transmitters (UARTs/USARTs)

The STM32F21x devices embed four universal synchronous/asynchronous receiver transmitters (USART1, USART2, USART3 and USART6) and two universal asynchronous receiver transmitters (UART4 and UART5).

These six interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. The USART1 and USART6 interfaces are able to communicate at speeds of up to $7.5 \mathrm{Mbit} / \mathrm{s}$. The other available interfaces communicate at up to $3.75 \mathrm{Mbit} / \mathrm{s}$.
USART1, USART2, USART3 and USART6 also provide hardware management of the CTS and RTS signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller.

Table 5. USART feature comparison

| USART name | Standard features | $\begin{aligned} & \text { Modem } \\ & \text { (RTS/CTS) } \end{aligned}$ | LIN | SPI master | irDA | Smartcard (ISO 7816) | Max baud rate in Mbit/s (oversampling by 16 ) | Max baud rate in Mbit/s (oversampling by 8 ) | APB mapping |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| USART1 | X | X | X | X | X | X | 1.87 | 7.5 | $\begin{aligned} & \text { APB2 (max. } \\ & 60 \mathrm{MHz}) \end{aligned}$ |
| USART2 | X | X | X | X | X | X | 1.87 | 3.75 | APB1 (max. 30 MHz ) |
| USART3 | X | X | X | X | X | X | 1.87 | 3.75 | APB1 (max. 30 MHz ) |
| UART4 | X | - | X | - | X | - | 1.87 | 3.75 | APB1 (max. 30 MHz ) |
| UART5 | X | - | X | - | X | - | 3.75 | 3.75 | APB1 (max. 30 MHz ) |
| USART6 | X | X | X | X | X | X | 3.75 | 7.5 | $\begin{aligned} & \text { APB2 (max. } \\ & 60 \mathrm{MHz}) \end{aligned}$ |

### 3.23 Serial peripheral interface (SPI)

The STM32F21x devices feature up to three SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1 can communicate at up to $30 \mathrm{Mbits} / \mathrm{s}$, while SPI2 and SPI3 can communicate at up to $15 \mathrm{Mbit} / \mathrm{s}$. The 3 -bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes. All SPIs can be served by the DMA controller.
The SPI interface can be configured to operate in TI mode for communications in master mode and slave mode.

### 3.24 Inter-integrated sound ( $\mathbf{I}^{2} \mathrm{~S}$ )

Two standard $\mathrm{I}^{2}$ S interfaces (multiplexed with SPI2 and SPI3) are available. They can operate in master or slave mode, in half-duplex communication modes, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the $I^{2} S$ interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I2Sx interfaces can be served by the DMA controller.

### 3.25 SDIO

An SD/SDIO/MMC host interface is available, that supports MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.

The interface allows data transfer at up to 48 MHz in 8-bit mode, and is compliant with the SD Memory Card Specification Version 2.0.

The SDIO Card Specification Version 2.0 is also supported with two different databus modes: 1-bit (default) and 4-bit.

The current version supports only one SD/SDIO/MMC4.2 card at any one time and a stack of MMC4.1 or previous.
In addition to SD/SDIO/MMC, this interface is fully compliant with the CE-ATA digital protocol Rev1.1.

### 3.26 Ethernet MAC interface with dedicated DMA and IEEE 1588 support

Peripheral available only on the STM32F217xx devices.
The STM32F217xx devices provide an IEEE-802.3-2002-compliant media access controller (MAC) for ethernet LAN communications through an industry-standard mediumindependent interface (MII) or a reduced medium-independent interface (RMII). The STM32F217xx requires an external physical interface device (PHY) to connect to the physical LAN bus (twisted-pair, fiber, etc.). the PHY is connected to the STM32F217xx MII port using 17 signals for MII or 9 signals for RMII, and can be clocked using the 25 MHz (MII) or 50 MHz (RMII) output from the STM32F217xx.

The STM32F217xx includes the following features:

- Supports 10 and 100 Mbit/s rates
- Dedicated DMA controller allowing high-speed transfers between the dedicated SRAM and the descriptors (see the STM32F20x and STM32F21x reference manual for details)
- $\quad$ Tagged MAC frame support (VLAN support)
- Half-duplex (CSMA/CD) and full-duplex operation
- MAC control sublayer (control frames) support
- 32-bit CRC generation and removal
- Several address filtering modes for physical and multicast address (multicast and group addresses)
- 32-bit status code for each transmitted or received frame
- Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the receive FIFO are both 2 Kbytes, that is 4 Kbytes in total
- $\quad$ Supports hardware PTP (precision time protocol) in accordance with IEEE 15882008 (PTP V2) with the time stamp comparator connected to the TIM2 input
- Triggers interrupt when system time becomes greater than target time


### 3.27 Controller area network (CAN)

The two CANs are compliant with the 2.0A and B (active) specifications with a bitrate up to 1 $\mathrm{Mbit} / \mathrm{s}$. They can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three transmit mailboxes, two receive FIFOS with 3 stages and 28 shared scalable filter banks (all of them can be used even if one

CAN is used). The 256 bytes of SRAM which are allocated for each CAN are not shared with any other peripheral.

### 3.28

Universal serial bus on-the-go full-speed (OTG_FS)
The devices embed an USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 1.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator. The major features are:

- Combined Rx and Tx FIFO size of $320 \times 35$ bits with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 4 bidirectional endpoints
- 8 host channels with periodic OUT support
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected
- Internal FS OTG PHY support


### 3.29 Universal serial bus on-the-go high-speed (OTG_HS)

The STM32F21x devices embed a USB OTG high-speed (up to $480 \mathrm{Mb} / \mathrm{s}$ ) device/host/OTG peripheral. The USB OTG HS supports both full-speed and high-speed operations. It integrates the transceivers for full-speed operation ( $12 \mathrm{MB} / \mathrm{s}$ ) and features a UTMI low-pin interface (ULPI) for high-speed operation ( $480 \mathrm{MB} / \mathrm{s}$ ). When using the USB OTG HS in HS mode, an external PHY device connected to the ULPI is required.
The USB OTG HS peripheral is compliant with the USB 2.0 specification and with the OTG 1.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator. The major features are:

- Combined Rx and Tx FIFO size of $1024 \times 35$ bits with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 6 bidirectional endpoints
- 12 host channels with periodic OUT support
- Internal FS OTG PHY support
- External HS or HS OTG operation supporting ULPI in SDR mode. The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected


### 3.30 Audio PLL (PLLI2S)

The devices feature an additional dedicated PLL for audio $\mathrm{I}^{2} \mathrm{~S}$ application. It allows to achieve error-free $I^{2} S$ sampling clock accuracy without compromising on the CPU performance, while using USB peripherals.
The PLLI2S configuration can be modified to manage an $I^{2}$ S sample rate change without disabling the main PLL (PLL) used for CPU, USB and Ethernet interfaces.

The audio PLL can be programmed with very low error to obtain sampling rates ranging from 8 kHz to 192 kHz .

In addition to the audio PLL, a master clock input pin can be used to synchronize the I2S flow with an external PLL (or Codec output).

### 3.31 Digital camera interface (DCMI)

The camera interface is not available in STM32F215xx devices.
STM32F217xx products embed a camera interface that can connect with camera modules and CMOS sensors through an 8-bit to 14-bit parallel interface, to receive video data. The camera interface can sustain up to $27 \mathrm{Mbyte} / \mathrm{s}$ at 27 MHz or $48 \mathrm{Mbyte} / \mathrm{s}$ at 48 MHz . It features:

- Programmable polarity for the input pixel clock and synchronization signals
- Parallel data communication can be 8-, 10-, 12- or 14-bit
- $\quad$ Supports 8-bit progressive video monochrome or raw Bayer format, YCbCr 4:2:2 progressive video, RGB 565 progressive video or compressed data (like JPEG)
- Supports continuous mode or snapshot (a single frame) mode
- Capability to automatically crop the image


### 3.31.1 Cryptographic acceleration

The STM32F215xx and STM32F217xx devices embed a cryptographic accelerator. This cryptographic accelerator provides a set of hardware acceleration for the advanced cryptographic algorithms usually needed to provide confidentiality, authentication, data integrity and non repudiation when exchanging messages with a peer.

- These algorithms consists of:

Encryption/Decryption

- DES/TDES (data encryption standard/triple data encryption standard): ECB (electronic codebook) and CBC (cipher block chaining) chaining algorithms, 64-, 128- or 192-bit key
- AES (advanced encryption standard): ECB, CBC and CTR (counter mode) chaining algorithms, 128, 192 or 256-bit key
Universal hash
- SHA-1 (secure hash algorithm)
- MD5
- It also provides a true random number generator that deliver 32-bit random numbers produced by an integrated analog circuit.


### 3.32 True random number generator (RNG)

All STM32F2xxx products embed a true RNG that delivers 32-bit random numbers produced by an integrated analog circuit.

### 3.33 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

The I/O alternate function configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

To provide fast I/O handling, the GPIOs are on the fast AHB1 bus with a clock up to 120 MHz that leads to a maximum I/O toggling speed of 60 MHz .

### 3.34 ADCs (analog-to-digital converters)

Three 12-bit analog-to-digital converters are embedded and each ADC shares up to 16 external channels, performing conversions in the single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.
Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold

The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the timers TIM1, TIM2, TIM3, TIM4, TIM5 and TIM8 can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

### 3.35 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- 8 -bit or 12 -bit monotonic output
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- external triggers for conversion
- input voltage reference $\mathrm{V}_{\mathrm{REF}}+$

Eight DAC trigger inputs are used in the device. The DAC channels are triggered through the timer update outputs that are also connected to different DMA streams.

### 3.36 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 1.8 and 3.6 V . The temperature sensor is internally connected to the ADC1_IN16 input channel which is used to convert the sensor output voltage into a digital value.
As the offset of the temperature sensor varies from chip to chip due to process variation, the internal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, then an external temperature sensor part should be used.

### 3.37 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

### 3.38 Embedded Trace Macrocell ${ }^{\text {TM }}$

The ARM Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F21x through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.

## 4 Pinouts and pin description

Figure 9. STM32F21x LQFP64 pinout


1. The above figure shows the package top view.

Figure 10. STM32F21x LQFP100 pinout


1. RFU means "reserved for future use". This pin can be tied to $V_{D D}, V_{S S}$ or left unconnected.
2. The above figure shows the package top view.

Figure 11. STM32F21x LQFP144 pinout


1. RFU means "reserved for future use". This pin can be tied to $V_{D D}, V_{S S}$ or left unconnected.
2. The above figure shows the package top view.

Figure 12. STM32F21x LQFP176 pinout


1. RFU means "reserved for future use". This pin can be tied to $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$ or left unconnected.
2. The above figure shows the package top view.

Figure 13. STM32F21x UFBGA176 ballout

| A | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | РЕ3 | PE2 | PE1 | PEO | PB8 | PB5 | PG14 | PG13 | PB4 | PB3 | PD7 | PC12 | PA15 | PA14 | PA13 |
| B | PE4 | PE5 | PE6 | PB9 | PB7 | PB6 | PG15 | PG12 | PG11 | PG10 | PD6 | PDO | PC11 | PC10 | PA12 |
| c | VBAT | P17 | P16 | P15 | VDD | RFU | VDD | VDD | VDD | PG9 | PD5 | PD1 | P13 | P12 | PA11 |
| D | $\begin{aligned} & \text { PC13- } \\ & \text { TAMP1 } \end{aligned}$ | $\begin{aligned} & \text { P18- } \\ & \text { TAMP2 } \end{aligned}$ | P19 | P14 | vss | BOOTO | vSs | vss | vss | PD4 | PD3 | PD2 | PH15 | PI1 | PA10 |
| E | $\begin{array}{\|c\|} \hline \text { PC14- } \\ \text { OSC32_IN } \end{array}$ | PF0 | P110 | P111 |  |  |  |  |  |  |  | PH13 | PH14 | PIO | PA9 |
| F | $\begin{array}{\|c\|} \hline \text { PC15- } \\ \text { OSC32_OUT } \\ \hline \end{array}$ | vSs | VDD | PH2 |  | vss | vss | vSS | vSS | vSS |  | vSS | VCAP_2 | PC9 | PA8 |
| G | $\begin{aligned} & \text { PHO-- } \\ & \text { OSC_IN } \end{aligned}$ | vSs | VDD | PH3 |  | vss | vSS | vss | vss | vSS |  | vSS | VDD | PC8 | PC7 |
| H | $\begin{array}{\|c} \text { PH1- } \\ \text { OSC_OUT } \end{array}$ | PF2 | PF1 | PH4 |  | vss | vss | vss | vss | vss |  | vss | VDD | PG8 | PC6 |
| J | NRST | PF3 | PF4 | PH5 |  | vss | vss | vss | vss | vss |  | VDD | VDD | PG7 | PG6 |
| K | PF7 | PF6 | PF5 | vDD |  | vss | vss | vss | vss | vss |  | PH12 | PG5 | PG4 | PG3 |
| L | PF10 | PF9 | PF8 | REGOFF |  |  |  |  |  |  |  | PH11 | PH10 | PD15 | PG2 |
| M | vSSA | PCO | PC1 | PC2 | PC3 | PB2 | PG1 | vss | vss | VCAP_1 | PH6 | PH8 | PH9 | PD14 | PD13 |
| N | VREF- | PA1 | $\begin{aligned} & \text { PAO- } \\ & \text { WKUUP } \end{aligned}$ | PA4 | PC4 | PF13 | PG0 | VDD | VDD | VDD | PE13 | PH7 | PD12 | PD11 | PD10 |
| PR | VREF+ | PA2 | PA6 | PA5 | PC5 | PF12 | PF15 | PE8 | PE9 | PE11 | PE14 | PB12 | PB13 | PD9 | PD8 |
|  | vDDA | PA3 | PA7 | PB1 | PB0 | PF11 | PF14 | PE7 | PE10 | PE12 | PE15 | PB10 | PB11 | PB14 | PB15 |
| R |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

1. RFU means "reserved for future use". This pin can be tied to $V_{D D}, V_{S S}$ or left unconnected.
2. The above figure shows the package top view.

Table 6. Legend/abbreviations used in the pinout table

| Name | Abbreviation | Definition |
| :---: | :---: | :---: |
| Pin name | Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name |  |
| Pin type | S | Supply pin |
|  | 1 | Input only pin |
|  | I/O | Input/ output pin |
| I/O structure | FT | 5 V tolerant I/O |
|  | TTa | 3.3 V tolerant I/O |
|  | B | Dedicated BOOTO pin |
|  | RST | Bidirectional reset pin with embedded weak pull-up resistor |
| Notes | Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset |  |
| Alternate functions | Functions selected through GPIOx_AFR registers |  |
| Additional functions | Functions directly selected/enabled through peripheral registers |  |

Table 7. STM32F21x pin and ball definitions

| Pins |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ |  | 00300000$=$ | $\begin{aligned} & \text { \# } \\ & \text { Z } \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { U } \\ & \text { OU } \\ & \text { OU } \end{aligned}$ | $\begin{aligned} & \text { 음 } \\ & \frac{1}{4} \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |  |
| - | 1 | 1 | 1 | A2 | PE2 | I/O | FT | - | TRACECLK, FSMC_A23, ETH_MII_TXD3, EVENTOUT | - |
| - | 2 | 2 | 2 | A1 | PE3 | I/O | FT | - | TRACED0, FSMC_A19, EVENTOUT | - |
| - | 3 | 3 | 3 | B1 | PE4 | I/O | FT | - | TRACED1, FSMC_A20, DCMI_D4/ EVENTOUT | - |
| - | 4 | 4 | 4 | B2 | PE5 | I/O | FT | - | TRACED2, FSMC_A21, TIM9_CH1, DCMI_D6, EVENTOUT | - |
| - | 5 | 5 | 5 | B3 | PE6 | I/O | FT | - | TRACED3, FSMC_A22, TIM9_CH2, DCMI_D7, EVENTOUT | - |
| 1 | 6 | 6 | 6 | C1 | $V_{\text {BAT }}$ | S | - | - | - | - |
| - | - | - | 7 | D2 | PI8 | I/O | FT | (2)(3) | EVENTOUT | RTC_AF2 |
| 2 | 7 | 7 | 8 | D1 | PC13 | I/O | FT | (2)(3) | EVENTOUT | RTC_AF1 |
| 3 | 8 | 8 | 9 | E1 | $\begin{gathered} \text { PC14/OSC32_IN } \\ (\text { PC14 }) \end{gathered}$ | I/O | FT | (2)(3) | EVENTOUT | OSC32_IN ${ }^{(4)}$ |
| 4 | 9 | 9 | 10 | F1 | $\begin{gathered} \text { PC15/ } \\ \text { OSC32_OUT } \\ \text { (PC15) } \end{gathered}$ | I/O | FT | (2)(3) | EVENTOUT | OSC32_OUT ${ }^{(4)}$ |
| - | - | - | 11 | D3 | P19 | I/O | FT | - | CAN1_RX, EVENTOUT | - |
| - | - | - | 12 | E3 | PI10 | I/O | FT | - | ETH_MII_RX_ER, EVENTOUT | - |
| - | - | - | 13 | E4 | PI11 | I/O | FT | - | OTG_HS_ULPI_DIR, EVENTOUT | - |
| - | - | - | 14 | F2 | $V_{S S}$ | S |  | - | - | - |
| - | - | - | 15 | F3 | $V_{D D}$ | S |  | - | - | - |
| - | - | 10 | 16 | E2 | PF0 | I/O | FT | - | FSMC_A0, I2C2_SDA, EVENTOUT | - |
| - | - | 11 | 17 | H3 | PF1 | I/O | FT | - | FSMC_A1, I2C2_SCL, EVENTOUT | - |
| - | - | 12 | 18 | H2 | PF2 | I/O | FT | - | FSMC_A2, I2C2_SMBA, EVENTOUT | - |
| - | - | 13 | 19 | J2 | PF3 | I/O | FT | (4) | FSMC_A3, EVENTOUT | ADC3_IN9 |

Table 7. STM32F21x pin and ball definitions (continued)

| Pins |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ | $\begin{aligned} & \stackrel{0}{2} \\ & \underset{\sim}{2} \\ & \hline 0 . \end{aligned}$ | I/O structure | $\begin{aligned} & \cong \\ & \mathbf{Z} \\ & \mathbf{Z} \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & 8 \\ & \frac{8}{2} \\ & 0 \\ & 0 \end{aligned}$ |  | $\stackrel{0}{\stackrel{\rightharpoonup}{ }}$ |  |  |  |  |  |  |  |
| - | - | 14 | 20 | J3 | PF4 | I/O | FT | (4) | FSMC_A4, EVENTOUT | ADC3_IN14 |
| - | - | 15 | 21 | K3 | PF5 | I/O | FT | (4) | FSMC_A5, EVENTOUT | ADC3_IN15 |
| - | 10 | 16 | 22 | G2 | $V_{\text {SS }}$ | S | - | - | - | - |
| - | 11 | 17 | 23 | G3 | $V_{D D}$ | S | - | - | - | - |
| - | - | 18 | 24 | K2 | PF6 | I/O | FT | (4) | TIM10_CH1, FSMC_NIORD, EVENTOUT | ADC3_IN4 |
| - | - | 19 | 25 | K1 | PF7 | I/O | FT | (4) | TIM11_CH1, FSMC_NREG, EVENTOUT | ADC3_IN5 |
| - | - | 20 | 26 | L3 | PF8 | I/O | FT | (4) | TIM13_CH1, FSMC_NIOWR, EVENTOUT | ADC3_IN6 |
| - | - | 21 | 27 | L2 | PF9 | I/O | FT | (4) | TIM14_CH1, FSMC_CD, EVENTOUT | ADC3_IN7 |
| - | - | 22 | 28 | L1 | PF10 | I/O | FT | (4) | FSMC_INTR, EVENTOUT | ADC3_IN8 |
| 5 | 12 | 23 | 29 | G1 | $\begin{gathered} \text { PHO/OSC_IN } \\ (\mathrm{PHO}) \end{gathered}$ | I/O | FT | - | EVENTOUT | OSC_IN ${ }^{(4)}$ |
| 6 | 13 | 24 | 30 | H1 | PH1/OSC_OUT (PH1) | I/O | FT | - | EVENTOUT | OSC_OUT ${ }^{(4)}$ |
| 7 | 14 | 25 | 31 | J1 | NRST | I/O | RST | - | - | - |
| 8 | 15 | 26 | 32 | M2 | PC0 | I/O | FT | (4) | OTG_HS_ULPI_STP, EVENTOUT | $\begin{gathered} \text { ADC123_ } \\ \text { IN10 } \end{gathered}$ |
| 9 | 16 | 27 | 33 | M3 | PC1 | I/O | FT | (4) | ETH_MDC, EVENTOUT | $\begin{gathered} \text { ADC123_ } \\ \text { IN11 } \end{gathered}$ |
| 10 | 17 | 28 | 34 | M4 | PC2 | I/O | FT | (4) | SPI2_MISO, OTG_HS_ULPI_DIR, ETH_MII_TXD2, EVENTOUT | $\begin{gathered} \text { ADC123_ } \\ \text { IN12 } \end{gathered}$ |
| 11 | 18 | 29 | 35 | M5 | PC3 | I/O | FT | (4) | SPI2_MOSI, I2S2_SD, OTG_HS_ULPI_NXT, ETH_MII_TX_CLK, EVENTOUTT | $\begin{gathered} \text { ADC123_ } \\ \text { IN13 } \end{gathered}$ |
| - | 19 | 30 | 36 | - | $V_{D D}$ | S | - | - | - | - |
| 12 | 20 | 31 | 37 | M1 | $V_{\text {SSA }}$ | S | - | - | - | - |
| - | - | - | - | N1 | $V_{\text {REF- }}$ | S | - | - | - | - |
| - | 21 | 32 | 38 | P1 | $\mathrm{V}_{\text {REF+ }}$ | S | - | - | - | - |

Table 7．STM32F21x pin and ball definitions（continued）

| Pins |  |  |  |  | Pin name （function after reset）${ }^{(1)}$ | $\underset{\underset{i n}{\circ}}{\stackrel{0}{2}}$ |  | $\begin{aligned} & \text { ぎ } \\ & \text { Z } \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { む } \\ & \text { OR} \\ & \text { Ó } \end{aligned}$ | $\begin{aligned} & 8 \\ & \frac{0}{2} \\ & \text { 눙 } \end{aligned}$ |  | $\stackrel{\circ}{\grave{c}}$ $\stackrel{1}{4}$ $\stackrel{1}{3}$ |  |  |  |  |  |  |  |
| 13 | 22 | 33 | 39 | R1 | $V_{\text {DDA }}$ | S | － | － | － | － |
| 14 | 23 | 34 | 40 | N3 | PAO／WKUP （PAO） | I／O | FT | （4）（5） | USART2＿CTS，UART4＿TX， ETH＿MII＿CRS， TIM2＿CH1＿ETR， TIM5＿CH1，TIM8＿ETR， EVENTOUT | $\begin{gathered} \text { ADC123_INO, } \\ \text { WKUP } \end{gathered}$ |
| 15 | 24 | 35 | 41 | N2 | PA1 | I／O | FT | （4） | USART2＿RTS，UART4＿RX， ETH＿RMII＿REF＿CLK， ETH＿MII＿RX＿CLK，TIM5＿CH2， TIM2＿CH2，EVENTOUT | ADC123＿IN1 |
| 16 | 25 | 36 | 42 | P2 | PA2 | I／O | FT | （4） | USART2＿TX，TIM5＿CH3， TIM9＿CH1，TIM2＿CH3， ETH＿MDIO，EVENTOUT | ADC123＿IN2 |
| － | － | － | 43 | F4 | PH2 | I／O | FT | － | ETH＿MII＿CRS，EVENTOUT | － |
| － | － | － | 44 | G4 | PH3 | I／O | FT | － | ETH＿MII＿COL，EVENTOUT | － |
| － | － | － | 45 | H4 | PH4 | I／O | FT | － |  | － |
| － | － | － | 46 | J4 | PH5 | I／O | FT | － | I2C2＿SDA，EVENTOUT | － |
| 17 | 26 | 37 | 47 | R2 | PA3 | I／O | FT | （4） | $\begin{gathered} \text { USART2_RX, TIM5_CH4, } \\ \text { TIM9_CH2, TIM2_CH4, } \\ \text { OTG_HS_ULPI_DO, } \\ \text { ETH_MII_COL, EVENTOUT } \end{gathered}$ | ADC123＿IN3 |
| 18 | 27 | 38 | 48 | － | $\mathrm{V}_{\text {SS }}$ | S | － | － | － | － |
|  |  |  |  | L4 | REGOFF | I／O | － | － | － | － |
| 19 | 28 | 39 | 49 | K4 | $V_{\text {DD }}$ | S | － | － | － | － |
| 20 | 29 | 40 | 50 | N4 | PA4 | I／O | TTa | （4） | SPI1＿NSS，SPI3＿NSS， USART2＿CK，DCMI＿HSYNC， OTG＿HS＿SOF，I2S3＿WS， EVENTOUT | ADC12＿IN4， DAC＿OUT1 |
| 21 | 30 | 41 | 51 | P4 | PA5 | I／O | TTa | （4） | ```SPI1_SCK, OTG_HS_ULPI_CK, TIM2_CH1_ETR,TIM8_CH1N, EVENTOUT``` | ADC12＿IN5 ／DAC＿OUT2 |

Table 7. STM32F21x pin and ball definitions (continued)

| Pins |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { d } \\ & \text { OR} \\ & \stackrel{1}{0} \\ & \hline \end{aligned}$ |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ | $\begin{aligned} & \stackrel{0}{2} \\ & \underset{\sim}{2} \\ & \underset{2}{2} \end{aligned}$ | 0 03 0 0 0 0 0 0 | $\begin{aligned} & \text { き } \\ & \mathbf{Z} \end{aligned}$ | Alternate functions | Additional functions |
| 22 | 31 | 42 | 52 | P3 | PA6 | I/O | FT | (4) | SPI1_MISO, TIM8_BKIN, TIM13_CH1, DCMI_PIXCLK, TIM3_CH1, TIM1_BKIN, EVENTOUT | ADC12_IN6 |
| 23 | 32 | 43 | 53 | R3 | PA7 | I/O | FT | (4) | SPI1_MOSI, TIM8_CH1N, TIM14_CH1, TIM3_CH2, ETH_MII_RX_DV, TIM1_CH1N, ETH_RMII_CRS_DV, EVENTOUT | ADC12_IN7 |
| 24 | 33 | 44 | 54 | N5 | PC4 | I/O | FT | (4) | ETH_RMII_RXDO,/ ETH_MII_RXDO, EVENTOUT | ADC12_IN14 |
| 25 | 34 | 45 | 55 | P5 | PC5 | I/O | FT | (4) | ETH_RMII_RXD1, ETH_MII_RXD1, EVENTOUT | ADC12_IN15 |
| 26 | 35 | 46 | 56 | R5 | PB0 | I/O | FT | (4) | ```TIM3_CH3, TIM8_CH2N, OTG_HS_ULPI_D1, ETH_MII_RXD2, TIM1_CH2N, EVENTOUT``` | ADC12_IN8 |
| 27 | 36 | 47 | 57 | R4 | PB1 | I/O | FT | (4) | ```TIM3_CH4, TIM8_CH3N, OTG_HS_ULPI_D2, ETH_MII_RXD3, TIM1_CH3N, EVENTOUT``` | ADC12_IN9 |
| 28 | 37 | 48 | 58 | M6 | $\begin{gathered} \hline \text { PB2/BOOT1 } \\ \text { (PB2) } \end{gathered}$ | I/O | FT | - | EVENTOUT | - |
| - | - | 49 | 59 | R6 | PF11 | I/O | FT | - | DCMI_D12, EVENTOUT | - |
| - | - | 50 | 60 | P6 | PF12 | I/O | FT | - | FSMC_A6, EVENTOUT | - |
| - | - | 51 | 61 | M8 | $\mathrm{V}_{\mathrm{SS}}$ | S | - | - | - | - |
| - | - | 52 | 62 | N8 | $V_{\text {DD }}$ | S | - | - | - | - |
| - | - | 53 | 63 | N6 | PF13 | I/O | FT | - | FSMC_A7, EVENTOUT | - |
| - | - | 54 | 64 | R7 | PF14 | I/O | FT | - | FSMC_A8, EVENTOUT | - |
| - | - | 55 | 65 | P7 | PF15 | I/O | FT | - | FSMC_A9, EVENTOUT | - |
| - | - | 56 | 66 | N7 | PG0 | I/O | FT | - | FSMC_A10, EVENTOUT | - |
| - | - | 57 | 67 | M7 | PG1 | I/O | FT | - | FSMC_A11, EVENTOUT | - |
| - | 38 | 58 | 68 | R8 | PE7 | I/O | FT | - | FSMC_D4, TIM1_ETR, EVENTOUT | - |

Table 7. STM32F21x pin and ball definitions (continued)

| Pins |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ |  | 00300300$=$ | $\begin{aligned} & \# \\ & \mathbf{Z} \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { U } \\ & \text { OL} \\ & \text { OU } \end{aligned}$ | $\begin{aligned} & \text { 을 } \\ & \text { ín } \\ & \text { O} \end{aligned}$ | $\begin{aligned} & \ddagger \\ & \underset{\sim}{i} \\ & \text { O} \end{aligned}$ | $\stackrel{0}{ㅅ}$ $\stackrel{1}{4}$ $\underset{0}{1}$ |  |  |  |  |  |  |  |
| - | 39 | 59 | 69 | P8 | PE8 | I/O | FT | - | FSMC_D5, TIM1_CH1N, $\overline{\text { EVENTOUT }}$ | - |
| - | 40 | 60 | 70 | P9 | PE9 | I/O | FT | - | FSMC_D6, TIM1_CH1, EVENTOUT | - |
| - | - | 61 | 71 | M9 | $\mathrm{V}_{S S}$ | S | - | - | - | - |
| - | - | 62 | 72 | N9 | $V_{D D}$ | S | - | - | - | - |
| - | 41 | 63 | 73 | R9 | PE10 | I/O | FT | - | FSMC_D7, TIM1_CH2N, EVENTOUT | - |
| - | 42 | 64 | 74 | P10 | PE11 | I/O | FT | - | FSMC_D8,TIM1_CH2, EVENTOUT | - |
| - | 43 | 65 | 75 | R10 | PE12 | I/O | FT | - | FSMC_D9,TIM1_CH3N, EVENTOUT | - |
| - | 44 | 66 | 76 | N11 | PE13 | I/O | FT | - | FSMC_D10,TIM1_CH3, EVENTOUT | - |
| - | 45 | 67 | 77 | P11 | PE14 | I/O | FT | - | FSMC_D11,TIM1_CH4, EVENTOUT | - |
| - | 46 | 68 | 78 | R11 | PE15 | I/O | FT | - | FSMC_D12,TIM1_BKIN, EVENTOUT | - |
| 29 | 47 | 69 | 79 | R12 | PB10 | I/O | FT | - | ```SPI2_SCK, I2S2_SCK, 12C2_SCL, USART3_TX, OTG_HS_ULPI_D3, ETH_MII_RX_ER, TIM2_CH3, EVENTOUT``` | - |
| 30 | 48 | 70 | 80 | R13 | PB11 | 1/O | FT | - | I2C2_SDA,USART3_RX, OTG_HS_ULPI_D4, ETH_RMII_TX_EN, ETH_MII_TX_EN, TIM2_CH4, EVENTOUT | - |
| 31 | 49 | 71 | 81 | M10 | $\mathrm{V}_{\text {CAP_1 }}$ | S |  | - | - | - |
| 32 | 50 | 72 | 82 | N10 | $V_{D D}$ | S |  | - | - | - |
| - | - | - | 83 | M11 | PH6 | I/O | FT | - | I2C2_SMBA, TIM12_CH1, ETH_MII_RXD2, EVENTOUT | - |
| - | - | - | 84 | N12 | PH7 | 1/O | FT | - | I2C3_SCL, ETH_MII_RXD3, EVENTOUT | - |

Table 7. STM32F21x pin and ball definitions (continued)

| Pins |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ | $\begin{aligned} & 002 \\ & \underset{Z}{2} \\ & \underset{i n}{2} \end{aligned}$ |  | $\begin{aligned} & \text { ¥゙ } \\ & \text { Z } \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 음 } \\ & \text { 민 } \\ & \hline 1 \end{aligned}$ |  | $\stackrel{0}{\stackrel{N}{\grave{1}}}$ | $\begin{aligned} & \stackrel{\circ}{N} \\ & \underset{\sim}{4} \\ & \hline \end{aligned}$ |  |  |  |  |  |  |
| - | - | - | 85 | M12 | PH8 | I/O | FT | - | I2C3_SDA, DCMI_HSYNC, EVENTOUT | - |
| - | - | - | 86 | M13 | PH9 | I/O | FT | - | I2C3_SMBA, TIM12_CH2, DCMI_DO, EVENTOUT | - |
| - | - | - | 87 | L13 | PH10 | I/O | FT | - | TIM5_CH1, DCMI_D1, EVENTOUT | - |
| - | - | - | 88 | L12 | PH11 | I/O | FT | - | TIM5_CH2, DCMI_D2, EVENTOUT | - |
| - | - | - | 89 | K12 | PH12 | I/O | FT | - | TIM5_CH3, DCMI_D3, EVENTOUT | - |
| - | - | - | 90 | H12 | $\mathrm{V}_{S S}$ | S | - | - | - | - |
| - | - | - | 91 | J12 | $V_{\text {DD }}$ | S | - | - | - | - |
| 33 | 51 | 73 | 92 | P12 | PB12 | I/O | FT | - |  | - |
| 34 | 52 | 74 | 93 | P13 | PB13 | I/O | FT | - | SPI2_SCK, I2S2_SCK, USART3_CTS, <br> TIM1_CH1N,CAN2_TX, OTG_HS_ULPI_D6, ETH_RMII_TXD1, <br> ETH_MII_TXD1, EVENTOUT | $\begin{gathered} \text { OTG_HS_ } \\ \text { VBUS } \end{gathered}$ |
| 35 | 53 | 75 | 94 | R14 | PB14 | I/O | FT | - | SPI2_MISO, TIM1_CH2N, TIM12_CH1, OTG_HS_DM USART3_RTS, TIM8_CH2N, EVENTOUT | - |
| 36 | 54 | 76 | 95 | R15 | PB15 | I/O | FT | - | SPI2_MOSI, I2S2_SD, TIM1_CH3N, TIM8_CH3N, TIM12_CH2, OTG_HS_DP, RTC_50Hz, EVENTOUT | - |
| - | 55 | 77 | 96 | P15 | PD8 | I/O | FT | - | FSMC_D13, USART3_TX, EVENTOUT | - |
| - | 56 | 78 | 97 | P14 | PD9 | I/O | FT | - | FSMC_D14, USART3_RX, EVENTOUT | - |

Table 7. STM32F21x pin and ball definitions (continued)

| Pins |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ | $\begin{aligned} & \stackrel{0}{2} \\ & \underset{\sim}{2} \\ & \hdashline \underline{1} \end{aligned}$ | 00000000 | $\begin{aligned} & \text { ¥゙ } \\ & \text { Z } \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 응 } \\ & \frac{1}{4} \\ & 0 \end{aligned}$ | $\begin{aligned} & J \\ & \underset{i}{i} \\ & \underset{\sim}{u} \end{aligned}$ | $\stackrel{0}{ㅅ}$ $\stackrel{1}{4}$ 0 |  |  |  |  |  |  |  |
| - | 57 | 79 | 98 | N15 | PD10 | I/O | FT | - | FSMC_D15, USART3_CK, EVENTOUT | - |
| - | 58 | 80 | 99 | N14 | PD11 | I/O | FT | - | FSMC_A16,USART3_CTS, EVENTOUT | - |
| - | 59 | 81 | 100 | N13 | PD12 | I/O | FT | - | FSMC_A17,TIM4_CH1, USART3_RTS, EVENTOUT | - |
| - | 60 | 82 | 101 | M15 | PD13 | I/O | FT | - | FSMC_A18,TIM4_CH2, EVENTOUT | - |
| - | - | 83 | 102 | - | $\mathrm{V}_{\text {SS }}$ | S |  | - | - | - |
| - | - | 84 | 103 | J13 | $V_{D D}$ | S |  | - | - | - |
| - | 61 | 85 | 104 | M14 | PD14 | I/O | FT | - | FSMC_D0,TIM4_CH3, EVENTOUT | - |
| - | 62 | 86 | 105 | L14 | PD15 | I/O | FT | - | FSMC_D1,TIM4_CH4, EVENTOUT | - |
| - | - | 87 | 106 | L15 | PG2 | I/O | FT | - | FSMC_A12, EVENTOUT | - |
| - | - | 88 | 107 | K15 | PG3 | I/O | FT | - | FSMC_A13, EVENTOUT | - |
| - | - | 89 | 108 | K14 | PG4 | I/O | FT | - | FSMC_A14, EVENTOUT | - |
| - | - | 90 | 109 | K13 | PG5 | I/O | FT | - | FSMC_A15, EVENTOUT | - |
| - | - | 91 | 110 | J15 | PG6 | I/O | FT | - | FSMC_INT2, EVENTOUT | - |
| - | - | 92 | 111 | J14 | PG7 | I/O | FT | - | FSMC_INT3,USART6_CK, EVENTOUT | - |
| - | - | 93 | 112 | H14 | PG8 | I/O | FT | - | USART6_RTS, ETH_PPS_OUT, EVENTOUT | - |
| - | - | 94 | 113 | G12 | $\mathrm{V}_{\text {S }}$ | S | - | - | - | - |
| - | - | 95 | 114 | H13 | $V_{\text {DD }}$ | S | - | - | - | - |
| 37 | 63 | 96 | 115 | H15 | PC6 | I/O | FT | - | ```I2S2_MCK, TIM8_CH1,SDIO_D6, USART6_TX, DCMI_D0,TIM3_CH1, EVENTOUT``` | - |

Table 7. STM32F21x pin and ball definitions (continued)

| Pins |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ | $\underset{\text { in }}{\stackrel{0}{2}}$ | 00300000$=$ | $\begin{aligned} & \cong \\ & \mathbf{Z} \\ & \mathbf{Z} \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { d } \\ & \text { OR} \\ & \stackrel{1}{0} \\ & \hline \end{aligned}$ | 8 <br> 0 <br> 0 <br> 0 <br> 0 <br> 1 | Z <br> $\stackrel{i}{4}$ <br> O | $\stackrel{0}{\stackrel{0}{ㄷ}}$ | $\stackrel{0}{ }$ $\stackrel{1}{4}$ $\stackrel{1}{u}$ $\stackrel{1}{J}$ |  |  |  |  |  |  |
| 38 | 64 | 97 | 116 | G15 | PC7 | I/O | FT | - | ```I2S3_MCK, TIM8_CH2,SDIO_D7, USART6_RX, DCMI_D1,TIM3_CH2, EVENTOUT``` | - |
| 39 | 65 | 98 | 117 | G14 | PC8 | I/O | FT | - | TIM8_CH3,SDIO_D0, TIM3_CH3, USART6_CK, DCMI_D2, EVENTOUT | - |
| 40 | 66 | 99 | 118 | F14 | PC9 | I/O | FT | - | $\begin{aligned} & \text { I2S2_CKIN, I2S3_CKIN, } \\ & \text { MCO2, TIM8_CH4,SDIO_D1, } \\ & \text { I2C3_SDA, DCMI_D3, } \\ & \text { TIM3_CH4, EVENTOUT } \end{aligned}$ | - |
| 41 | 67 | 100 | 119 | F15 | PA8 | I/O | FT | - | MCO1, USART1_CK, TIM1_CH1, I2C3_SCL, OTG_FS_SOF, EVENTOUT | - |
| 42 | 68 | 101 | 120 | E15 | PA9 | I/O | FT | - | USART1_TX, TIM1_CH2, I2C3_SMBA, DCMI_DO, EVENTOUT | $\begin{gathered} \text { OTG_FS- } \\ \text { VBUS } \end{gathered}$ |
| 43 | 69 | 102 | 121 | D15 | PA10 | I/O | FT | - | USART1_RX, TIM1_CH3, OTG_FS_ID,DCMI_D1, EVENTOUT | - |
| 44 | 70 | 103 | 122 | C15 | PA11 | I/O | FT | - | USART1_CTS, CAN1_RX, TIM1_CH4, OTG_FS_DM, EVENTOUT | - |
| 45 | 71 | 104 | 123 | B15 | PA12 | I/O | FT | - | USART1_RTS, CAN1_TX, TIM1_ETR, OTG_FS_DP, EVENTOUT | - |
| 46 | 72 | 105 | 124 | A15 | PA13 <br> (JTMS-SWDIO) | I/O | FT | - | JTMS-SWDIO, EVENTOUT | - |
| 47 | 73 | 106 | 125 | F13 | $\mathrm{V}_{\text {CAP_2 }}$ | S | - | - | - | - |
| - | 74 | 107 | 126 | F12 | $\mathrm{V}_{\mathrm{SS}}$ | S | - | - | - | - |
| 48 | 75 | 108 | 127 | G13 | $V_{D D}$ | S | - | - | - | - |
| - | - | - | 128 | E12 | PH13 | I/O | FT | - | TIM8_CH1N, CAN1_TX, EVENTOUT | - |
| - | - | - | 129 | E13 | PH14 | I/O | FT | - | TIM8_CH2N, DCMI_D4, EVENTOUT | - |

Table 7. STM32F21x pin and ball definitions (continued)

| Pins |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ | $\underset{\underset{i}{2}}{\stackrel{0}{2}}$ | 0000000$=$ | $\begin{aligned} & \text { ¥゙ } \\ & \text { Z } \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { U } \\ & 0 \\ & \text { OU1 } \\ & \text { O} \end{aligned}$ | $\begin{aligned} & \text { 을 } \\ & \text { íd } \\ & \text { O} \end{aligned}$ |  | $\stackrel{0}{ }$ $\stackrel{1}{4}$ $\underset{0}{1}$ |  |  |  |  |  |  |  |
| - | - | - | 130 | D13 | PH15 | I/O | FT | - | TIM8_CH3N, DCMI_D11, EVENTOUT | - |
| - | - | - | 131 | E14 | PIO | I/O | FT | - | TIM5_CH4, SPI2_NSS, I2S2_WS, DCMI_D13, EVENTOUT | - |
| - | - | - | 132 | D14 | PI1 | I/O | FT | - | SPI2_SCK, I2S2_SCK, DCMI_D8, EVENTOUT | - |
| - | - | - | 133 | C14 | PI2 | I/O | FT | - | TIM8_CH4,SPI2_MISO, DCMI_D9, EVENTOUT | - |
| - | - | - | 134 | C13 | PI3 | I/O | FT | - | TIM8_ETR, SPI2_MOSI, I2S2_SD, DCMI_D10, EVENTOUT | - |
| - | - | - | 135 | D9 | $\mathrm{V}_{\mathrm{SS}}$ | S | - | - | - | - |
| - | - | - | 136 | C9 | $V_{D D}$ | S | - | - | - | - |
| 49 | 76 | 109 | 137 | A14 | $\begin{gathered} \text { PA14 } \\ \text { (JTCK-SWCLK) } \end{gathered}$ | I/O | FT | - | JTCK-SWCLK, EVENTOUT | - |
| 50 | 77 | 110 | 138 | A13 | $\begin{aligned} & \text { PA15 } \\ & \text { (JTDI) } \end{aligned}$ | I/O | FT | - | JTDI, SPI3 NSS, <br> I2S3_WS,TIM2_CH1_ETR, SPI1_NSS/ EVENTOUT | - |
| 51 | 78 | 111 | 139 | B14 | PC10 | I/O | FT | - | SPI3_SCK, I2S3_SCK, UART4_TX, SDIO_D2, DCMI_D8, USART3_TX, EVENTOUT | - |
| 52 | 79 | 112 | 140 | B13 | PC11 | I/O | FT | - | ```UART4_RX, SPI3_MISO, SDIO_D3, DCMI_D4,USART3_RX, EVENTOUT``` | - |
| 53 | 80 | 113 | 141 | A12 | PC12 | I/O | FT | - | UART5_TX,SDIO_CK, DCMI_D9, SPI3_MOSI, I2S3_SD, USART3_CK, EVENTOUT | - |
| - | 81 | 114 | 142 | B12 | PD0 | I/O | FT | - | FSMC_D2,CAN1_RX, EVENTOUT | - |
| - | 82 | 115 | 143 | C12 | PD1 | I/O | FT | - | FSMC_D3, CAN1_TX, EVENTOUT | - |

Table 7. STM32F21x pin and ball definitions (continued)

| Pins |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ | $\underset{\sim}{0} \underset{\sim}{2}$ |  | $\begin{aligned} & \cong \\ & \text { Z } \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 음 } \\ & \text { O} \\ & \hline 1 \end{aligned}$ |  | $\stackrel{0}{ }$ <br> $\stackrel{1}{4}$ <br> 1 |  |  |  |  |  |  |  |
| 54 | 83 | 116 | 144 | D12 | PD2 | I/O | FT | - | TIM3_ETR,UART5_RX SDIO_CMD, DCMI_D11, EVENTOUT | - |
| - | 84 | 117 | 145 | D11 | PD3 | I/O | FT | - | FSMC_CLK,USART2_CTS, EVENTOUT | - |
| - | 85 | 118 | 146 | D10 | PD4 | I/O | FT | - | FSMC_NOE,USART2_RTS, EVENTOUT | - |
| - | 86 | 119 | 147 | C11 | PD5 | I/O | FT | - | FSMC_NWE,USART2_TX, EVENTOUT | - |
| - | - | 120 | 148 | D8 | $\mathrm{V}_{\mathrm{SS}}$ | S |  | - | - | - |
| - | - | 121 | 149 | C8 | $V_{D D}$ | S |  | - | - | - |
| - | 87 | 122 | 150 | B11 | PD6 | I/O | FT | - | FSMC_NWAIT,USART2_RX, EVENTOUT | - |
| - | 88 | 123 | 151 | A11 | PD7 | I/O | FT | - | USART2_CK,FSMC_NE1, FSMC_NCE2, EVENTOUT | - |
| - | - | 124 | 152 | C10 | PG9 | I/O | FT | - | USART6_RX, <br> FSMC_NE2,FSMC_NCE3, EVENTOUT | - |
| - | - | 125 | 153 | B10 | PG10 | I/O | FT | - | FSMC_NCE4_1, FSMC_NE3, EVENTOUT | - |
| - | - | 126 | 154 | B9 | PG11 | I/O | FT | - | FSMC NCE4 2, <br> ETH_MII_TX_EN, ETH _RMII_TX_EN, EVENTOUT | - |
| - | - | 127 | 155 | B8 | PG12 | I/O | FT | - | FSMC_NE4, USART6_RTS, EVENTOUT | - |
| - | - | 128 | 156 | A8 | PG13 | 1/O | FT | - | FSMC_A24, USART6_CTS, ETH MII TXDO, ETH_RMII_TXDO, EVENTOUT | - |
| - | - | 129 | 157 | A7 | PG14 | I/O | FT | - |  | - |
| - | - | 130 | 158 | D7 | $\mathrm{V}_{\text {SS }}$ | S | - | - | - | - |
| - | - | 131 | 159 | C7 | $V_{D D}$ | S | - | - | - | - |

Table 7. STM32F21x pin and ball definitions (continued)

| Pins |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ |  | 00300000 | $\begin{aligned} & \cong \\ & \mathbf{Z} \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { U } \\ & \text { Oin } \\ & \text { O } \end{aligned}$ | $\begin{aligned} & \text { 응 } \\ & \text { it } \\ & \text { OU } \end{aligned}$ |  | $\stackrel{0}{ }$ $\stackrel{i}{4}$ $\underset{0}{0}$ |  |  |  |  |  |  |  |
| - | - | 132 | 160 | B7 | PG15 | I/O | FT | - | USART6_CTS, DCMI_D13, EVENTOUT | - |
| 55 | 89 | 133 | 161 | A10 | $\begin{gathered} \text { PB3 } \\ \text { (JTDO/TRACESWO) } \end{gathered}$ | I/O | FT | - | JTDO/TRACESWO, SPI3_SCK, I2S3_SCK, TIM2_CH2, SPI1_SCK, EVENTOUT | - |
| 56 | 90 | 134 | 162 | A9 | PB4 | I/O | FT | - | NJTRST, SPI3_MISO, TIM3_CH1, SPI1_MISO, EVENTOUT | - |
| 57 | 91 | 135 | 163 | A6 | PB5 | I/O | FT | - | I2C1_SMBA, CAN2 RX, OTG HS ULPI D7, ETH_PPS_OUT,TIM3_CH2, SPI1_MOSI, SPI3_MOSI, DCMI_D10, I2S3_SD, EVENTOUT | - |
| 58 | 92 | 136 | 164 | B6 | PB6 | I/O | FT | - | $\begin{gathered} \text { I2C1_SCL, TIM4_CH1, } \\ \text { CAN2_TX, } \\ \text { DCMI_D5,USART1_TX, } \\ \text { EVENTOUT } \end{gathered}$ | - |
| 59 | 93 | 137 | 165 | B5 | PB7 | I/O | FT | - | I2C1_SDA, FSMC_NL ${ }^{(6)}$, DCMI_VSYNC, USART1_RX, TIM4_CH2, EVENTOUT | - |
| 60 | 94 | 138 | 166 | D6 | BOOT0 | 1 | B | - | - | $\mathrm{V}_{\text {PP }}$ |
| 61 | 95 | 139 | 167 | A5 | PB8 | I/O | FT | - | TIM4_CH3,SDIO_D4, <br> TIM10_CH1, DCMI_D6, ETH_MII_TXD3, I2C1_SCL, CAN1_RX, EVENTOUT | - |
| 62 | 96 | 140 | 168 | B4 | PB9 | I/O | FT | - | SPI2_NSS, I2S2_WS, TIM4_CH4, TIM11_CH1, SDIO_D5, DCMI_D7, I2C1_SDA, CAN1_TX, EVENTOUT | - |
| - | 97 | 141 | 169 | A4 | PE0 | I/O | FT | - | TIM4_ETR, FSMC_NBLO, DCMI_D2, EVENTOUT | - |
| - | 98 | 142 | 170 | A3 | PE1 | I/O | FT | - | FSMC_NBL1, DCMI_D3, EVENTOUT | - |
| - | - | - | - | D5 | $\mathrm{V}_{\mathrm{SS}}$ | S |  | - | - | - |

Table 7. STM32F21x pin and ball definitions (continued)

| Pins |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ | $\begin{aligned} & \text { © } \\ & \underset{2}{2} \\ & \underset{2}{2} \end{aligned}$ | 00300000$=$ | $\begin{aligned} & \pm \\ & \mathbf{~} \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { J } \\ & \text { OM} \\ & \text { Ó } \end{aligned}$ |  |  | $\stackrel{0}{ㅅ}$ $\stackrel{1}{4}$ $\underset{0}{0}$ |  |  |  |  |  |  |  |
| 63 | - | - | - | - | $\mathrm{V}_{\text {SS }}$ | S | - | - | - | - |
| - | 99 | 143 | 171 | C6 | RFU | - | - | (7) | - | - |
| 64 | 100 | 144 | 172 | C5 | $\mathrm{V}_{\mathrm{DD}}$ | S | - | - | - | - |
| - | - | - | 173 | D4 | PI4 | I/O | FT | - | TIM8_BKIN, DCMI_D5, EVENTOUT | - |
| - | - | - | 174 | C4 | PI5 | I/O | FT | - | TIM8_CH1, DCMI_VSYNC, EVENTOUT | - |
| - | - | - | 175 | C3 | PI6 | I/O | FT | - | $\begin{gathered} \text { TIM8_CH2, DCMI_D6, } \\ \text { EVENTOUT } \end{gathered}$ | - |
| - | - | - | 176 | C2 | PI7 | I/O | FT | - | TIM8_CH3, DCMI_D7, EVENTOUT | - |

1. Function availability depends on the chosen device.
2. PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current ( 3 mA ), the use of GPIOs PC13 to PC15 and P18 in output mode is limited: the speed should not exceed 2 MHz with a maximum load of 30 pF and these I/Os must not be used as a current source (e.g. to drive an LED).
3. Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after reset (because these registers are not reset by the main reset). For details on how to manage these I/Os, refer to the RTC register description sections in the STM32F20x and STM32F21x reference manual, available from the STMicroelectronics website www.st.com.
4. $\mathrm{FT}=5 \mathrm{~V}$ tolerant except when in analog mode or oscillator mode (for $\mathrm{PC} 14, \mathrm{PC} 15, \mathrm{PH} 0$ and PH 1 ).
5. If the device is delivered in an UFBGA176 package and if the REGOFF pin is set to $\mathrm{V}_{\mathrm{DD}}$ (Regulator OFF), then PA0 is used as an internal Reset (active low).
6. FSMC_NL pin is also named FSMC_NADV on memory devices.
7. RFU means "reserved for future use". This pin can be tied to $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$ or left unconnected.

Table 8. FSMC pin definition

| Pins | FSMC |  |  |  | LQFP100 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CF | NOR/PSRAM/SRAM | NOR/PSRAM Mux | NAND 16 bit |  |
| PE2 | - | A23 | A23 | - | Yes |
| PE3 | - | A19 | A19 | - | Yes |
| PE4 | - | A20 | A20 | - | Yes |
| PE5 | - | A21 | A21 | - | Yes |
| PE6 | - | A22 | A22 | - | Yes |
| PF0 | A0 | A0 | - | - | - |
| PF1 | A1 | A1 | - | - | - |

Table 8. FSMC pin definition (continued)

| Pins | FSMC |  |  |  | LQFP100 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CF | NOR/PSRAM/SRAM | NOR/PSRAM Mux | NAND 16 bit |  |
| PF2 | A2 | A2 | - | - | - |
| PF3 | A3 | A3 | - | - | - |
| PF4 | A4 | A4 | - | - | - |
| PF5 | A5 | A5 | - | - | - |
| PF6 | NIORD | - | - | - | - |
| PF7 | NREG | - | - | - | - |
| PF8 | NIOWR | - | - | - | - |
| PF9 | CD | - | - | - | - |
| PF10 | INTR | - | - | - | - |
| PF12 | A6 | A6 | - | - | - |
| PF13 | A7 | A7 | - | - | - |
| PF14 | A8 | A8 | - | - | - |
| PF15 | A9 | A9 | - | - | - |
| PG0 | A10 | A10 | - | - | - |
| PG1 | - | A11 | - | - | - |
| PE7 | D4 | D4 | DA4 | D4 | Yes |
| PE8 | D5 | D5 | DA5 | D5 | Yes |
| PE9 | D6 | D6 | DA6 | D6 | Yes |
| PE10 | D7 | D7 | DA7 | D7 | Yes |
| PE11 | D8 | D8 | DA8 | D8 | Yes |
| PE12 | D9 | D9 | DA9 | D9 | Yes |
| PE13 | D10 | D10 | DA10 | D10 | Yes |
| PE14 | D11 | D11 | DA11 | D11 | Yes |
| PE15 | D12 | D12 | DA12 | D12 | Yes |
| PD8 | D13 | D13 | DA13 | D13 | Yes |
| PD9 | D14 | D14 | DA14 | D14 | Yes |
| PD10 | D15 | D15 | DA15 | D15 | Yes |
| PD11 | - | A16 | A16 | CLE | Yes |
| PD12 | - | A17 | A17 | ALE | Yes |
| PD13 | - | A18 | A18 | - | Yes |
| PD14 | D0 | D0 | DA0 | D0 | Yes |
| PD15 | D1 | D1 | DA1 | D1 | Yes |
| PG2 | - | A12 | - | - | - |

Table 8. FSMC pin definition (continued)

| Pins | FSMC |  |  |  | LQFP100 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CF | NOR/PSRAM/SRAM | NOR/PSRAM Mux | NAND 16 bit |  |
| PG3 | - | A13 | - | - | - |
| PG4 | - | A14 | - | - | - |
| PG5 | - | A15 | - | - | - |
| PG6 | - | - | - | INT2 | - |
| PG7 | - | - | - | INT3 | - |
| PD0 | D2 | D2 | DA2 | D2 | Yes |
| PD1 | D3 | D3 | DA3 | D3 | Yes |
| PD3 | - | CLK | CLK | - | Yes |
| PD4 | NOE | NOE | NOE | NOE | Yes |
| PD5 | NWE | NWE | NWE | NWE | Yes |
| PD6 | NWAIT | NWAIT | NWAIT | NWAIT | Yes |
| PD7 | - | NE1 | NE1 | NCE2 | Yes |
| PG9 | - | NE2 | NE2 | NCE3 | - |
| PG10 | NCE4_1 | NE3 | NE3 | - | - |
| PG11 | NCE4_2 | - | - | - | - |
| PG12 | - | NE4 | NE4 | - | - |
| PG13 | - | A24 | A24 | - | - |
| PG14 | - | A25 | A25 | - | - |
| PB7 | - | NADV | NADV | - | Yes |
| PE0 | - | NBL0 | NBL0 | - | Yes |
| PE1 | - | NBL1 | NBL1 | - | Yes |


Table 9．Alternate function mapping（continued）

|  | $\frac{8}{4}$ | $\begin{array}{\|l\|l\|} \hline \stackrel{y}{0} \\ \hline \frac{4}{2} \\ \hline \end{array}$ |  |  |  | $\begin{aligned} & \text { 亳 } \\ & \text { 曾 } \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|l} \hline \frac{5}{0} \\ \sum_{2}^{2} \\ \hline \end{array}$ |  |  |  |  |  | 亳 |  |  |  | ｜r｜c |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 亮 } \\ & \hline \end{aligned}$ |  |  |  | ， |  |  |  |  |  |  | ， | ． |  |  | ， | ， |  |
| 皆 | 층 | ． | ， |  | ， |  |  |  |  |  | $\begin{aligned} & \circ \\ & \stackrel{\circ}{0} \\ & \stackrel{訁}{0} \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline 0 \\ \hat{C}_{1} \\ \frac{訁}{0} \end{array}$ | ． |  |  | ， | ， |  |
| $\left\lvert\, \underset{\frac{\tilde{x}}{4}}{ }\right.$ |  |  |  |  | ， | ． |  |  |  | $\begin{aligned} & \vec{z}_{1}^{\prime} \\ & \bigcup_{\tilde{\omega}} \end{aligned}$ |  | $\begin{aligned} & \stackrel{\circ}{0_{1}^{\prime}} \\ & O_{0}^{\prime} \\ & \hline 0 \end{aligned}$ | ． |  |  | ， | $\begin{array}{\|l\|l} \hline \Sigma_{0} \\ 0 \\ 0_{1} \\ 0 \\ 0 \end{array}$ |  |
| 唇 | 돈 |  |  |  | ， | ， | $\begin{array}{\|c} \hline \begin{array}{c} 5 \\ 0_{1} \\ 0_{1} \\ 0_{2} \\ 1 \\ \hline \end{array} \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |
| 丧 |  |  |  |  | ， |  | $\begin{array}{\|l\|} \hline \\ \hline \\ 0_{1} \\ a_{1} \\ e_{1}^{\prime} \\ e_{1} \\ e_{1} \\ \hline \end{array}$ | ． |  |  |  |  |  |  |  |  |  |  |
| －${ }_{\text {i }}$ |  |  |  |  | ， |  | $\begin{aligned} & x \\ & \substack{x \\ n_{1} \\ x_{0}} \end{aligned}$ |  |  |  | $\begin{aligned} & x_{1}^{x_{1}} \\ & \bar{z}_{1} \end{aligned}$ | $\begin{aligned} & x_{1} \\ & x_{1} \\ & \sum_{0} \end{aligned}$ | ． |  | $\begin{aligned} & x \\ & \substack{x \\ x_{1} \\ z_{0} \\ \hline} \end{aligned}$ |  | $\begin{array}{\|c\|} \hline \stackrel{\Sigma}{I_{0}^{\prime}} \\ \tilde{\Sigma}_{1}^{\prime} \end{array}$ |  |
| \％ |  | ， |  |  | ， |  |  |  |  |  |  |  | ， |  |  | ， |  |  |
| 交 |  |  | ， |  | ， |  |  |  |  |  |  |  |  |  |  |  |  |  |
| \％ |  |  | ， |  |  |  |  |  |  |  |  | ， | ， | ， |  | ， |  |  |
| \％ |  |  |  |  | $\begin{array}{\|l} \stackrel{\check{c}}{0} \\ \stackrel{0}{1} \\ \bar{a} \end{array}$ | $\begin{aligned} & \frac{0}{D_{1}} \\ & \sum_{1} \\ & \frac{1}{0} \end{aligned}$ | $\left\lvert\, \begin{aligned} & \bar{o} \\ & e_{2} \\ & \overline{1}_{\bar{\omega}} \end{aligned}\right.$ | ， |  |  |  |  | $\left\{\begin{array}{l} 20 \\ 0 \end{array}\right.$ |  |  |  |  |  |
| 年 |  |  |  |  | ， |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\omega_{1}} \\ & \vec{a}_{1} \end{aligned}$ |  | $$ | $\begin{aligned} & \overrightarrow{0_{1}} \\ & \stackrel{\rightharpoonup}{\stackrel{u}{2}_{2}^{2}} \end{aligned}$ |  | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \tilde{o}^{\prime} \\ & \tilde{\sigma}^{\prime} \end{aligned}$ | $\begin{aligned} & \text { án } \\ & \tilde{o}_{1}^{\prime} \\ & {\underset{\sigma}{0}}^{\prime} \end{aligned}$ | $\begin{aligned} & \text { 㩊 } \\ & \tilde{N}^{\prime} \\ & \widetilde{U}^{\prime} \end{aligned}$ | ， | ， |  |
| \％ |  |  |  |  | ， |  |  |  |  |  |  | $\begin{array}{\|l\|} \hline \bar{I}_{1} \\ \stackrel{y}{1} \\ \sum_{i}^{\prime} \end{array}$ | ， |  |  | ， |  |  |
| 蝺 | $\begin{aligned} & \text { 亳 } \\ & \substack{\text { en }} \end{aligned}$ |  |  |  | ． |  |  |  | $\underline{\gtrless}$ |  |  |  | － |  |  | ， | ， |  |
| 妥 | N |  |  |  | $\begin{aligned} & \text { 筑 } \\ & \stackrel{\rightharpoonup}{\Sigma} \end{aligned}$ |  |  | ， |  |  |  |  |  |  |  |  |  |  |
| 윤 | $\stackrel{\sim}{6}$ | ， |  |  |  | 率 |  |  |  |  |  | ， | ． | ， |  | ， | ， | （en |
| 늘 |  | \％ | ＂ | \％ | \％ | 蠋 | 䓕 | \％ |  | 这 | 苋 | \％ | 产 | 들 | 登 |  | 誓 | 皆 |
|  |  |  |  |  |  |  |  |  |  |  | 裠 |  |  |  |  |  |  |  |

Table 9. Alternate function mapping (continued)

Table 9．Alternate function mapping（continued）

|  | 年 | $\begin{array}{\|l\|l} \hline \stackrel{y}{0} \\ \stackrel{y}{4} \\ \stackrel{y}{u} \\ \hline \end{array}$ |  |  | $$ |  | $$ |  | $\begin{aligned} & 5 \\ & \hline 0 \\ & \sum_{2}^{2} \\ & \text { en } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { 志 } \\ & \stackrel{y}{2} \\ & \underset{y y y}{\mid c} \end{aligned}$ |  |  |  | $$ | $\stackrel{5}{5}$ | $\stackrel{5}{\circ}$ <br> $\sum_{4}^{2}$ | 5 <br> $⿳ 亠 口 冋$ |  |  |  |  |  | $$ | $$ | $$ | $\begin{array}{\|l\|l} \hline \stackrel{y}{\circ} \\ \stackrel{y}{0} \\ \underset{y y y}{\mid c} \end{array}$ | $$ | $\begin{array}{\|l\|l} \hline \stackrel{y}{\circ} \\ \stackrel{y}{2} \\ \underset{y y y}{\mid c} \\ \hline \end{array}$ | $\begin{array}{\|l\|l} \hline 5 \\ \sum_{2}^{0} \\ \stackrel{y y y}{\mid c} \\ \hline \end{array}$ |  |  | $$ | $\begin{array}{\|l\|} \hline \stackrel{y}{\circ} \\ \stackrel{y}{2} \\ \underset{y y y}{\mid c} \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 莍 | ， |  | ， | － | ， | ， | ， | ， | ， | ， | ， | ， | ， | ， | ， | ， | ， | ， | ， | ， | ， | － | ， | ， | ， | ． | ＇ | ， | ， | ， | ， | ， |
| $\stackrel{\substack{4 \\ ⿺ 𠃊}}{ }$ | $\sum_{0}^{\overline{0}}$ |  |  | $\begin{array}{\|l\|} \hline \bar{y}_{1} \\ \bar{S}_{1}^{\prime} \end{array}$ | － | ， | － | － | － | － | ， | ， | ， | ， | ， | ， | ， | $\begin{aligned} & \text { N } \\ & \sum_{0}^{1} \\ & \hline 0 \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline 0 \\ \sum_{0}^{\prime} \\ \sum_{0} \end{array}$ | － | ， | $\begin{array}{\|l\|l\|} \hline \text { ti } \\ \sum_{0}^{\prime} \\ \hline \end{array}$ | $\left\lvert\, \begin{array}{l\|l\|l\|} \hline 0 \\ \sum_{0}^{\prime} \end{array}\right.$ | $\left\lvert\, \begin{array}{l\|l\|} \hat{D}_{1} \\ \sum_{0}^{\prime} \\ \hline \end{array}\right.$ | ， | ， | ， | ， | ， | － | ， | － | － |
| N |  | $\begin{array}{\|l\|l} \tilde{N}_{1} \\ \sum_{0}^{U} \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline 0 \\ \varrho_{1} \\ 仓_{0}^{\prime} \\ \hline \end{array}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  | $\begin{aligned} & \stackrel{N}{\Sigma_{1}} \\ & 仓_{0}^{\prime} \\ & \sum_{0} \end{aligned}$ |  |  | $\begin{aligned} & \stackrel{0}{\sum_{0}^{\prime}} \\ & \stackrel{0}{0} \end{aligned}$ |  |  |  | $\begin{array}{\|l\|} \hline \bar{\Sigma}_{1} \\ 仓_{0}^{U} \\ \text { U } \end{array}$ |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\bar{\omega}} \\ & {\underset{\sim}{c}}^{\prime} \\ & \sum_{\text {U }} \end{aligned}$ |  | $\begin{aligned} & 0.0 \\ & \stackrel{0}{<} \\ & \stackrel{\rightharpoonup}{0} \\ & \underset{\sim}{4} \end{aligned}$ |  |  | $\begin{aligned} & \tilde{\underset{~}{\prime}} \\ & 0_{1}^{\prime} \\ & \sum_{0} \end{aligned}$ |  |  |  | $\begin{array}{\|l\|l\|} \hat{S}_{1} \\ 仓_{0}^{\prime} \\ \hline \end{array}$ | $\begin{array}{\|l\|l} \hline \infty \\ 0_{1} \\ \sum_{0}^{1} \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline 0 \\ \hline 0 \\ 仓_{0}^{\prime} \\ 仓_{0}^{\prime} \end{array}$ |  |  |  |
| $\underset{4}{\text { ¢ }}$ | 돈 |  |  | － | － | ， | － | ， | － | ＇ | ， | ， | ， | － | ， | ， | ， | ， |  |  | － | － |  | － | － | ， | ， |  | ， | － |  | ， | ， |
| 은 |  | ， |  | ， | ， | ， | ， | － | － | ＇ | ， | ， | ， | － | ， | ， | ， | － | ， | ， | ， | ， |  | ， | ， | ， | － |  | ， | ， | ＇ | ， | － |
| $\stackrel{8}{4}$ | 永空 | $\begin{array}{\|l\|l} \times \\ x_{1} \\ \sum_{\substack{x}}^{1} \end{array}$ |  | ． | － | ， | － | － | － | ， | ， | ， | ， | － | － | ． | ， | － | － | ， | ， | － |  | ， | ， | ， | ， | ， | ， | － | ， | ， | ． |
| $\stackrel{\infty}{4}$ |  | ． |  |  | － | ， | ， | － | － | － | ， | ， | ， | ． | － | ， | ． | － | ， | － | ， | ， |  | － | ， | ， | ， |  | ， | ， | ， | － | ， |
| 交 |  | ， |  | － |  |  |  |  |  |  |  |  |  |  | － | ， | ， | － | ， | ， | ， | ， |  | － | ， | ． | ， |  | ， | ， |  | － | ， |
| $\stackrel{\circ}{4}$ |  | ， |  | ． | － | ， | － | － | － | － | ， | ， | ， | ， | ， | ， | ， | － | ， | ， | ， | ， |  | ， | ， | ， | － | ， | ， | － | ， | ， | ， |
| $\stackrel{4}{4}$ |  | ， |  | ． | － | ， | － | － | － | － | ， | ， | ， | － | － | ， | ， | － | ， | － | ， | － | ， | － | ， | ， | － | ， | ， | － | ， | － | － |
| 苼 |  | ， |  | － | ， | ， | － | － | － | ＇ | ， | ， | ， | － | － | ， | － | － | － | ， | ． | ， |  | ． | ， | ， |  |  | ， | － |  | － | － |
| 坒 |  | ， |  | － | ， | ， | － | － | － | ＇ | ， | ， | ， | － | ， | ， | ， | － | ， | － | ， | ， |  | $\begin{aligned} & \text { N } \\ & \tilde{N}_{1} \\ & \sum_{i}^{0} \\ & i \end{aligned}$ | ， | ， | ， | ， | ， | ， | ， | － | ， |
| N |  |  |  |  | － | ， | － | ， | － | ＇ | ， | ， | － | $\begin{array}{\|l\|l} \text { 동 } \\ y^{\prime} \\ \stackrel{y}{\mid c} \end{array}$ |  |  |  | $\begin{array}{\|l\|l} \underset{H}{\underset{y}{\prime}} \\ \underset{y}{I_{1}^{\prime}} \end{array}$ | ． | － | ， | ， | ＇ | ． | ， | ， | ， | ， | ， | － | ， | ， | ， |
| 단 | $\sum_{i}^{N}$ | ， | ， | － | ， | ， | ， | ， | － | ＇ | ， | ， | ， | ， | － | ， | － | － | － | － | ， | － | ， | － |  |  | $\begin{array}{\|l\|l} \underset{I}{I} \\ \vdots \\ \sum_{i} \end{array}$ |  | $\begin{aligned} & \text { N } \\ & \underset{N}{0} \\ & \sum_{i} \end{aligned}$ |  | $\begin{aligned} & \text { M } \\ & \text { M } \\ & \vdots \\ & \sum_{i} \end{aligned}$ |  |  |
| 안 | $\stackrel{\infty}{\omega}$ | ， | ＇ | ， | － | ， | ， | － | － | ， | ． | ． | ， | － | ， | ， | ， | － | － | 号 |  | $\begin{array}{\|l\|} \hline \stackrel{y}{\underset{U}{U}} \\ \stackrel{\rightharpoonup}{\widetilde{2}} \end{array}$ |  |  | ． | ， | ， |  | ， | ， | ， | － | ， |
|  |  | 은 | 듬 | 밈 | 咢 | 荷 | 吕 | : 음 | 人̀ | ® | \％${ }^{\circ}$ | $\begin{aligned} & \circ \\ & 0 \end{aligned}$ | $\overline{\mathrm{a}}$ | $\stackrel{N}{2}$ | $\begin{aligned} & \text { m } \\ & 1 \end{aligned}$ | $\frac{t}{a}$ | $\begin{array}{\|l\|l} \hline \frac{n}{2} \\ \hline \end{array}$ | 쓴 | 岂 | ญ | 凹 | 岂 | 出 | 进 | 㟔 | ¢ | 吕 | 号 | 営 | $\begin{array}{\|l\|l\|} \stackrel{N}{2} \\ \hline \end{array}$ | $\left\lvert\, \begin{array}{\|l\|l} \stackrel{ٕ}{\ddot{2}} \end{array}\right.$ |  | 号 |

Table 9. Alternate function mapping (continued)

Table 9．Alternate function mapping（continued）

|  | 咎 |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|l\|l\|} \hline \frac{5}{0} \\ \stackrel{y y y y y}{4} \\ \hline \end{array}$ |  |  |  |  |  | $\begin{array}{\|l\|l\|} \hline \frac{5}{5} \\ \hline \text { 亮 } \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  | 旁 |  | ｜r｜c｜c |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 涼 |  |  | ， | ． |  |  |  | ． | ， | ， | ． | ， | ， | ， |  | ， | ， |  | ， | ， |  |  |  | － | ， | ， |  |  |  |  |
| 皆 | 듬 |  |  | ． | ， |  |  |  |  |  | $\begin{array}{\|c} 00 \\ 0 \\ 0 \\ y_{1} \\ y_{1}^{2} \\ \hline 0 \end{array}$ |  | $\begin{array}{\|l\|l\|} \hline \bar{o}_{1} \\ \bar{訁}_{1} \end{array}$ |  |  |  |  | $\begin{array}{\|l\|} \hline \bar{y}_{1} \\ \bar{\lambda}_{0} \end{array}$ | $\left\lvert\, \begin{array}{l\|} \hline 0 \\ D_{1} \\ \hat{N}_{1} \end{array}\right.$ | $\begin{aligned} & \infty \\ & 0 \\ & \bar{\Sigma}_{1}^{2} \\ & \hline 0 \end{aligned}$ |  |  |  |  | $\begin{aligned} & 0 \\ & \sum_{2}^{2} \\ & \sum_{0}^{1} \\ & \sum_{0}^{2} \\ & \hline \end{aligned}$ | $\left\lvert\, \begin{aligned} & 0 \\ & 0 \\ & 0_{1}^{\prime} \\ & \frac{1}{0} \end{aligned}\right.$ |  |  |  |  |  |
| $\left\lvert\, \frac{\tilde{x}}{\frac{1}{4}}\right.$ |  |  |  | ． | － |  |  |  |  | ， | ， | ， | － | ， | ， |  | ， | ， |  |  | ， |  |  |  |  | ， |  |  |  |  |  |
| $\underset{4}{\text { ¢ }}$ | 돈 |  |  |  |  |  |  |  |  |  | ， | － | － | ． | ， |  | ， | ， |  |  | ， |  |  |  | . | ， | ， | ， |  |  |  |
| 운 |  |  |  | ． |  |  |  |  |  | ． | ． | ， | ， | ， | ， | ＇ | ． | ． |  |  | ， |  |  |  | ， | ， | ， | ， |  |  |  |
| 운 |  |  |  |  | ， |  |  |  | $\begin{array}{\|c\|} \hline \stackrel{\rightharpoonup}{{\underset{N}{1}}^{\prime}} \\ \stackrel{\rightharpoonup}{\Sigma} \\ \hline \end{array}$ |  |  |  |  | ， |  |  |  | ， |  |  | ， |  |  |  | ， | ， |  |  | 边 |  |  |
| \％ |  |  |  |  | ， |  |  |  | ． | ， | ， | ． | － | ． | ， | - | ． | ， |  |  | ， |  |  |  | ． | ， | ， |  |  |  |  |
| 交 |  |  |  | ． | － |  |  |  |  | ． | ． | ， | ． | ， | ， | ， | ， | ． |  |  | ， |  |  |  | ， | ， | ， | ， |  |  |  |
| $\stackrel{\circ}{4}$ |  |  |  | ． | ， |  |  |  |  | ， | ， | ， | ． | ， | ， | ， | － | － | ， |  | ， |  |  |  | ． | ， | ， | ， |  |  | － |
| $\stackrel{4}{4}$ |  |  |  |  | ， |  |  |  |  | ． |  | ， | ， | ． | ， |  |  |  |  |  |  |  |  |  | ， | ． | ， |  |  |  |  |
| 㐌 |  |  |  |  |  | む̀ |  |  | $\left\lvert\, \begin{gathered} \frac{1}{0} \\ \omega_{\substack{\prime}}^{\tilde{N}^{\prime}} \\ {\underset{a}{\prime}}^{2} \end{gathered}\right.$ |  |  | $\left\lvert\, \begin{aligned} & \underline{1} \\ & n_{1} \\ & n_{1} \\ & \underset{a}{3} \\ & \hline \end{aligned}\right.$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| \％ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|c} \substack{\tilde{N}_{1}^{\prime} \\ a_{1}^{2}\\ } \end{array}$ |  |  |  |  |  |
| 年 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 岳 | $\stackrel{N}{\underline{\Sigma}}$ |  |  |  | ， |  |  |  |  | ， | ， | ， | ， | ， | ， |  |  | ， |  |  | ， |  |  |  | ， | ， | ， |  |  |  |  |
| $\stackrel{\square}{4}$ | $\stackrel{\sim}{5}$ |  |  | ， | ， |  |  |  |  | ． | ， | ， | ， | ＇ | ， | ＇ | ， | ， |  |  | ， |  |  |  | ， | ， | ， | ， |  |  |  |
|  | 芸 |  | $\left\lvert\, \begin{array}{l\|l\|} \substack{5 \\ \\ \\ \hline \\ 0 \\ 0 \\ 0} \\ \hline \end{array}\right.$ | 폼 | 꼴 | 圭 |  |  |  | 손 | $\stackrel{\text { ® }}{\text { ¢ }}$ | 올 | 옴 | 돈 | $\underset{\frac{N}{2}}{ }$ | $\frac{\cong}{\frac{1}{5}}$ | $\stackrel{\text { 圭 }}{\text { a }}$ | $\left\lvert\, \begin{aligned} & \frac{n}{5} \\ & \hline \end{aligned}\right.$ | 은 | 들 | ® | $\frac{2}{2}$ |  | 雨 | 는 | 을 | － | ¢ | － | 음 | 들 |
|  |  | 婄 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 들 |  |  |  |  |  |  |  |  |  |  |  |  |

## 5 Memory mapping

The memory map is shown in Figure 14.

Figure 14. Memory map


## 6 Electrical characteristics

### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to $\mathrm{V}_{\mathrm{SS}}$.

### 6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on $100 \%$ of the devices with an ambient temperature at $T_{A}=25^{\circ} \mathrm{C}$ and $T_{A}=T_{A} \max$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3 \Sigma$ ).

### 6.1.2 Typical values

Unless otherwise specified, typical data are based on $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ (for the $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where $95 \%$ of the devices have an error less than or equal to the value indicated (mean $\pm 2 \Sigma$ ).

### 6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 15.

### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 16.
Figure 15. Pin loading conditions $\quad$ Figure 16. Pin input voltage

### 6.1.6 Power supply scheme

Figure 17. Power supply scheme


1. Each power supply pair must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.
2. To connect REGOFF pin, refer to Section 3.16: Voltage regulator.
3. The two $2.2 \mu \mathrm{~F}$ ceramic capacitors should be replaced by two 100 nF decoupling capacitors when the voltage regulator is OFF.
4. The $4.7 \mu \mathrm{~F}$ ceramic capacitor must be connected to one of the $\mathrm{V}_{\mathrm{DD}} \mathrm{pin}$.

Caution: Each power supply pair $\left(\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{DDA}} / \mathrm{V}_{\mathrm{SSA}} \ldots\right)$ must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB, to ensure good device operation. It is not recommended to remove filtering capacitors to reduce PCB size or cost. This might cause incorrect device operation.

### 6.1.7 Current consumption measurement

Figure 18. Current consumption measurement scheme


### 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in Table 10: Voltage characteristics, Table 11: Current characteristics, and Table 12: Thermal characteristics may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 10. Voltage characteristics

| Symbol | Ratings | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{S S}$ | External main supply voltage (including $\left.\mathrm{V}_{\mathrm{DDA}}, \mathrm{V}_{\mathrm{DD}}\right)^{(1)}$ | -0.3 | 4.0 | V |
| $\mathrm{V}_{\mathrm{IN}}$ | Input voltage on five-volt tolerant pin ${ }^{(2)}$ | $\mathrm{V}_{\mathrm{SS}}-0.3$ | $\mathrm{V}_{\mathrm{DD}}+4$ |  |
|  | Input voltage on any other pin | $\mathrm{V}_{\mathrm{SS}}-0.3$ | 4.0 |  |
| $\left\|\Delta V_{\text {DDx }}\right\|$ | Variations between different $\mathrm{V}_{\mathrm{DD}}$ power pins | - | 50 | mV |
| $\left\|\mathrm{V}_{\mathrm{ssx}}-\mathrm{V}_{\mathrm{ss}}\right\|$ | Variations between all the different ground pins | - | 50 |  |
| $\mathrm{V}_{\text {ESD (HBM) }}$ | Electrostatic discharge voltage (human body model) | see Section 6.3.14: Absolute maximum ratings (electrical sensitivity) |  | - |

1. All main power $\left(\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DDA}}\right)$ and ground $\left(\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{SSA}}\right)$ pins must always be connected to the external power supply, in the permitted range.
2. $\mathrm{V}_{I N}$ maximum value must always be respected. Refer to Table 11 for the values of the maximum allowed injected current.

Table 11. Current characteristics

| Symbol | Ratings | Max | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{VDD}}$ | Total current into $\mathrm{V}_{\mathrm{DD}}$ power lines (source) ${ }^{(1)}$ | 120 | mA |
| Ivss | Total current out of $\mathrm{V}_{\text {SS }}$ ground lines (sink) ${ }^{(1)}$ | 120 |  |
| 10 | Output current sunk by any I/O and control pin | 25 |  |
|  | Output current source by any I/Os and control pin | 25 |  |
| $\mathrm{I}_{\text {INJ(PIN) }}{ }^{(2)}$ | Injected current on five-volt tolerant I/O ${ }^{(3)}$ | -5/+0 |  |
|  | Injected current on any other pin ${ }^{(4)}$ | $\pm 5$ |  |
| $\Sigma 1_{\mathrm{INJ}(\mathrm{PIN})}{ }^{(4)}$ | Total injected current (sum of all I/O and control pins) ${ }^{(5)}$ | $\pm 25$ |  |

1. All main power ( $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DDA}}$ ) and ground $\left(\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{SSA}}\right)$ pins must always be connected to the external power supply, in the permitted range.
2. Negative injection disturbs the analog performance of the device. See note in Section 6.3.20: 12-bit ADC characteristics.
3. Positive injection is not possible on these $\mathrm{I} / \mathrm{Os}$. A negative injection is induced by $\mathrm{V}_{\mathbb{I N}}<\mathrm{V}_{S S}$. $\mathrm{I}_{\mathrm{INJ}(\text { PIN })}$ must never be exceeded. Refer to Table 10 for the values of the maximum allowed input voltage.
4. A positive injection is induced by $V_{I M}>V_{D D}$ while a negative injection is induced by $V_{I N}<V_{S S}$. $I_{\mathbb{I N J}(P I N)}$ must never be exceeded. Refer to Table 10 for the values of the maximum allowed input voltage.
5. When several inputs are submitted to a current injection, the maximum $\Sigma_{1_{\mathrm{INJ}(\mathrm{PIN})}}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 12. Thermal characteristics

| Symbol | Ratings | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Maximum junction temperature | 125 | ${ }^{\circ} \mathrm{C}$ |

### 6.3 Operating conditions

### 6.3.1 General operating conditions

Table 13. General operating conditions

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {HCLK }}$ | Internal AHB clock frequency | - | 0 | 120 |  |
| $\mathrm{f}_{\text {PCLK1 }}$ | Internal APB1 clock frequency | - | 0 | 30 | MHz |
| $\mathrm{f}_{\text {PCLK2 }}$ | Internal APB2 clock frequency | - | 0 | 60 |  |

Table 13. General operating conditions (continued)

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Standard operating voltage | - | 1.8 | 3.6 | V |
| $V_{\text {DDA }}{ }^{(1)}$ | Analog operating voltage (ADC limited to 1 M samples) | Must be the same potential as $\mathrm{V}_{\mathrm{DD}}{ }^{(2)}$ | 1.8 | 3.6 |  |
|  | Analog operating voltage (ADC limited to 2 M samples) |  | 2.4 | 3.6 |  |
| $V_{\text {BAT }}$ | Backup operating voltage | - | 1.65 | 3.6 |  |
| $\mathrm{V}_{\mathrm{IN}}$ | Input voltage on RST and FT pins | $2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | -0.3 | 5.5 |  |
|  |  | $1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 2 \mathrm{~V}$ | -0.3 | 5.2 |  |
|  | Input voltage on TTa pins | - | -0.3 | $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
|  | Input voltage on BOOT0 pin | - | 0 | 9 |  |
| $\mathrm{V}_{\text {CAP1 }}$ | Internal core voltage to be supplied externally in REGOFF mode | - | 1.1 | 1.3 |  |
| $\mathrm{V}_{\text {CAP2 }}$ |  |  |  |  |  |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation at $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ for suffix 6 or $T_{A}=105^{\circ} \mathrm{C}$ for suffix $7^{(3)}$ | LQFP64 | - | 444 | mW |
|  |  | LQFP100 | - | 434 |  |
|  |  | LQFP144 | - | 500 |  |
|  |  | LQFP176 | - | 526 |  |
|  |  | UFBGA176 | - | 513 |  |
| TA | Ambient temperature for 6 suffix version | Maximum power dissipation | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
|  |  | Low-power dissipation ${ }^{(4)}$ | -40 | 105 |  |
|  | Ambient temperature for 7 suffix version | Maximum power dissipation | -40 | 105 | ${ }^{\circ} \mathrm{C}$ |
|  |  | Low-power dissipation ${ }^{(4)}$ | -40 | 125 |  |
| TJ | Junction temperature range | 6 suffix version | -40 | 105 | ${ }^{\circ} \mathrm{C}$ |
|  |  | 7 suffix version | -40 | 125 |  |

1. When the ADC is used, refer to Table 65: ADC characteristics.
2. It is recommended to power $V_{D D}$ and $V_{D D A}$ from the same source. A maximum difference of 300 mV between $V_{D D}$ and $V_{\text {DDA }}$ can be tolerated during power-up and power-down operation.
3. If $T_{A}$ is lower, higher $P_{D}$ values are allowed as long as $T_{J}$ does not exceed $T_{J \max }$.
4. In low-power dissipation state, $T_{A}$ can be extended to this range as long as $T_{J}$ does not exceed $T_{J m a x}$.

Table 14. Limitations depending on the operating power supply range

| Operating power supply range | ADC operation | Maximum <br> Flash memory <br> access <br> frequency <br> ( $\mathrm{f}_{\text {Flashmax }}$ ) | Number of wait states at maximum CPU frequency (f ${ }_{\text {CPU max }}=$ $120 \mathrm{MHz})^{(1)}$ | I/O operation | FSMC_CLK frequency for synchronous accesses | Possible Flash memory operations |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=1.8 \text { to } \\ & 2.1 \mathrm{~V} \end{aligned}$ | Conversion time up to 1 Msps | 16 MHz with no Flash memory wait state | $7^{(2)}$ | - Degraded speed performance - No I/O compensation | Up to 30 MHz | 8-bit erase and program operations only |
| $\begin{aligned} & V_{\mathrm{DD}}=2.1 \text { to } \\ & 2.4 \mathrm{~V} \end{aligned}$ | Conversion time up to 1 Msps | 18 MHz with no Flash memory wait state | $6^{(2)}$ | - Degraded speed performance - No I/O compensation | Up to 30 MHz | 16-bit erase and program operations |
| $\begin{aligned} & V_{D D}=2.4 \text { to } \\ & 2.7 \mathrm{~V} \end{aligned}$ | Conversion time up to 2 Msps | 24 MHz with no Flash memory wait state | $4^{(2)}$ | - Degraded speed performance <br> - I/O compensation works | Up to 48 MHz | 16-bit erase and program operations |
| $\begin{aligned} & V_{D D}=2.7 \text { to } \\ & 3.6 V^{(3)} \end{aligned}$ | Conversion time up to 2 Msps | 30 MHz with no Flash memory wait state | $3^{(2)}$ | - Full-speed operation <br> - I/O compensation works | - Up to 60 MHz when $\mathrm{V}_{\mathrm{DD}}=$ 3.0 to 3.6 V - Up to 48 MHz when $\mathrm{V}_{\mathrm{DD}}=$ 2.7 to 3.0 V | 32-bit erase and program operations |

1. The number of wait states can be reduced by reducing the CPU frequency (see Figure 19).
2. Thanks to the ART accelerator and the 128 -bit Flash memory, the number of wait states given here does not impact the execution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state program execution.
3. The voltage range for OTG USB FS can drop down to 2.7 V . However it is degraded between 2.7 and 3 V .

Figure 19. Number of wait states versus $f_{C P U}$ and $V_{D D}$ range


### 6.3.2 VCAP1/VCAP2 external capacitor

Stabilization for the main regulator is achieved by connecting an external capacitor to the VCAP1/VCAP2 pins. $\mathrm{C}_{\mathrm{EXT}}$ is specified in Table 15.

Figure 20. External capacitor $\mathrm{C}_{\mathrm{EXT}}$


1. Legend: ESR is the equivalent series resistance.

Table 15. VCAP1/VCAP2 operating conditions ${ }^{(1)}$

| Symbol | Parameter | Conditions |
| :---: | :---: | :---: |
| CEXT | Capacitance of external capacitor | $2.2 \mu \mathrm{~F}$ |
| ESR | ESR of external capacitor | $<2 \Omega$ |

1. When bypassing the voltage regulator, the two $2.2 \mu \mathrm{~F} \mathrm{~V}_{\text {CAP }}$ capacitors are not required and should be replaced by two 100 nF decoupling capacitors.

### 6.3.3 Operating conditions at power-up / power-down (regulator ON)

Subject to general operating conditions for $\mathrm{T}_{\mathrm{A}}$.
Table 16. Operating conditions at power-up / power-down (regulator ON)

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{VDD}}$ | $\mathrm{V}_{\mathrm{DD}}$ rise time rate | 20 | $\infty$ | $\mu \mathrm{~s} / \mathrm{V}$ |
|  | $\mathrm{V}_{\mathrm{DD}}$ fall time rate | 20 | $\infty$ |  |

### 6.3.4 Operating conditions at power-up / power-down (regulator OFF)

Subject to general operating conditions for $\mathrm{T}_{\mathrm{A}}$.
Table 17. Operating conditions at power-up / power-down (regulator OFF)

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{V D D}$ | $V_{D D}$ rise time rate | Power-up | 20 | $\infty$ | $\mu \mathrm{s} / \mathrm{V}$ |
|  | $V_{\text {DD }}$ fall time rate | Power-down | 20 | $\infty$ |  |
| $t_{\text {VCAP }}$ | $V_{C A P \_1}$ and $V_{C A P \_2}$ rise time rate | Power-up | 20 | $\infty$ |  |
|  | $\mathrm{V}_{\text {CAP_1 }}$ and $\mathrm{V}_{\text {CAP_2 }}$ fall time rate | Power-down | 20 | $\infty$ |  |

### 6.3.5 Embedded reset and power control block characteristics

The parameters given in Table 18 are derived from tests performed under ambient temperature and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 13.

Table 18. Embedded reset and power control block characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {PVD }}$ | Programmable voltage detector level selection | PLS[2:0]=000 (rising edge) | 2.09 | 2.14 | 2.19 | V |
|  |  | PLS[2:0]=000 (falling edge) | 1.98 | 2.04 | 2.08 | V |
|  |  | PLS[2:0]=001 (rising edge) | 2.23 | 2.30 | 2.37 | V |
|  |  | PLS[2:0]=001 (falling edge) | 2.13 | 2.19 | 2.25 | V |
|  |  | $\begin{aligned} & \text { PLS[2:0]=010 (rising } \\ & \text { edge) } \end{aligned}$ | 2.39 | 2.45 | 2.51 | V |
|  |  | PLS[2:0]=010 (falling edge) | 2.29 | 2.35 | 2.39 | V |
|  |  | PLS[2:0]=011 (rising edge) | 2.54 | 2.60 | 2.65 | V |
|  |  | PLS[2:0]=011 (falling edge) | 2.44 | 2.51 | 2.56 | V |
|  |  | $\begin{aligned} & \text { PLS[2:0]=100 (rising } \\ & \text { edge) } \end{aligned}$ | 2.70 | 2.76 | 2.82 | V |
|  |  | PLS[2:0]=100 (falling edge) | 2.59 | 2.66 | 2.71 | V |
|  |  | PLS[2:0]=101 (rising edge) | 2.86 | 2.93 | 2.99 | V |
|  |  | PLS[2:0]=101 (falling edge) | 2.65 | 2.84 | 3.02 | V |
|  |  | PLS[2:0]=110 (rising edge) | 2.96 | 3.03 | 3.10 | V |
|  |  | PLS[2:0]=110 (falling edge) | 2.85 | 2.93 | 2.99 | V |
|  |  | PLS[2:0]=111 (rising edge) | 3.07 | 3.14 | 3.21 | V |
|  |  | PLS[2:0]=111 (falling edge) | 2.95 | 3.03 | 3.09 | V |
| $\mathrm{V}_{\text {PVDhyst }}{ }^{(1)}$ | PVD hysteresis | - | - | 100 | - | mV |
| $\mathrm{V}_{\text {POR/PDR }}$ | Power-on/power-down reset threshold | Falling edge | 1.60 | 1.68 | 1.76 | V |
|  |  | Rising edge | 1.64 | 1.72 | 1.80 | V |
| $\mathrm{V}_{\text {PDRhyst }}{ }^{(1)}$ | PDR hysteresis | - | - | 40 | - | mV |
| $V_{\text {BOR1 }}$ | Brownout level 1 threshold | Falling edge | 2.13 | 2.19 | 2.24 | V |
|  |  | Rising edge | 2.23 | 2.29 | 2.33 | V |

Table 18. Embedded reset and power control block characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {BOR2 }}$ | Brownout level 2 threshold | Falling edge | 2.44 | 2.50 | 2.56 | V |
|  |  | Rising edge | 2.53 | 2.59 | 2.63 | V |
| $V_{\text {BOR3 }}$ | Brownout level 3 threshold | Falling edge | 2.75 | 2.83 | 2.88 | V |
|  |  | Rising edge | 2.85 | 2.92 | 2.97 | V |
| $\mathrm{V}_{\text {BORhyst }}{ }^{(1)}$ | BOR hysteresis | - | - | 100 | - | mV |
| $\mathrm{T}_{\text {RSTTEMPO }}{ }^{(1)(2)}$ | Reset temporization | - | 0.5 | 1.5 | 3.0 | ms |
| $\mathrm{I}_{\text {RUSH }}{ }^{(1)}$ | InRush current on voltage regulator power-on (POR or wakeup from Standby) | - | - | 160 | 200 | mA |
| $\mathrm{ERUSH}^{(1)}$ | InRush energy on voltage regulator power-on (POR or wakeup from Standby) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=105^{\circ} \mathrm{C}, \\ & \mathrm{I}_{\mathrm{RUSH}}=171 \mathrm{~mA} \text { for } 31 \mu \mathrm{~S} \end{aligned}$ | - | - | 5.4 | $\mu \mathrm{C}$ |

1. Guaranteed by design, not tested in production.
2. The reset temporization is measured from the power-on (POR reset or wakeup from $V_{B A T}$ ) to the instant when first instruction is read by the user application code.

### 6.3.6 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in Figure 18: Current consumption measurement scheme.

All Run mode current consumption measurements given in this section are performed using CoreMark ${ }^{\circledR}$ code.

## Typical and maximum current consumption

The MCU is placed under the following conditions:

- At startup, all I/O pins are configured as analog inputs by firmware.
- All peripherals are disabled except if it is explicitly mentioned.
- The Flash memory access time is adjusted to $\mathrm{f}_{\mathrm{HCLK}}$ frequency ( 0 wait state from 0 to 30 MHz , 1 wait state from 30 to 60 MHz , 2 wait states from 60 to 90 MHz and 3 wait states from 90 to 120 MHz ).
- When the peripherals are enabled HCLK is the system clock, $\mathrm{f}_{\text {PCLK } 1}=\mathrm{f}_{\text {HCLK }} / 4$, and $f_{\text {PCLK2 }}=f_{\text {HCLK }} / 2$, except is explicitly mentioned.
- The maximum values are obtained for $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ and maximum ambient temperature ( $\mathrm{T}_{\mathrm{A}}$ ), and the typical values for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ unless otherwise specified.

Table 19. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled) or RAM ${ }^{(1)}$

| Symbol | Parameter | Conditions | $\mathrm{f}_{\mathrm{HCLK}}$ | Typ | Max ${ }^{(2)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ |  |
| $I_{\text {DD }}$ | Supply current in Run mode | External clock ${ }^{(3)}$, all peripherals enabled ${ }^{(4)}$ | 120 MHz | 49 | 63 | 72 | mA |
|  |  |  | 90 MHz | 38 | 51 | 61 |  |
|  |  |  | 60 MHz | 26 | 39 | 49 |  |
|  |  |  | 30 MHz | 14 | 27 | 37 |  |
|  |  |  | 25 MHz | 11 | 24 | 34 |  |
|  |  |  | $16 \mathrm{MHz}{ }^{(5)}$ | 8 | 21 | 30 |  |
|  |  |  | 8 MHz | 5 | 17 | 27 |  |
|  |  |  | 4 MHz | 3 | 16 | 26 |  |
|  |  |  | 2 MHz | 2 | 15 | 25 |  |
|  |  | External clock ${ }^{(3)}$, all peripherals disabled | 120 MHz | 21 | 34 | 44 |  |
|  |  |  | 90 MHz | 17 | 30 | 40 |  |
|  |  |  | 60 MHz | 12 | 25 | 35 |  |
|  |  |  | 30 MHz | 7 | 20 | 30 |  |
|  |  |  | 25 MHz | 5 | 18 | 28 |  |
|  |  |  | $16 \mathrm{MHz}^{(5)}$ | 4.0 | 17.0 | 27.0 |  |
|  |  |  | 8 MHz | 2.5 | 15.5 | 25.5 |  |
|  |  |  | 4 MHz | 2.0 | 14.7 | 24.8 |  |
|  |  |  | 2 MHz | 1.6 | 14.5 | 24.6 |  |

1. Code and data processing running from SRAM1 using boot pins.
2. Guaranteed by characterization, tested in production at $V_{D D} \max$ and $f_{\text {HCLK }}$ max with peripherals enabled.
3. External clock is 4 MHz and PLL is on when $\mathrm{f}_{\text {HCLK }}>25 \mathrm{MHz}$.
4. When the ADC is on (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.
5. In this case HCLK = system clock/2.

Table 20. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled)

| Symbol | Parameter | Conditions | $\mathrm{f}_{\mathrm{HCLK}}$ | Typ | Max ${ }^{(1)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ |  |
| $I_{\text {DD }}$ | Supply current in Run mode | External clock ${ }^{(2)}$, all peripherals enabled ${ }^{(3)}$ | 120 MHz | 61 | 81 | 93 | mA |
|  |  |  | 90 MHz | 48 | 68 | 80 |  |
|  |  |  | 60 MHz | 33 | 53 | 65 |  |
|  |  |  | 30 MHz | 18 | 38 | 50 |  |
|  |  |  | 25 MHz | 14 | 34 | 46 |  |
|  |  |  | $16 \mathrm{MHz}{ }^{(4)}$ | 10 | 30 | 42 |  |
|  |  |  | 8 MHz | 6 | 26 | 38 |  |
|  |  |  | 4 MHz | 4 | 24 | 36 |  |
|  |  |  | 2 MHz | 3 | 23 | 35 |  |
|  |  | External clock $^{(2)}$, all peripherals disabled | 120 MHz | 33 | 54 | 66 |  |
|  |  |  | 90 MHz | 27 | 47 | 59 |  |
|  |  |  | 60 MHz | 19 | 39 | 51 |  |
|  |  |  | 30 MHz | 11 | 31 | 43 |  |
|  |  |  | 25 MHz | 8 | 28 | 41 |  |
|  |  |  | $16 \mathrm{MHz}^{(4)}$ | 6 | 26 | 38 |  |
|  |  |  | 8 MHz | 4 | 24 | 36 |  |
|  |  |  | 4 MHz | 3 | 23 | 35 |  |
|  |  |  | 2 MHz | 2 | 23 | 34 |  |

1. Guaranteed by characterization results, tested in production at $V_{D D}$ max and $f_{\text {HCLK }}$ max with peripherals enabled.
2. External clock is 4 MHz and PLL is on when $f_{\text {HCLK }}>25 \mathrm{MHz}$.
3. When the ADC is on (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.
4. In this case HCLK = system clock/2.

Figure 21. Typical current consumption vs. temperature, Run mode, code with data processing running from RAM, and peripherals ON


Figure 22. Typical current consumption vs. temperature, Run mode, code with data processing running from RAM, and peripherals OFF


Figure 23. Typical current consumption vs. temperature, Run mode, code with data processing running from Flash, ART accelerator OFF, peripherals ON


MS19016V1

Figure 24. Typical current consumption vs. temperature, Run mode, code with data processing running from Flash, ART accelerator OFF, peripherals OFF


Table 21. Typical and maximum current consumption in Sleep mode

| Symbol | Parameter | Conditions | $\mathrm{f}_{\mathrm{HCLK}}$ | Typ | Max ${ }^{(1)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}= \\ & 25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}= \\ 85^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}= \\ 105^{\circ} \mathrm{C} \end{gathered}$ |  |
| 1 DD | Supply current in Sleep mode | External clock ${ }^{(2)}$, all peripherals enabled ${ }^{(3)}$ | 120 MHz | 38 | 51 | 61 | mA |
|  |  |  | 90 MHz | 30 | 43 | 53 |  |
|  |  |  | 60 MHz | 20 | 33 | 43 |  |
|  |  |  | 30 MHz | 11 | 25 | 35 |  |
|  |  |  | 25 MHz | 8 | 21 | 31 |  |
|  |  |  | 16 MHz | 6 | 19 | 29 |  |
|  |  |  | 8 MHz | 3.6 | 17.0 | 27.0 |  |
|  |  |  | 4 MHz | 2.4 | 15.4 | 25.3 |  |
|  |  |  | 2 MHz | 1.9 | 14.9 | 24.7 |  |
|  |  | External clock ${ }^{(2)}$, all peripherals disabled | 120 MHz | 8 | 21 | 31 |  |
|  |  |  | 90 MHz | 7 | 20 | 30 |  |
|  |  |  | 60 MHz | 5 | 18 | 28 |  |
|  |  |  | 30 MHz | 3.5 | 16.0 | 26.0 |  |
|  |  |  | 25 MHz | 2.5 | 16.0 | 25.0 |  |
|  |  |  | 16 MHz | 2.1 | 15.1 | 25.0 |  |
|  |  |  | 8 MHz | 1.7 | 15.0 | 25.0 |  |
|  |  |  | 4 MHz | 1.5 | 14.6 | 24.6 |  |
|  |  |  | 2 MHz | 1.4 | 14.2 | 24.3 |  |

1. Guaranteed by characterization results, tested in production at $V_{D D}$ max and $f_{H C L K}$ max with peripherals enabled.
2. External clock is 4 MHz and PLL is on when $f_{\text {HCLK }}>25 \mathrm{MHz}$.
3. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).

Figure 25. Typical current consumption vs. temperature in Sleep mode, peripherals ON


Figure 26. Typical current consumption vs. temperature in Sleep mode, peripherals OFF


Table 22. Typical and maximum current consumptions in Stop mode

| Symbol | Parameter | Conditions | Typ | Max |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{r} \mathrm{T}_{\mathrm{A}}= \\ 25^{\circ} \mathrm{C} \end{array}$ | $\begin{array}{r} \mathrm{T}_{\mathrm{A}}= \\ 25^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}= \\ & 85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}= \\ 105^{\circ} \mathrm{C} \end{gathered}$ |  |
| IDD_STOP | Supply current in Stop mode with main regulator in Run mode | Flash in Stop mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog) | 0.55 | 1.2 | 11.00 | 20.00 | mA |
|  |  | Flash in Deep power down mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog) | 0.50 | 1.2 | 11.00 | 20.00 |  |
|  | Supply current in Stop mode with main regulator in Low-power mode | Flash in Stop mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog) | 0.35 | 1.1 | 8.00 | 15.00 |  |
|  |  | Flash in Deep power down mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog) | 0.30 | 1.1 | 8.00 | 15.00 |  |

Figure 27. Typical current consumption vs. temperature in Stop mode


MS19020V1

1. All typical and maximum values from table 18 and figure 26 will be reduced over time by up to $50 \%$ as part of ST continuous improvement of test procedures. New versions of the datasheet will be released to reflect these changes

Table 23. Typical and maximum current consumptions in Standby mode

| Symbol | Parameter | Conditions | $\begin{gathered} \text { Typ } \\ \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{gathered}$ |  |  | Max ${ }^{(1)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \mathrm{T}_{\mathrm{A}}=10{ }^{\circ} \mathrm{C}$ |  |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & 1.8 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & 2.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & 3.3 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ |  |  |
| IDD_StBY | Supply current in Standby mode | Backup SRAM ON, low-speed oscillator and RTC ON | 3.0 | 3.4 | 4.0 | 15.1 | 25.8 | $\mu \mathrm{A}$ |
|  |  | Backup SRAM OFF, lowspeed oscillator and RTC ON | 2.4 | 2.7 | 3.3 | 12.4 | 20.5 |  |
|  |  | Backup SRAM ON, RTC OFF | 2.4 | 2.6 | 3.0 | 12.5 | 24.8 |  |
|  |  | Backup SRAM OFF, RTC OFF | 1.7 | 1.9 | 2.2 | 9.8 | 19.2 |  |

1. Guaranteed by characterization results, not tested in production.

Table 24. Typical and maximum current consumptions in $\mathrm{V}_{\mathrm{BAT}}$ mode

| Symbol | Parameter | Conditions | $\begin{gathered} \text { Typ } \\ \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{gathered}$ |  |  | Max ${ }^{(1)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ |  |  |
|  |  |  | $\begin{aligned} & \mathrm{v}_{\mathrm{DD}}= \\ & 1.8 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & 2.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & 3.3 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ |  |  |
| IDD_VBAT | Backup domain supply current | Backup SRAM ON, low-speed oscillator and RTC ON | 1.29 | 1.42 | 1.68 | 12 | 19 | $\mu \mathrm{A}$ |
|  |  | Backup SRAM OFF, low-speed oscillator and RTC ON | 0.62 | 0.73 | 0.96 | 8 | 10 |  |
|  |  | Backup SRAM ON, RTC OFF | 0.79 | 0.81 | 0.86 | 9 | 16 |  |
|  |  | Backup SRAM OFF, RTC OFF | 0.10 | 0.10 | 0.10 | 5 | 7 |  |

1. Guaranteed by characterization results, not tested in production.

## On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in Table 25. The MCU is placed under the following conditions:

- At startup, all I/O pins are configured as analog inputs by firmware.
- All peripherals are disabled unless otherwise mentioned
- The given value is calculated by measuring the current consumption
- with all peripherals clocked off
- with one peripheral clocked on (with only the clock applied)
- The code is running from Flash memory and the Flash memory access time is equal to 3 wait states at 120 MHz
- Prefetch and Cache ON
- When the peripherals are enabled, $\mathrm{HCLK}=120 \mathrm{MHz}, \mathrm{f}_{\text {PCLK } 1}=\mathrm{f}_{\mathrm{HCLK}} / 4$, and $\mathrm{f}_{\text {PCLK2 }}=\mathrm{f}_{\mathrm{HCLK}} / 2$
- The typical values are obtained for $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

Table 25. Peripheral current consumption

| Peripheral ${ }^{(1)}$ |  | Typical consumption at $25^{\circ} \mathrm{C}$ | Unit |
| :---: | :---: | :---: | :---: |
| AHB1 | GPIO A | 0.45 | mA |
|  | GPIO B | 0.43 |  |
|  | GPIO C | 0.46 |  |
|  | GPIO D | 0.44 |  |
|  | GPIO E | 0.44 |  |
|  | GPIO F | 0.42 |  |
|  | GPIO G | 0.44 |  |
|  | GPIO H | 0.42 |  |
|  | GPIO I | 0.43 |  |
|  | OTG_HS + ULPI | 3.64 |  |
|  | CRC | 1.17 |  |
|  | BKPSRAM | 0.21 |  |
|  | DMA1 | 2.76 |  |
|  | DMA2 | 2.85 |  |
|  | ETH_MAC + <br> ETH_MAC_TX <br> ETH_MAC_RX <br> ETH_MAC_PTP | 2.99 |  |
| AHB2 | OTG_FS | 3.16 |  |
|  | DCMI | 0.60 |  |
| AHB3 | FSMC | 1.74 |  |
| AHB2 | CRYPTO | 0.39 | mA |
|  | HASH | 0.50 |  |
|  | RNG | 0.43 |  |

Table 25. Peripheral current consumption (continued)

| Peripheral ${ }^{(1)}$ |  | Typical consumption at $25^{\circ} \mathrm{C}$ | Unit |
| :---: | :---: | :---: | :---: |
| APB1 | TIM2 | 0.61 | mA |
|  | TIM3 | 0.49 |  |
|  | TIM4 | 0.54 |  |
|  | TIM5 | 0.62 |  |
|  | TIM6 | 0.20 |  |
|  | TIM7 | 0.20 |  |
|  | TIM12 | 0.36 |  |
|  | TIM13 | 0.28 |  |
|  | TIM14 | 0.25 |  |
|  | USART2 | 0.25 |  |
|  | USART3 | 0.25 |  |
|  | UART4 | 0.25 |  |
|  | UART5 | 0.26 |  |
|  | I2C1 | 0.25 |  |
|  | I2C2 | 0.25 |  |
|  | I2C3 | 0.25 |  |
|  | SPI2 | 0.20/0.10 |  |
|  | SPI3 | 0.18/0.09 |  |
|  | CAN1 | 0.31 |  |
|  | CAN2 | 0.30 |  |
|  | DAC channel $1^{(2)}$ | 1.11 |  |
|  | DAC channel $1^{(3)}$ | 1.11 |  |
|  | PWR | 0.15 |  |
|  | WWDG | 0.15 |  |

Table 25. Peripheral current consumption (continued)

| Peripheral ${ }^{(1)}$ |  | Typical consumption at $25{ }^{\circ} \mathrm{C}$ | Unit |
| :---: | :---: | :---: | :---: |
| APB2 | SDIO | 0.69 | mA |
|  | TIM1 | 1.06 |  |
|  | TIM8 | 1.03 |  |
|  | TIM9 | 0.58 |  |
|  | TIM10 | 0.37 |  |
|  | TIM11 | 0.39 |  |
|  | ADC1 ${ }^{(4)}$ | 2.13 |  |
|  | ADC2 ${ }^{(4)}$ | 2.04 |  |
|  | ADC3 ${ }^{(4)}$ | 2.12 |  |
|  | SPI1 | 1.20 |  |
|  | USART1 | 0.38 |  |
|  | USART6 | 0.37 |  |

1. External clock is 25 MHz (HSE oscillator with 25 MHz crystal) and PLL is on.
2. EN1 bit is set in DAC_CR register.
3. EN2 bit is set in DAC_CR register.
4. $f_{A D C}=f_{P C L K 2} / 2, A D O N$ bit set in ADC_CR2 register.

### 6.3.7 Wakeup time from low-power mode

The wakeup times given in Table 26 is measured on a wakeup phase with a 16 MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or Standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering Sleep mode.

All timings are derived from tests performed under ambient temperature and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 13.

Table 26. Low-power mode wakeup timings

| Symbol | Parameter | Min ${ }^{(1)}$ | Typ ${ }^{(1)}$ | Max ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {WUSLEEP }}{ }^{(2)}$ | Wakeup from Sleep mode | - | 1 | - | $\mu \mathrm{s}$ |
| $t_{\text {WUSTOP }}{ }^{(2)}$ | Wakeup from Stop mode (regulator in Run mode) | - | 13 | - | $\mu \mathrm{s}$ |
|  | Wakeup from Stop mode (regulator in low-power mode) | - | 17 | 40 |  |
|  | Wakeup from Stop mode (regulator in low-power mode and Flash memory in Deep power down mode) | - | 110 | - |  |
| $\mathrm{t}_{\text {WUSTDBY }}{ }^{(2)(3)}$ | Wakeup from Standby mode | 260 | 375 | 480 | $\mu \mathrm{s}$ |

1. Guaranteed by characterization results, not tested in production.
2. The wakeup times are measured from the wakeup event to the point in which the application code reads the first instruction.
3. $t_{\text {WUSTDBY }}$ minimum and maximum values are given at $105^{\circ} \mathrm{C}$ and $-45^{\circ} \mathrm{C}$, respectively.

### 6.3.8 External clock source characteristics

High-speed external user clock generated from an external source
The characteristics given in Table 27 result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in Table 13.

Table 27. High-speed external user clock characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {HSE_ext }}$ | External user clock source frequency ${ }^{(1)}$ | - | 1 | - | 26 | MHz |
| $\mathrm{V}_{\text {HSEH }}$ | OSC_IN input pin high level voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{D D}$ | V |
| $V_{\text {HSEL }}$ | OSC_IN input pin low level voltage |  | $\mathrm{V}_{S S}$ | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}(\mathrm{HSE})} \\ & \mathrm{t}_{\mathrm{w}(\mathrm{HSE})} \end{aligned}$ | OSC_IN high or low time ${ }^{(1)}$ |  | 5 | - | - | ns |
| $\begin{aligned} & \left.\mathrm{t}_{\mathrm{r}(\mathrm{HSE}}\right) \\ & \left.\mathrm{t}_{\mathrm{f}(\mathrm{HSE}}\right) \end{aligned}$ | OSC_IN rise or fall time ${ }^{(1)}$ |  | - | - | 20 |  |
| $\mathrm{C}_{\text {in(HSE) }}$ | OSC_IN input capacitance ${ }^{(1)}$ | - | - | 5 | - | pF |
| $\mathrm{DuCy}_{(\text {(HSE) }}$ | Duty cycle | - | 45 | - | 55 | \% |
| $\mathrm{I}_{\mathrm{L}}$ | OSC_IN Input leakage current | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{DD}}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |

1. Guaranteed by design, not tested in production.

## Low-speed external user clock generated from an external source

The characteristics given in Table 28 result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in Table 13.

Table 28. Low-speed external user clock characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fLSE_ext | User External clock source frequency ${ }^{(1)}$ | - | - | 32.768 | 1000 | kHz |
| $\mathrm{V}_{\text {LSEH }}$ | OSC32_IN input pin high level voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $V_{\text {LSEL }}$ | OSC32_IN input pin low level voltage |  | $\mathrm{V}_{\mathrm{SS}}$ | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ |  |
| $\begin{gathered} \left.\mathrm{t}_{\mathrm{w}(\mathrm{LSE}}\right) \\ \left.\mathrm{t}_{\mathrm{f}(\mathrm{LSE}}\right) \end{gathered}$ | OSC32_IN high or low time ${ }^{(1)}$ |  | 450 | - | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{r}(\mathrm{LSE})} \\ & \mathrm{t}_{\mathrm{f}(\mathrm{LSE})} \end{aligned}$ | OSC32_IN rise or fall time ${ }^{(1)}$ |  | - | - | 50 |  |
| $\mathrm{C}_{\text {in(LSE) }}$ | OSC32_IN input capacitance ${ }^{(1)}$ | - | - | 5 | - | pF |
| $\mathrm{DuCy}_{(\text {LSE) }}$ | Duty cycle | - | 30 | - | 70 | \% |
| IL | OSC32_IN Input leakage current | $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{DD}}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |

1. Guaranteed by design, not tested in production.

Figure 28. High-speed external clock source AC timing diagram


Figure 29. Low-speed external clock source AC timing diagram


High-speed external clock generated from a crystal/ceramic resonator
The high-speed external (HSE) clock can be supplied with a 4 to 26 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in Table 29. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 29. HSE 4-26 MHz oscillator characteristics ${ }^{(1)(2)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fosc_In | Oscillator frequency | - | 4 | - | 26 | MHz |
| $\mathrm{R}_{\mathrm{F}}$ | Feedback resistor | - | - | 200 | - | k $\Omega$ |
| IDD | HSE current consumption | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \\ \mathrm{ESR}=30 \Omega, \\ \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} @ 25 \mathrm{MHz} \end{gathered}$ | - | 449 | - | $\mu \mathrm{A}$ |
|  |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \\ \mathrm{ESR}=30 \Omega, \\ \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} @ 25 \mathrm{MHz} \end{gathered}$ | - | 532 | - |  |
| $\mathrm{gm}_{\mathrm{m}}$ | Oscillator transconductance | Startup | 5 | - | - | $\mathrm{mA} / \mathrm{V}$ |
| $\mathrm{t}_{\text {SU(HSE }}{ }^{(3)}$ | Startup time | $V_{\text {DD }}$ is stabilized | - | 2 | - | ms |

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
2. Guaranteed by characterization results, not tested in production.
3. $\mathrm{t}_{\mathrm{SU}(\mathrm{HSE})}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For $\mathrm{C}_{\mathrm{L} 1}$ and $\mathrm{C}_{\mathrm{L} 2}$, it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see Figure 30). $\mathrm{C}_{\mathrm{L} 1}$ and $\mathrm{C}_{\mathrm{L} 2}$ are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of $C_{L 1}$ and $C_{L 2}$. PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing $\mathrm{C}_{\mathrm{L} 1}$ and $\mathrm{C}_{\mathrm{L} 2}$.
Note: $\quad$ For information on electing the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Figure 30. Typical application with an 8 MHz crystal


1. $R_{E X T}$ value depends on the crystal characteristics.

## Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in Table 30. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 30. LSE oscillator characteristics (f LSE $=32.768 \mathrm{kHz})^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{F}}$ | Feedback resistor | - | - | 18.4 | - | $\mathrm{M} \Omega$ |
| $\mathrm{I}_{\mathrm{DD}}$ | LSE current consumption | - | - | - | 1 | $\mu \mathrm{~A}$ |
| $\mathrm{~g}_{\mathrm{m}}$ | Oscillator Transconductance | - | 2.8 | - | - | $\mu \mathrm{A} / \mathrm{V}$ |
| $\mathrm{t}_{\mathrm{SU}(\mathrm{LSE})}^{(2)}$ | startup time | $\mathrm{V}_{\mathrm{DD}}$ is stabilized | - | 2 | - | s |

1. Guaranteed by design, not tested in production.
2. $\mathrm{t}_{\text {SUU(LSE) }}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

Note: $\quad$ For information on electing the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Figure 31. Typical application with a 32.768 kHz crystal


### 6.3.9 Internal clock source characteristics

The parameters given in Table 31 and Table 32 are derived from tests performed under ambient temperature and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 13.

High-speed internal (HSI) RC oscillator
Table 31. HSI oscillator characteristics ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{HSI}}$ | Frequency | - | - | 16 | - | MHz |
| $\mathrm{ACC}_{\mathrm{HSI}}$ | HSI user-trimming step ${ }^{(2)}$ | - | - | - | 1 | \% |
|  | Accuracy of the HSI oscillator | $\mathrm{T}_{\mathrm{A}}=-40$ to $105{ }^{\circ} \mathrm{C}^{(3)}$ | -8 | - | 4.5 | \% |
|  |  | $\mathrm{T}_{\mathrm{A}}=-10$ to $85{ }^{\circ} \mathrm{C}^{(3)}$ | -4 | - | 4 | \% |
|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}^{(4)}$ | -1 | - | 1 | \% |
| $\mathrm{t}_{\text {su(HSI) }}{ }^{(2)}$ | HSI oscillator startup time | - | - | 2.2 | 4.0 | $\mu \mathrm{s}$ |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{HSI})}{ }^{(2)}$ | HSI oscillator power consumption | - | - | 60 | 80 | $\mu \mathrm{A}$ |

1. $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $105^{\circ} \mathrm{C}$ unless otherwise specified.
2. Guaranteed by design, not tested in production.
3. Guaranteed by characterization results.
4. Factory calibrated, parts not soldered.

Figure 32. $\mathrm{ACC}_{\mathrm{HSI}}$ versus temperature


## Low-speed internal (LSI) RC oscillator

Table 32. LSI oscillator characteristics ${ }^{(1)}$

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{LSI}}{ }^{(2)}$ | Frequency | 17 | 32 | 47 | kHz |
| $\mathrm{t}_{\mathrm{su}(\mathrm{LSI})}{ }^{(3)}$ | LSI oscillator startup time | - | 15 | 40 | $\mu \mathrm{~s}$ |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{LSI})}{ }^{(3)}$ | LSI oscillator power consumption | - | 0.4 | 0.6 | $\mu \mathrm{~A}$ |

1. $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $105^{\circ} \mathrm{C}$ unless otherwise specified.
2. Guaranteed by characterization results, not tested in production.
3. Guaranteed by design, not tested in production.

Figure 33. $A C C_{\text {LSI }}$ versus temperature


### 6.3.10 PLL characteristics

The parameters given in Table 33 and Table 34 are derived from tests performed under temperature and $V_{\text {DD }}$ supply voltage conditions summarized in Table 13.

Table 33. Main PLL characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {PLL_IN }}$ | PLL input clock ${ }^{(1)}$ | - | $0.95{ }^{(2)}$ | 1 | $2.10^{(2)}$ | MHz |
| $\mathrm{f}_{\text {PLL_OUT }}$ | PLL multiplier output clock | - | 24 | - | 120 | MHz |
| fPLL48_OUT | 48 MHz PLL multiplier output clock | - | - | - | 48 | MHz |
| $\mathrm{f}_{\mathrm{VCO}}$ _out | PLL VCO output | - | 192 | - | 432 | MHz |
| $t_{\text {LOCK }}$ | PLL lock time | VCO freq $=192 \mathrm{MHz}$ | 75 | - | 200 | $\mu \mathrm{s}$ |
|  |  | VCO freq $=432 \mathrm{MHz}$ | 100 | - | 300 |  |

Table 33. Main PLL characteristics (continued)

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Jitter ${ }^{(3)}$ |  | System clock <br> 120 MHz | RMS | - | 25 | - | ps |
|  | Cycle-to-cycle jitter |  | peak to peak | - | $\pm 150$ | - |  |
|  |  |  | RMS | - | 15 | - |  |
|  | Period Jitter |  | peak to peak | - | $\pm 200$ | - |  |
|  | Main clock output (MCO) for RMII Ethernet | Cycle to cycle at 50 MHz on 1000 samples |  | - | 32 | - |  |
|  | Main clock output (MCO) for MII Ethernet | Cycle to cycle at 25 MHz on 1000 samples |  | - | 40 | - |  |
|  | Bit Time CAN jitter | Cycle to cycle at 1 MHz on 1000 samples |  | - | 330 | - |  |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{PLL})}{ }^{(4)}$ | PLL power consumption on VDD | $\begin{aligned} & \text { VCO freq }=192 \mathrm{MHz} \\ & \text { VCO freq }=432 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 0.15 \\ & 0.45 \end{aligned}$ | - | $\begin{aligned} & 0.40 \\ & 0.75 \end{aligned}$ | mA |
| $\mathrm{I}_{\mathrm{DDA}(\mathrm{PLL})}{ }^{(4)}$ | PLL power consumption on VDDA | $\begin{aligned} & \mathrm{VCO} \text { freq }=192 \mathrm{MHz} \\ & \mathrm{VCO} \text { freq }=432 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 0.30 \\ & 0.55 \end{aligned}$ | - | $\begin{aligned} & 0.40 \\ & 0.85 \end{aligned}$ | mA |

1. Take care of using the appropriate division factor $M$ to obtain the specified PLL input clock values. The $M$ factor is shared between PLL and PLLI2S.
2. Guaranteed by design, not tested in production.
3. The use of 2 PLLs in parallel could degraded the Jitter up to $+30 \%$.
4. Guaranteed by characterization results, not tested in production.

Table 34. PLLI2S (audio PLL) characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {PLLI2S_IN }}$ | PLLI2S input clock ${ }^{(1)}$ | - | $0.95{ }^{(2)}$ | 1 | $2.10^{(2)}$ | MHz |
| fPLLI2S_OUT | PLLI2S multiplier output clock | - | - | - | 216 | MHz |
| $\mathrm{f}_{\mathrm{VCO}}$ _OUT | PLLI2S VCO output | - | 192 | - | 432 | MHz |
| t Lock | PLLI2S lock time | VCO freq $=192 \mathrm{MHz}$ | 75 | - | 200 | $\mu \mathrm{s}$ |
|  |  | VCO freq $=432 \mathrm{MHz}$ | 100 | - | 300 |  |

Table 34. PLLI2S (audio PLL) characteristics (continued)

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Jitter ${ }^{(3)}$ | Master I2S clock jitter | Cycle to cycle at 12.288 MHz on 48 KHz period, $\mathrm{N}=432, \mathrm{R}=5$ | RMS | - | 90 | - | ps |
|  |  |  | $\begin{gathered} \text { peak } \\ \text { to } \\ \text { peak } \end{gathered}$ | - | $\pm 280$ | - |  |
|  |  | Average frequency of 12.288 MHz $N=432, R=5$ <br> on 1000 samples |  | - | 90 | - | ps |
|  | WS I2S clock jitter | Cycle to cycle at 48 KHz on 1000 samples |  | - | 400 | - | ps |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{PLLL2S)}}{ }^{(4)}$ | PLLI2S power consumption on $V_{D D}$ | $\begin{aligned} & \text { VCO freq }=192 \mathrm{MHz} \\ & \text { VCO freq }=432 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 0.15 \\ & 0.45 \end{aligned}$ | - | $\begin{aligned} & 0.40 \\ & 0.75 \end{aligned}$ | mA |
| $\mathrm{I}_{\text {DDA(PLLI2S) }}{ }^{(4)}$ | PLLI2S power consumption on VDDA | $\begin{aligned} & \mathrm{VCO} \text { freq }=192 \mathrm{MHz} \\ & \mathrm{VCO} \text { freq }=432 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 0.30 \\ & 0.55 \end{aligned}$ | - | $\begin{aligned} & 0.40 \\ & 0.85 \end{aligned}$ | mA |

1. Take care of using the appropriate division factor $M$ to have the specified PLL input clock values.
2. Guaranteed by design, not tested in production.
3. Value given with main PLL running.
4. Guaranteed by characterization results, not tested in production.

### 6.3.11 PLL spread spectrum clock generation (SSCG) characteristics

The spread spectrum clock generation (SSCG) feature allows to reduce electromagnetic interferences (see Table 41: EMI characteristics). It is available only on the main PLL.

Table 35. SSCG parameters constraint

| Symbol | Parameter | Min | Typ | Max $^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {Mod }}$ | Modulation frequency | - | - | 10 | KHz |
| md | Peak modulation depth | 0.25 | - | 2 | $\%$ |
| MODEPER * INCSTEP | - | - | - | $2^{15} \uparrow$ | - |

1. Guaranteed by design, not tested in production.

## Equation 1

The frequency modulation period (MODEPER) is given by the equation below:

$$
\text { MODEPER }=\text { round }\left[\mathrm{f}_{\text {PLL_IN }} /\left(4 \times \mathrm{f}_{\text {Mod }}\right)\right]
$$

$\mathrm{f}_{\text {PLL_IN }}$ and $\mathrm{f}_{\text {Mod }}$ must be expressed in Hz .
As an example:
If $f_{P L L \_} / \mathbb{N}=1 \mathrm{MHz}$ and $\mathrm{f}_{\text {MOD }}=1 \mathrm{kHz}$, the modulation depth (MODEPER) is given by equation 1:

$$
\operatorname{MODEPER}=\operatorname{round}\left[10^{6} /\left(4 \times 10^{3}\right)\right]=250
$$

## Equation 2

Equation 2 allows to calculate the increment step (INCSTEP):

$$
\text { INCSTEP }=\operatorname{round}\left[\left(\left(2^{15}-1\right) \times \mathrm{md} \times \operatorname{PLLN}\right) /(100 \times 5 \times \text { MODEPER })\right]
$$

$\mathrm{f}_{\mathrm{VCO}}$ _out must be expressed in MHz .
With a modulation depth $(\mathrm{md})= \pm 2 \%$ ( $4 \%$ peak to peak), and PLLN $=240$ (in MHz):

```
INCSTEP = round[((2 }\mp@subsup{}{}{15}-1)\times2\times240)/(100\times5\times250)]=126md(quantitazed)
```

An amplitude quantization error may be generated because the linear modulation profile is obtained by taking the quantized values (rounded to the nearest integer) of MODPER and INCSTEP. As a result, the achieved modulation depth is quantized. The percentage quantized modulation depth is given by the following formula:

$$
\mathrm{md}_{\text {quantized }} \%=(\text { MODEPER } \times \text { INCSTEP } \times 100 \times 5) /\left(\left(2^{15}-1\right) \times \text { PLLN }\right)
$$

As a result:

$$
\mathrm{md}_{\text {quantized }} \%=(250 \times 126 \times 100 \times 5) /\left(\left(2^{15}-1\right) \times 240\right)=2.0002 \%(\text { peak })
$$

Figure 34 and Figure 35 show the main PLL output clock waveforms in center spread and down spread modes, where:

F 0 is $\mathrm{f}_{\text {PLL_OUT }}$ nominal.
$\mathrm{T}_{\text {mode }}$ is the modulation period.
md is the modulation depth.

Figure 34. PLL output clock waveforms in center spread mode


Figure 35. PLL output clock waveforms in down spread mode
Frequency


### 6.3.12 Memory characteristics

## Flash memory

The characteristics are given at $\mathrm{T}_{\mathrm{A}}=-40$ to $105^{\circ} \mathrm{C}$ unless otherwise specified.

Table 36. Flash memory characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDD | Supply current | Write / Erase 8-bit mode $V_{D D}=1.8 \mathrm{~V}$ | - | 5 | - | mA |
|  |  | Write / Erase 16-bit mode $V_{D D}=2.1 \mathrm{~V}$ | - | 8 | - |  |
|  |  | Write / Erase 32-bit mode $V_{D D}=3.3 \mathrm{~V}$ | - | 12 | - |  |

Table 37. Flash memory programming

| Symbol | Parameter | Conditions | Min ${ }^{(1)}$ | Typ | Max ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {prog }}$ | Word programming time | Program/erase parallelism $($ PSIZE $)=x 8 / 16 / 32$ | - | 16 | 100 ${ }^{(2)}$ | $\mu \mathrm{s}$ |
| terase16Kb | Sector (16 KB ) erase time | Program/erase parallelism $(\mathrm{PSIZE})=x 8$ | - | 400 | 800 | ms |
|  |  | Program/erase parallelism $\text { (PSIZE) }=x 16$ | - | 300 | 600 |  |
|  |  | Program/erase parallelism (PSIZE) $=x 32$ | - | 250 | 500 |  |
| $t_{\text {ERASE64KB }}$ | Sector (64 KB) erase time | Program/erase parallelism $(\text { PSIZE })=x 8$ | - | 1200 | 2400 | ms |
|  |  | Program/erase parallelism $(\text { PSIZE })=x 16$ | - | 700 | 1400 |  |
|  |  | Program/erase parallelism (PSIZE) $=\times 32$ | - | 550 | 1100 |  |
| $\mathrm{t}_{\text {ERASE128KB }}$ | Sector (128 KB) erase time | Program/erase parallelism $($ PSIZE) $=x 8$ | - | 2 | 4 | s |
|  |  | Program/erase parallelism $(\text { PSIZE })=x 16$ | - | 1.3 | 2.6 |  |
|  |  | Program/erase parallelism $(\text { PSIZE })=x 32$ | - | 1 | 2 |  |
| $\mathrm{t}_{\text {ME }}$ | Mass erase time | Program/erase parallelism $(\text { PSIZE })=x 8$ | - | 16 | 32 | s |
|  |  | Program/erase parallelism $(\text { PSIZE })=x 16$ | - | 11 | 22 |  |
|  |  | Program/erase parallelism (PSIZE) $=\times 32$ | - | 8 | 16 |  |
| $\mathrm{V}_{\text {prog }}$ | Programming voltage | 32-bit program operation | 2.7 | - | 3.6 | V |
|  |  | 16-bit program operation | 2.1 | - | 3.6 | V |
|  |  | 8-bit program operation | 1.8 | - | 3.6 | V |

1. Guaranteed by characterization results, not tested in production.
2. The maximum programming time is measured after 100 K erase operations.

Table 38. Flash memory programming with $\mathrm{V}_{\mathrm{PP}}$

| Symbol | Parameter | Conditions | Min ${ }^{(1)}$ | Typ | Max ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {prog }}$ | Double word programming | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=0 \text { to }+40^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{PP}}=8.5 \mathrm{~V} \end{gathered}$ | - | 16 | $100^{(2)}$ | $\mu \mathrm{s}$ |
| terase16KB | Sector (16 KB) erase time |  | - | 230 | - | ms |
| terase64kb | Sector (64 KB) erase time |  | - | 490 | - |  |
| terase128Kb | Sector (128 KB) erase time |  | - | 875 | - |  |
| $\mathrm{t}_{\text {ME }}$ | Mass erase time |  | - | 6.9 | - | s |
| $\mathrm{V}_{\text {prog }}$ | Programming voltage | - | 2.7 | - | 3.6 | V |
| $V_{P P}$ | $\mathrm{V}_{\mathrm{PP}}$ voltage range | - | 7 | - | 9 | V |
| $\mathrm{I}_{\text {PP }}$ | Minimum current sunk on the $V_{P P}$ pin | - | 10 | - | - | mA |
| $\mathrm{tVPP}^{(3)}$ | Cumulative time during which $V_{P P}$ is applied | - | - | - | 1 | hour |

1. Guaranteed by design, not tested in production.
2. The maximum programming time is measured after 100 K erase operations.
3. $V_{P P}$ should only be connected during programming/erasing.

Table 39. Flash memory endurance and data retention

| Symbol | Parameter | Conditions | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min ${ }^{(1)}$ |  |
| $\mathrm{N}_{\text {END }}$ | Endurance | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40 \text { to }+85^{\circ} \mathrm{C}(6 \text { suffix versions }) \\ & \left.\mathrm{T}_{\mathrm{A}}=-40 \text { to }+105^{\circ} \mathrm{C} \text { ( } 7 \text { suffix versions }\right) \end{aligned}$ | 10 | kcycles |
| $\mathrm{t}_{\text {RET }}$ | Data retention | $1 \mathrm{kcycle}^{(2)}$ at $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | 30 | Years |
|  |  | $1 \mathrm{kcycle}^{(2)}$ at $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ | 10 |  |
|  |  | 10 kcycles $^{(2)}$ at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | 20 |  |

1. Guaranteed by characterization results, not tested in production.
2. Cycling performed over the whole temperature range.

### 6.3.13 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

## Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to $V_{D D}$ and $V_{S S}$ through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in Table 40. They are based on the EMS levels and classes defined in application note AN1709.

Table 40. EMS characteristics

| Symbol | Parameter | Conditions | Level/ <br> Class |
| :--- | :--- | :--- | :---: |
| $\mathrm{V}_{\text {FESD }}$ | Voltage limits to be applied on any $\mathrm{I} / \mathrm{O}$ pin to <br> induce a functional disturbance | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{LQFP} 176, \mathrm{~T}_{\mathrm{A}}=$ <br> $+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{HCLK}}=120 \mathrm{MHz}$, conforms <br> to IEC $61000-4-2$ | 2 B |
| $\mathrm{~V}_{\mathrm{EFTB}}$ | Fast transient voltage burst limits to be <br> applied through 100 pF on $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ <br> pins to induce a functional disturbance | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{LQFP} 176, \mathrm{~T}_{\mathrm{A}}=$ <br> $+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{HCLK}}=120 \mathrm{MHz}$, conforms <br> to IEC $61000-4-2$ | 4 A |

## Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

## Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)


## Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

## Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC ${ }^{\circledR}$ code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

Table 41. EMI characteristics

| Symbol | Parameter | Conditions | Monitored frequency band | Max vs. [ ${ }^{\text {HSE }}$ /f $\mathrm{f}_{\mathrm{CPU}}$ ] | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 25/120 MHz |  |
| $\mathrm{S}_{\text {EMI }}$ | Peak level | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, LQFP176 package, conforming to SAE J1752/3 EEMBC, code running with ART enabled, peripheral clock disabled | 0.1 to 30 MHz | 25 | $\mathrm{dB} \mu \mathrm{V}$ |
|  |  |  | 30 to 130 MHz |  |  |
|  |  |  | 130 MHz to 1GHz |  |  |
|  |  |  | SAE EMI Level | 4 | - |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, LQFP176 | 0.1 to 30 MHz | 28 |  |
|  |  | package, conforming to SAE J1752/3 | 30 to 130 MHz | 26 | $\mathrm{dB} \mu \mathrm{V}$ |
|  |  | enabled, PLL spread spectrum | 130 MHz to 1GHz | 22 |  |
|  |  | enabled, peripheral clock disabled | SAE EMI level | 4 | - |

### 6.3.14 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

## Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts $\times(n+1)$ supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 42. ESD absolute maximum ratings

| Symbol | Ratings | Conditions | Class | Maximum <br> value $^{(1)}$ | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ESD(HBM) }}$ | Electrostatic discharge <br> voltage (human body <br> model) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ conforming to JESD22-A114 | 2 | $2000^{(2)}$ | V |
| $\mathrm{V}_{\text {ESD(CDM) }}$ | Electrostatic discharge <br> voltage (charge device <br> model) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ conforming to JESD22-C101 | II | 500 |  |

1. Guaranteed by characterization results, not tested in production.
2. On $\mathrm{V}_{\mathrm{BAT}}$ pin, $\mathrm{V}_{\mathrm{ESD}(\mathrm{HBM})}$ is limited to 1000 V .

## Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.
Table 43. Electrical sensitivities

| Symbol | Parameter | Conditions | Class |
| :---: | :--- | :--- | :---: |
| LU | Static latch-up class | $\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}$ conforming to JESD78A | II level A |

### 6.3.15 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below $\mathrm{V}_{\mathrm{SS}}$ or above $\mathrm{V}_{\mathrm{DD}}$ (for standard, 3 V -capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

## Functional susceptibilty to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.
The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of spec current injection on adjacent pins or other functional failure (for example reset, oscillator frequency deviation).
The test results are given in Table 44.
Table 44. I/O current injection susceptibility ${ }^{(1)}$

| Symbol | Description | Functional susceptibility |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Negative injection | Positive injection |  |
| $\mathrm{I}_{\mathrm{INJ}}$ | Injected current on BOOT0 pin | -0 | NA | mA |
|  | Injected current on NRST pin | -0 | NA |  |
|  | Injected current on TTa pins: PA4 and PA5 | -0 | +5 |  |
|  | Injected current on all FT pins | -5 | NA |  |

1. NA stands for "not applicable".

Note: It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

### 6.3.16 I/O port characteristics

## General input/output characteristics

Unless otherwise specified, the parameters given in Table 49 are derived from tests performed under the conditions summarized in Table 13: General operating conditions.

All I/Os are CMOS and TTL compliant.
Table 45. I/O static characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | FT, TTa and NRST I/O input low level voltage | $1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | - | - | $0.35 \mathrm{~V}_{\text {DD }}-0.04{ }^{(1)}$ | V |
|  |  |  |  |  | $0.3 \mathrm{~V}_{\mathrm{DD}}{ }^{(2)}$ |  |
|  | BOOTO I/O input low level voltage | $\begin{aligned} & 1.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C} \end{aligned}$ | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}+0.1^{(1)}$ |  |
|  |  | $\begin{gathered} 1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \\ 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C} \end{gathered}$ | - | - |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | FT, TTa and NRST I/O input high level voltage ${ }^{(5)}$ | $1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | $0.45 \mathrm{~V}_{\mathrm{DD}}+0.3^{(1)}$ | - | - | V |
|  |  |  | $0.7 \mathrm{~V}_{\mathrm{DD}}{ }^{(2)}$ |  |  |  |
|  | BOOTO I/O input high level voltage | $\begin{aligned} & 1.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C} \end{aligned}$ | $0.17 \mathrm{~V}_{\mathrm{DD}}+0.7^{(1)}$ | - | - |  |
|  |  | $\begin{gathered} 1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \\ 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |  |
| $\mathrm{V}_{\mathrm{HYS}}$ | FT, TTa and NRST I/O input hysteresis | 1.7 V $\leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | $0.45 \mathrm{~V}_{\mathrm{DD}}+0.3^{(1)}$ | - | - | V |
|  | BOOTO I/O input hysteresis | $\begin{aligned} & 1.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C} \end{aligned}$ | $10 \% \mathrm{~V}_{\text {DDIO }}{ }^{(1)(3)}$ | - | - |  |
|  |  | $\begin{gathered} 1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \\ 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C} \end{gathered}$ | $100^{(1)}$ | - | - |  |
| $\mathrm{l}_{\text {kg }}$ | I/O input leakage current ${ }^{(4)}$ | $\mathrm{V}_{\text {SS }} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {DD }}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
|  | I/O FT input leakage current ${ }^{(5)}$ | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ | - | - | 3 |  |

Table 45. I/O static characteristics (continued)

| Symbol | Parameter |  | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R PU | Weak pull-up equivalent resistor ${ }^{(6)}$ | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {SS }}$ | 30 | 40 | 50 | k $\Omega$ |
|  |  | PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | - | 7 | 10 | 14 |  |
| $\mathrm{R}_{\mathrm{PD}}$ | Weak pull-down equivalent resistor ${ }^{(7)}$ | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ | 30 | 40 | 50 |  |
|  |  | PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | - | 7 | 10 | 14 |  |
| $\mathrm{C}_{10}{ }^{(8)}$ | I/O pin capacitance |  | - | - | 5 | - | pF |

1. Guaranteed by design, not tested in production.
2. Guaranteed by tests in production.
3. With a minimum of 200 mV .
4. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins, Refer to Table 44: I/O current injection susceptibility
5. To sustain a voltage higher than $\mathrm{VDD}+0.3 \mathrm{~V}$, the internal pull-up/pull-down resistors must be disabled. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins.Refer to Table 44: I/O current injection susceptibility
6. Pull-up resistors are designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimum ( $\sim 10 \%$ order).
7. Pull-down resistors are designed with a true resistance in series with a switchable NMOS. This NMOS contribution to the series resistance is minimum ( $\sim 10 \%$ order).
8. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in Figure 36.

Figure 36. FT I/O input characteristics


## Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to $\pm 8 \mathrm{~mA}$, and sink or source up to $\pm 20 \mathrm{~mA}$ (with a relaxed $\mathrm{V}_{\mathrm{OL}} / \mathrm{V}_{\mathrm{OH}}$ ) except PC13, PC14 and PC15 which can sink or source up to $\pm 3 \mathrm{~mA}$. When using the PC13 to PC15 GPIOs in output mode, the speed should not exceed 2 MHz with a maximum load of 30 pF .

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the $I / O s$ on $V_{D D}$, plus the maximum Run consumption of the MCU sourced on $V_{D D}$, cannot exceed the absolute maximum rating IVDD (see Table 11).
- The sum of the currents sunk by all the $I / O s$ on $V_{S S}$ plus the maximum Run consumption of the MCU sunk on $\mathrm{V}_{\mathrm{SS}}$ cannot exceed the absolute maximum rating $\mathrm{I}_{\text {VSS }}$ (see Table 11).


## Output voltage levels

Unless otherwise specified, the parameters given in Table 46 are derived from tests performed under ambient temperature and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 13. All I/Os are CMOS and TTL compliant.

Table 46. Output voltage characteristics ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}{ }^{(2)}$ | Output low level voltage for an I/O pin when 8 pins are sunk at same time | CMOS ports$\begin{gathered} \mathrm{I}_{\mathrm{IO}}=+8 \mathrm{~mA} \\ 2.7 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<3.6 \mathrm{~V} \end{gathered}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}{ }^{(3)}$ | Output high level voltage for an I/O pin when 8 pins are sourced at same time |  | $V_{D D}-0.4$ | - |  |
| $\mathrm{V}_{\mathrm{OL}}{ }^{(2)}$ | Output low level voltage for an I/O pin when 8 pins are sunk at same time | TTL ports$\begin{gathered} \mathrm{I}_{\mathrm{IO}}=+8 \mathrm{~mA} \\ 2.7 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<3.6 \mathrm{~V} \end{gathered}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}{ }^{(3)}$ | Output high level voltage for an I/O pin when 8 pins are sourced at same time |  | 2.4 | - |  |
| $\mathrm{V}_{\mathrm{OL}}{ }^{(2)(4)}$ | Output low level voltage for an I/O pin when 8 pins are sunk at same time | $\begin{gathered} \mathrm{I}_{\mathrm{O}}=+20 \mathrm{~mA} \\ 2.7 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<3.6 \mathrm{~V} \end{gathered}$ | - | 1.3 | V |
| $\mathrm{V}_{\mathrm{OH}}{ }^{(3)(4)}$ | Output high level voltage for an I/O pin when 8 pins are sourced at same time |  | $\mathrm{V}_{\mathrm{DD}}-1.3$ | - |  |
| $\mathrm{V}_{\mathrm{OL}}{ }^{(2)(4)}$ | Output low level voltage for an I/O pin when 8 pins are sunk at same time | $\begin{gathered} \mathrm{I}_{\mathrm{IO}}=+6 \mathrm{~mA} \\ 2 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V} \end{gathered}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}{ }^{(3)(4)}$ | Output high level voltage for an I/O pin when 8 pins are sourced at same time |  | $\mathrm{V}_{\mathrm{DD}}-0.4$ | - |  |

1. PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current ( 3 mA ), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited: the speed should not exceed 2 MHz with a maximum load of 30 pF and these $\mathrm{I} / \mathrm{Os}$ must not be used as a current source (e.g. to drive an LED).
2. The $\mathrm{I}_{\mathrm{I} \mathrm{O}}$ current sunk by the device must always respect the absolute maximum rating specified in Table 11 and the sum of $l_{I O}$ (I/O ports and control pins) must not exceed $I_{V s s}$.
3. The $l_{10}$ current sourced by the device must always respect the absolute maximum rating specified in Table 11 and the sum of $\mathrm{I}_{\mathrm{IO}}$ (I/O ports and control pins) must not exceed IVDD.
4. Guaranteed by characterization results, not tested in production.

## Input/output AC characteristics

The definition and values of input/output AC characteristics are given in Figure 37 and Table 47, respectively.

Unless otherwise specified, the parameters given in Table 47 are derived from tests performed under the ambient temperature and $V_{D D}$ supply voltage conditions summarized in Table 13.

Table 47. I/O AC characteristics ${ }^{(1)}$

| $\begin{aligned} & \text { OSPEEDRy } \\ & {[1: 0] \text { bit }} \\ & \text { value }^{(1)} \end{aligned}$ | Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | $\mathrm{f}_{\max (10) \text { out }}$ | Maximum frequency ${ }^{(2)}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>2.70 \mathrm{~V}$ | - | - | 4 | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>1.8 \mathrm{~V}$ | - | - | 2 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>2.70 \mathrm{~V}$ | - | - | 8 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>1.8 \mathrm{~V}$ | - | - | 4 |  |
|  | $\mathrm{t}_{\mathrm{f}}(\mathrm{O})$ out ${ }^{\prime}$ <br> $\mathrm{t}_{\mathrm{r}(\mathrm{IO}) \text { out }}$ | Output high to low level fall time and output low to high level rise time | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~V}_{\mathrm{DD}}=1.8 \mathrm{~V} \text { to } \\ & 3.6 \mathrm{~V} \end{aligned}$ | - | - | 100 | ns |

Table 47. I/O AC characteristics ${ }^{(1)}$ (continued)

| $\begin{aligned} & \text { OSPEEDRy } \\ & {[1: 0] \text { bit }} \\ & \text { value }^{(1)} \end{aligned}$ | Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01 | $\mathrm{f}_{\text {max }}(10)$ out | Maximum frequency ${ }^{(2)}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>2.70 \mathrm{~V}$ | - | - | 25 | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>1.8 \mathrm{~V}$ | - | - | 12.5 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>2.70 \mathrm{~V}$ | - | - | $50^{(3)}$ |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>1.8 \mathrm{~V}$ | - | - | 20 |  |
|  | $\mathrm{t}_{\mathrm{f}(\mathrm{OO}) \text { out }}{ }^{\prime}$ <br> $\mathrm{t}_{\mathrm{r}(\mathrm{IO}) \text { out }}$ | Output high to low level fall time and output low to high level rise time | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$ | - | - | 10 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>1.8 \mathrm{~V}$ | - | - | 20 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>2.70 \mathrm{~V}$ | - | - | 6 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>1.8 \mathrm{~V}$ | - | - | 10 |  |
| 10 | $\mathrm{f}_{\text {max }}(10)$ out | Maximum frequency ${ }^{(2)}$ | $\mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>2.70 \mathrm{~V}$ | - | - | 25 | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>1.8 \mathrm{~V}$ | - | - | 20 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>2.70 \mathrm{~V}$ | - | - | $100^{(3)}$ |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>1.8 \mathrm{~V}$ | - | - | $50^{(3)}$ |  |
|  | $\mathrm{t}_{\mathrm{f}(\mathrm{OO}) \text { out }}{ }^{\prime}$ $\mathrm{t}_{\mathrm{r}(\mathrm{IO}) \text { out }}$ | Output high to low level fall time and output low to high level rise time | $\mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>2.70 \mathrm{~V}$ | - | - | 6 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>1.8 \mathrm{~V}$ | - | - | 10 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>2.70 \mathrm{~V}$ | - | - | 4 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>1.8 \mathrm{~V}$ | - | -3 | 6 |  |
| 11 | $\mathrm{f}_{\max (10) \mathrm{out}}$ | Maximum frequency ${ }^{(2)}$ | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>2.70 \mathrm{~V}$ | - | - | $100^{(3)}$ | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>1.8 \mathrm{~V}$ | - | - | $50^{(3)}$ |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>2.70 \mathrm{~V}$ | - | - | $120^{(3)}$ |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>1.8 \mathrm{~V}$ | - | - | $100^{(3)}$ |  |
|  | $\left.\mathrm{t}_{\mathrm{f}} \mathrm{IO}\right)$ out ${ }^{\prime}$ <br> $\mathrm{t}_{\mathrm{r}(\mathrm{IO}) \text { out }}$ | Output high to low level fall time and output low to high level rise time | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>2.70 \mathrm{~V}$ | - | - | 4 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>1.8 \mathrm{~V}$ | - | - | 6 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>2.70 \mathrm{~V}$ | - | - | 2.5 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}>1.8 \mathrm{~V}$ | - | - | 4 |  |
| - | $t_{\text {EXTIpw }}$ | Pulse width of external signals detected by the EXTI controller | - | 10 | - | - | ns |

1. The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F20/21xxx reference manual for a description of the GPIOx_SPEEDR GPIO port output speed register.
2. The maximum frequency is defined in Figure 37.
3. For maximum frequencies above 50 MHz and $\mathrm{V}_{\mathrm{DD}}$ above 2.4 V , the compensation cell should be used.

Figure 37. I/O AC characteristics definition


### 6.3.17 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, $\mathrm{R}_{\mathrm{PU}}$ (see Table 48).
Unless otherwise specified, the parameters given in Table 48 are derived from tests performed under the ambient temperature and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 13.

Table 48. NRST pin characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{PU}}$ | Weak pull-up equivalent resistor ${ }^{(1)}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{SS}}$ | 30 | 40 | 50 | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{\mathrm{F}(\mathrm{NRST})^{(2)}}$ | NRST Input filtered pulse | - | - | - | 100 | ns |
| $\mathrm{~V}_{\text {NF(NRST) }}{ }^{(2)}$ | NRST Input not filtered pulse | $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$ | 300 | - | - | ns |
| $\mathrm{T}_{\text {NRST_OUT }}$ | Generated reset pulse duration | Internal Reset source | 20 | - | - | $\mu \mathrm{s}$ |

1. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum ( $\sim 10 \%$ order).
2. Guaranteed by design, not tested in production.

Figure 38. Recommended NRST pin protection


1. The reset network protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the $\mathrm{V}_{\text {IL(NRST) }}$ max level specified in Table 48. Otherwise the reset is not taken into account by the device.

### 6.3.18 TIM timer characteristics

The parameters given in Table 49 and Table 50 are guaranteed by design.
Refer to Section 6.3.16: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 49. Characteristics of TIMx connected to the APB1 domain ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {res(TIM) }}$ | Timer resolution time | AHB/APB1 prescaler distinct from 1, $\mathrm{f}_{\text {TIMxCLK }}=$ 60 MHz | 1 | - |  |
|  |  |  | 16.7 | - | ns |
|  |  | AHB/APB1 prescaler $=1$, $\mathrm{f}_{\mathrm{TIMxCLK}}=30 \mathrm{MHz}$ | 1 | - | $\mathrm{t}_{\text {TIM } \times \text { CLK }}$ |
|  |  |  | 33.3 | - | ns |
| $\mathrm{f}_{\mathrm{EXT}}$ | Timer external clock frequency on CH 1 to CH 4 | $\begin{aligned} & \mathrm{f}_{\mathrm{TIMxCLK}}=60 \mathrm{MHz} \\ & \mathrm{APB} 1=30 \mathrm{MHz} \end{aligned}$ | 0 | $\mathrm{f}_{\text {TIM } \times \text { CLK }} / 2$ | MHz |
|  |  |  | 0 | 30 | MHz |
| $\mathrm{Res}_{\text {TIM }}$ | Timer resolution |  | - | 16/32 | bit |
| $\mathrm{t}_{\text {COUNTER }}$ | 16-bit counter clock period when internal clock is selected |  | 1 | 65536 | $\mathrm{t}_{\text {TIM } \times \text { CLK }}$ |
|  |  |  | 0.0167 | 1092 | $\mu \mathrm{s}$ |
|  | 32-bit counter clock period when internal clock is selected |  | 1 | - | $\mathrm{t}_{\text {TIM } \times \text { CLK }}$ |
|  |  |  | 0.0167 | 71582788 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {MAX_COUNT }}$ | Maximum possible count |  | - | $65536 \times 65536$ | $\mathrm{t}_{\text {TIM } \times \text { CLK }}$ |
|  |  |  | - | 71.6 | S |

1. TIM $x$ is used as a general term to refer to the TIM2, TIM3, TIM4, TIM5, TIM6, TIM7, and TIM12 timers.

Table 50. Characteristics of TIMx connected to the APB2 domain ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {res(TIM) }}$ | Timer resolution time | AHB/APB2 prescaler distinct from $1, \mathrm{f}_{\text {TIMxCLK }}=$ 120 MHz | 1 | - | $\mathrm{t}_{\text {TIM } \times \text { CLK }}$ |
|  |  |  | 8.3 | - | ns |
|  |  | AHB/APB2 prescaler $=1$, $\mathrm{f}_{\mathrm{TIMxCLK}}=60 \mathrm{MHz}$ | 1 | - | $\mathrm{t}_{\text {TIMxCLK }}$ |
|  |  |  | 16.7 | - | ns |
| $\mathrm{f}_{\mathrm{EXT}}$ | Timer external clock frequency on CH 1 to CH 4 | $\begin{aligned} & \mathrm{f}_{\text {TIMxCLK }}=120 \mathrm{MHz} \\ & \mathrm{APB2}=60 \mathrm{MHz} \end{aligned}$ | 0 | $\mathrm{f}_{\text {TIM } \times \text { CLK }} / 2$ | MHz |
|  |  |  | 0 | 60 | MHz |
| $\mathrm{Res}_{\text {TIM }}$ | Timer resolution |  | - | 16 | bit |
| $\mathrm{t}_{\text {COUNTER }}$ | 16-bit counter clock period when internal clock is selected |  | 1 | 65536 | ${ }^{\text {t }}$ IMxCLK |
|  |  |  | 0.0083 | 546 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {MAX_COUNT }}$ | Maximum possible count |  | - | $65536 \times 65536$ | $\mathrm{t}_{\text {TIMXCLK }}$ |
|  |  |  | - | 35.79 | s |

1. TIMx is used as a general term to refer to the TIM1, TIM8, TIM9, TIM10, and TIM11 timers.

### 6.3.19 Communications interfaces

## $1^{2} \mathrm{C}$ interface characteristics

STM32F215xx and STM32F217xx I ${ }^{2}$ C interface meets the requirements of the standard $I^{2} \mathrm{C}$ communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and $V_{D D}$ is disabled, but is still present.
The $\mathrm{I}^{2} \mathrm{C}$ characteristics are described in Table 51. Refer also to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (SDA and SCL).

Table 51. $1^{2} \mathrm{C}$ characteristics

| Symbol | Parameter | Standard mode $1^{2} C^{(1)(2)}$ |  | Fast mode $\mathrm{I}^{2} \mathrm{C}^{(1)(2)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{w} \text { (SCLL) }}$ | SCL clock low time | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {w(SCLH) }}$ | SCL clock high time | 4.0 | - | 0.6 | - |  |
| $\mathrm{t}_{\text {su(SDA) }}$ | SDA setup time | 250 | - | 100 | - | ns |
| $\mathrm{t}_{\mathrm{h} \text { (SDA) }}$ | SDA data hold time | - | $3450{ }^{(3)}$ | - | $900^{(3)}$ |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{r}(\mathrm{SDA})} \\ & \left.\mathrm{t}_{\mathrm{r}(\mathrm{SCL}}\right) \end{aligned}$ | SDA and SCL rise time | - | 1000 | - | 300 |  |
| $\begin{aligned} & \left.\mathrm{t}_{\mathrm{f}(\mathrm{SDA})}\right) \\ & \left.\mathrm{t}_{\mathrm{f}(\mathrm{SCL})}\right) \end{aligned}$ | SDA and SCL fall time | - | 300 | - | 300 |  |
| $\mathrm{t}_{\mathrm{h} \text { (STA) }}$ | Start condition hold time | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {su(STA) }}$ | Repeated Start condition setup time | 4.7 | - | 0.6 | - |  |
| $\mathrm{t}_{\text {su(STO) }}$ | Stop condition setup time | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {w(STO:STA) }}$ | Stop to Start condition time (bus free) | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |
| $\mathrm{C}_{\text {b }}$ | Capacitive load for each bus line | - | 400 | - | 400 | pF |
| $t_{\text {SP }}$ | Pulse width of the spikes that are suppressed by the analog filter | 0 | $50^{(4)}$ | 0 | 50 | ns |

1. Guaranteed by design, not tested in production.
2. $\mathrm{f}_{\mathrm{PCLK} 1}$ must be at least 2 MHz to achieve standard mode $\mathrm{I}^{2} \mathrm{C}$ frequencies. It must be at least 4 MHz to achieve fast mode $\mathrm{I}^{2} \mathrm{C}$ frequencies, and a multiple of 10 MHz to reach the 400 kHz maximum $\mathrm{I}^{2} \mathrm{C}$ fast mode clock.
3. The maximum Data hold time has only to be met if the interface does not stretch the low period of the SCL signal.
4. The minimum width of the spikes filtered by the analog filter is above $t_{\mathrm{SP}(\max )}$.

Figure 39. $1^{2} \mathrm{C}$ bus AC waveforms and measurement circuit


1. $R_{S}=$ series protection resistor.
2. $R_{P}=$ external pull-up resistor.
3. $V_{D D \_12 C}$ is the $I^{2} \mathrm{C}$ bus power supply.

Table 52. SCL frequency ( $\mathrm{f}_{\mathrm{PCLK} 1}=30 \mathrm{MHz} ., \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ ) ${ }^{(1)(2)}$

| $\mathbf{f}_{\text {SCL }}(\mathbf{k H z})$ | I2C_CCR value |
| :---: | :---: |
|  | $\mathbf{R}_{\mathbf{P}}=\mathbf{4 . 7} \mathbf{k} \Omega$ |
| 400 | $0 \times 8019$ |
| 300 | $0 \times 8021$ |
| 200 | $0 \times 8032$ |
| 100 | $0 \times 0096$ |
| 50 | $0 \times 012 \mathrm{C}$ |
| 20 | $0 \times 02 \mathrm{EE}$ |

1. $R_{P}=$ External pull-up resistance, $f_{S C L}=I^{2} C$ speed,
2. For speeds around 200 kHz , the tolerance on the achieved speed is of $\pm 5 \%$. For other speed ranges, the tolerance on the achieved speed $\pm 2 \%$. These variations depend on the accuracy of the external components used to design the application.

## $I^{2}$ S - SPI interface characteristics

Unless otherwise specified, the parameters given in Table 53 for SPI or in Table 54 for $I^{2}$ S are derived from tests performed under the ambient temperature, $f_{\text {PCLKx }}$ frequency and $V_{D D}$ supply voltage conditions summarized in Table 13.
Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I ${ }^{2}$ S).

Table 53. SPI characteristics

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{f}_{\mathrm{SCK}} \\ 1 / \mathrm{t}_{\mathrm{c}(\mathrm{SCK})} \end{gathered}$ | SPI clock frequency | SPI1 master/slave mode | - | 30 | MHz |
|  |  | SPI2/SPI3 master/slave mode | - | 15 |  |
| $\mathrm{t}_{\mathrm{r}(\mathrm{SCL})}$ <br> $\mathrm{t}_{\mathrm{f}(\mathrm{SCL})}$ | SPI clock rise and fall time | Capacitive load: $\mathrm{C}=30 \mathrm{pF}$, $\mathrm{f}_{\text {PCLK }}=30 \mathrm{MHz}$ | - | 8 | ns |
| DuCy(SCK) | SPI slave input clock duty cycle | Slave mode | 30 | 70 | \% |
| $\mathrm{t}_{\text {su( }}$ (NSS) ${ }^{(1)}$ | NSS setup time | Slave mode | $4 \mathrm{t}_{\text {PCLK }}$ | - | ns |
| $\mathrm{t}_{\mathrm{h}(\mathrm{NSS})}{ }^{(1)}$ | NSS hold time | Slave mode | 2 tPCLK | - |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}(\mathrm{SCLH})}^{(1)} \\ & \mathrm{t}_{\mathrm{w}(\mathrm{SCLL})}^{(1)} \end{aligned}$ | SCK high and low time | $\begin{aligned} & \text { Master mode, } \mathrm{f}_{\mathrm{PCLK}}=30 \mathrm{MHz} \text {, } \\ & \text { presc }=2 \end{aligned}$ | $\mathrm{t}_{\text {PCLK }}$-3 | $\mathrm{t}_{\text {PCLK }}+3$ |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{su}(\mathrm{MlI}}{ }^{(1)}{ }^{(1)} \mathrm{t}_{\mathrm{su}(\mathrm{SI})}{ }^{(1)} \end{aligned}$ | Data input setup time | Master mode | 5 | - |  |
|  |  | Slave mode | 5 | - |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{h}(\mathrm{MII})}^{(1)} \\ & \mathrm{t}_{\mathrm{h}(\mathrm{Sl})}^{(1)} \end{aligned}$ | Data input hold time | Master mode | 5 | - |  |
|  |  | Slave mode | 4 | - |  |
| $\mathrm{t}_{\mathrm{a}(\mathrm{SO})}{ }^{(1)(2)}$ | Data output access time | Slave mode, $\mathrm{f}_{\text {PCLK }}=30 \mathrm{MHz}$ | 0 | $3 t_{\text {PCLK }}$ |  |
| $\mathrm{t}_{\text {dis }(\mathrm{SO})}{ }^{(1)(3)}$ | Data output disable time | Slave mode | 2 | 10 |  |
| $\mathrm{t}_{\mathrm{v} \text { (SO) }}{ }^{(1)}$ | Data output valid time | Slave mode (after enable edge) | - | 25 |  |
| $\mathrm{t}_{\mathrm{V}(\mathrm{MO})}{ }^{(1)}$ | Data output valid time | Master mode (after enable edge) | - | 5 |  |
| $\mathrm{t}_{\mathrm{h}(\mathrm{SO})}{ }^{(1)}$ |  | Slave mode (after enable edge) | 15 | - |  |
| $\mathrm{t}_{\mathrm{h}(\mathrm{MO})^{(1)}}$ | Data output hold time | Master mode (after enable edge) | 2 | - |  |

1. Guaranteed by characterization results, not tested in production.
2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in $\mathrm{Hi}-\mathrm{Z}$

Figure 40. SPI timing diagram - slave mode and CPHA = 0


Figure 41. SPI timing diagram - slave mode and CPHA = 1


Figure 42. SPI timing diagram - master mode


Table 54. $1^{2}$ S characteristics

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{CK}}$ $1 / \mathrm{t}_{\mathrm{c}(\mathrm{CK})}$ | $1^{2}$ S clock frequency | Master, 16-bit data, audio frequency $=48 \mathrm{kHz}$, main clock disabled | 1.23 | 1.24 | MHz |
|  |  | Slave | 0 | $64 \mathrm{~F}^{(1)}$ |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{r}(\mathrm{CK})} \\ & \mathrm{t}_{\mathrm{f}(\mathrm{CK})} \end{aligned}$ | $I^{2} \mathrm{~S}$ clock rise and fall time | Capacitive load $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | (2) |  |
| $\mathrm{t}_{\mathrm{V} \text { (WS) }{ }^{(3)}}{ }^{(3)}$ | WS valid time | Master | 0.3 | - |  |
| $\mathrm{t}_{\mathrm{h}(\mathrm{WS})}{ }^{(3)}$ | WS hold time | Master | 0 | - |  |
| $\mathrm{t}_{\text {su(WS) }}{ }^{(3)}$ | WS setup time | Slave | 3 | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (WS) }{ }^{(3)}}{ }^{(3)}$ | WS hold time | Slave | 0 | - |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}(\mathrm{CKH})}{ }^{(3)} \\ & \mathrm{t}_{\mathrm{w}(\mathrm{CKL})}{ }^{(3)} \end{aligned}$ | CK high and low time | Master $\mathrm{f}_{\text {PCLK }}=30 \mathrm{MHz}$ | 396 | - |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{su}(\mathrm{SD} \text { _MR) }}{ }^{(3)}{ }^{(3)} \\ & \mathrm{t}_{\mathrm{su}(\mathrm{SD})^{(3)}} \end{aligned}$ | Data input setup time | Master receiver Slave receiver | $\begin{gathered} 45 \\ 0 \end{gathered}$ | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{h}(\mathrm{SD}, \mathrm{MR})}{ }^{(3)(4)(4)} \\ & \mathrm{t}_{\left.\mathrm{h}(\mathrm{SD})^{(3)}\right)(4)} \end{aligned}$ | Data input hold time | Master receiver: $\mathrm{f}_{\mathrm{PCLK}}=30 \mathrm{MHz}$, <br> Slave receiver: $\mathrm{f}_{\text {PCLK }}=30 \mathrm{MHz}$ | $\begin{gathered} 13 \\ 0 \end{gathered}$ | - |  |
| $\mathrm{t}_{\mathrm{v}(\mathrm{SD} \text { _ST) }}{ }^{(3)(4)}$ | Data output valid time | Slave transmitter (after enable edge) | - | 30 |  |
| $\mathrm{th}_{(\text {SD_ST) }}{ }^{(3)}$ | Data output hold time | Slave transmitter (after enable edge) | 10 | - |  |
| $\mathrm{t}_{\mathrm{v}(\mathrm{SD} \text {-MT) }}{ }^{(3)(4)}$ | Data output valid time | Master transmitter (after enable edge) | - | 6 |  |
| $\mathrm{th}_{\text {(SD_MT) }}{ }^{(3)}$ | Data output hold time | Master transmitter (after enable edge) | 0 | - |  |

1. $F_{S}$ is the sampling frequency. Refer to the $I 2 S$ section of the $S T M 32 F 20 x x x / 21 x x x$ reference manual for more details. $f_{C K}$ values reflect only the digital peripheral behavior which leads to a minimum of (I2SDIV/(2*I2SDIV+ODD), a maximum of (I2SDIV+ODD)/(2*I2SDIV+ODD) and $F_{S}$ maximum values for each mode/condition.
2. Refer to Table 47: I/O AC characteristics.
3. Guaranteed by design, not tested in production.
4. Depends on $\mathrm{f}_{\text {PCLK }}$. For example, if $\mathrm{f}_{\text {PCLK }}=8 \mathrm{MHz}$, then $\mathrm{T}_{\text {PCLK }}=1 / \mathrm{f}_{\text {PLCLK }}=125 \mathrm{~ns}$.

Figure 43. $\mathrm{I}^{2} \mathrm{~S}$ slave timing diagram (Philips protocol) ${ }^{(1)}$


1. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

Figure 44. $\mathrm{I}^{2}$ S master timing diagram (Philips protocol) ${ }^{(1)}$


1. Guaranteed by characterization results, not tested in production.
2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

## USB OTG FS characteristics

The USB OTG interface is USB-IF certified (Full-Speed). This interface is present in both the USB OTG HS and USB OTG FS controllers.

Table 55. USB OTG FS startup time

| Symbol | Parameter | Max | Unit |
| :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\text {STARTUP }}{ }^{(1)}$ | USB OTG FS transceiver startup time | 1 | $\mu \mathrm{~s}$ |

1. Guaranteed by design, not tested in production.

Table 56. USB OTG FS DC electrical characteristics

| Symbol |  | Parameter | Conditions | Min ${ }^{(1)}$ | Typ | Max ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input <br> levels | $V_{D D}$ | USB OTG FS operating voltage |  | $3.0{ }^{(2)}$ | - | 3.6 | V |
|  | $V_{D I}{ }^{(3)}$ | Differential input sensitivity | I(USB_FS_DP/DM, USB_HS_DP/DM) | 0.2 | - | - | V |
|  | $V_{C M}{ }^{(3)}$ | Differential common mode range | Includes $\mathrm{V}_{\text {DI }}$ range | 0.8 | - | 2.5 |  |
|  | $\mathrm{V}_{\mathrm{SE}}{ }^{(3)}$ | Single ended receiver threshold |  | 1.3 | - | 2.0 |  |
| Output levels | $\mathrm{V}_{\mathrm{OL}}$ | Static output level low | $\mathrm{R}_{\mathrm{L}}$ of $1.5 \mathrm{k} \Omega$ to $3.6 \mathrm{~V}^{(4)}$ | - | - | 0.3 | V |
|  | $\mathrm{V}_{\mathrm{OH}}$ | Static output level high | $\mathrm{R}_{\mathrm{L}}$ of $15 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{Ss}}{ }^{(4)}$ | 2.8 | - | 3.6 |  |
| $\mathrm{R}_{\mathrm{PD}}$ |  | PA11, PA12, PB14, PB15 (USB_FS_DP/DM, USB_HS_DP/DM) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}$ | 17 | 21 | 24 | $\mathrm{k} \Omega$ |
|  |  | PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS) |  | 0.65 | 1.1 | 2.0 |  |
| $\mathrm{R}_{\mathrm{PU}}$ |  | PA12, PB15 (USB_FS_DP, USB_HS_DP) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ | 1.5 | 1.8 | 2.1 |  |
|  |  | PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ | 0.25 | 0.37 | 0.55 |  |

1. All the voltages are measured from the local ground potential.
2. The STM32F215xx and STM32F217xx USB OTG FS functionality is ensured down to 2.7 V but not the full USB OTG FS electrical characteristics which are degraded in the $2.7-$-to- $3.0 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$ voltage range.
3. Guaranteed by design, not tested in production.
4. $R_{\mathrm{L}}$ is the load connected on the USB OTG FS drivers

Figure 45. USB OTG FS timings: definition of data signal rise and fall time


Table 57. USB OTG FS electrical characteristics ${ }^{(1)}$

| Driver characteristics |  |  |  |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Conditions | Min | Max | Unit |
| $\mathrm{t}_{\mathrm{r}}$ | Rise time $^{(2)}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4 | 20 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall time $^{(2)}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4 | 20 | ns |
| $\mathrm{t}_{\mathrm{rfm}}$ | Rise/fall time matching | $\mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}$ | 90 | 110 | $\%$ |
| $\mathrm{~V}_{\mathrm{CRS}}$ | Output signal crossover voltage | - | 1.3 | 2.0 | V |

1. Guaranteed by design, not tested in production.
2. Measured from $10 \%$ to $90 \%$ of the data signal. For more detailed informations, refer to USB Specification Chapter 7 (version 2.0).

## USB HS characteristics

Table 58 shows the USB HS operating voltage.
Table 58. USB HS DC electrical characteristics

| Symbol |  | Parameter | $\operatorname{Min}^{(1)}$ | $\boldsymbol{M a x}^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input level | $\mathrm{V}_{\mathrm{DD}}$ | USB OTG HS operating voltage | 2.7 | 3.6 | V |

1. All the voltages are measured from the local ground potential.

Table 59. Clock timing parameters

| Parameter ${ }^{(1)}$ |  | Symbol | Min | Nominal | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Frequency (first transition) | 8-bit $\pm 10 \%$ | F START_8BIT | 54 | 60 | 66 | MHz |
| Frequency (steady state) $\pm 500$ ppm | F STEADY | 59.97 | 60 | 60.03 | MHz |  |
| Duty cycle (first transition) | 8-bit $\pm 10 \%$ | D START_8BIT | 40 | 50 | 60 | $\%$ |
| Duty cycle (steady state) $\pm 500$ ppm | D STEADY | 49.975 | 50 | 50.025 | $\%$ |  |
| Time to reach the steady state frequency and <br> duty cycle after the first transition | TSTEADY | - | - | 1.4 | ms |  |
| Clock startup time after the <br> de-assertion of SuspendM | Peripheral | Tost | TSTART_DEV | - | - | 5.6 |
| PHY preparation time after the first transition <br> of the input clock | TPTART_HOST | - | - | - | ms |  |

1. Guaranteed by design, not tested in production.

Figure 46. ULPI timing diagram


Table 60. ULPI timing

| Symbol | Parameter |  | Value $^{(1)}$ |  |
| :---: | :--- | :---: | :---: | :---: |
|  |  |  |  |  |
|  |  | Min | Max |  |
| $\mathrm{t}_{\mathrm{SC}}$ | Control in (ULPI_DIR) setup time | - | 2.0 |  |
|  | Control in (ULPI_NXT) setup time | - | 1.5 |  |
| $\mathrm{t}_{\mathrm{HC}}$ | Control in (ULPI_DIR, ULPI_NXT) hold time | 0 | - |  |
| $\mathrm{t}_{\mathrm{SD}}$ | Data in setup time | n ns |  |  |
| $\mathrm{t}_{\mathrm{HD}}$ | Data in hold time |  | 2.0 |  |
| $\mathrm{t}_{\mathrm{DC}}$ | Control out (ULPI_STP) setup time and hold time | - | 9.2 |  |
| $\mathrm{t}_{\mathrm{DD}}$ | Data out available from clock rising edge | - | 10.7 |  |

1. $V_{D D}=2.7 \mathrm{~V}$ to 3.6 V and $\mathrm{T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$.

## Ethernet characteristics

Table 61 shows the Ethernet operating voltage.
Table 61. Ethernet DC electrical characteristics

| Symbol |  | Parameter | Min $^{(1)}$ | Max $^{(1)}$ | Unit |
| :---: | :---: | :--- | :---: | :---: | :---: |
| Input level | $V_{D D}$ | Ethernet operating voltage | 2.7 | 3.6 | V |

1. All the voltages are measured from the local ground potential.

Table 62 gives the list of Ethernet MAC signals for the SMI (station management interface) and Figure 47 shows the corresponding timing diagram.

Figure 47. Ethernet SMI timing diagram


Table 62. Dynamics characteristics: Ethernet MAC signals for SMI

| Symbol | Rating | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {MDC }}$ | MDC cycle time (2.38 MHz) | 411 | 420 | 425 | ns |
| $\mathrm{t}_{\mathrm{d} \text { (MDIO) }}$ | MDIO write data valid time | 6 | 10 | 13 | ns |
| $\mathrm{t}_{\text {su(MDIO) }}$ | Read data setup time | 12 | - | - | ns |
| $\mathrm{t}_{\text {h(MDIO) }}$ | Read data hold time | 0 | - | - | ns |

Table 63 gives the list of Ethernet MAC signals for the RMII and Figure 48 shows the corresponding timing diagram.

Figure 48. Ethernet RMII timing diagram


Table 63. Dynamics characteristics: Ethernet MAC signals for RMII

| Symbol | Rating | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{su}(\mathrm{RXD})}$ | Receive data setup time | 1 | - | - | ns |
| $\mathrm{t}_{\text {ih( }}$ (RXD) | Receive data hold time | 1.5 | - | - |  |
| $\mathrm{t}_{\text {su(CRS }}$ | Carrier sense set-up time | 0 | - | - |  |
| $\mathrm{t}_{\mathrm{ih}}$ (CRS) | Carrier sense hold time | 2 | - | - |  |
| $\mathrm{t}_{\mathrm{d} \text { (TXEN) }}$ | Transmit enable valid delay time | 9 | 11 | 13 |  |
| $\mathrm{t}_{\mathrm{d}(\text { TXD })}$ | Transmit data valid delay time | 9 | 11.5 | 14 |  |

Table 64 gives the list of Ethernet MAC signals for MII and Figure 48 shows the corresponding timing diagram.

Figure 49. Ethernet MII timing diagram


Table 64. Dynamics characteristics: Ethernet MAC signals for MII

| Symbol | Rating | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {su(RXD) }}$ | Receive data setup time | 7.5 | - | - | ns |
| $\mathrm{t}_{\mathrm{ih}(\mathrm{RXD})}$ | Receive data hold time | 1 | - | - | ns |
| $\mathrm{t}_{\mathrm{su}(\mathrm{DV})}$ | Data valid setup time | 4 | - | - | ns |
| $\mathrm{t}_{\mathrm{ih}(\mathrm{DV})}$ | Data valid hold time | 0 | - | - | ns |
| $\mathrm{t}_{\text {su(ER) }}$ | Error setup time | 3.5 | - | - | ns |
| $\mathrm{t}_{\mathrm{ih}(\text { ER) })}$ | Error hold time | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{d}(\text { TXEN })}$ | Transmit enable valid delay time | - | 11 | 14 | ns |
| $\mathrm{t}_{\mathrm{d}(\text { (TXD })}$ | Transmit data valid delay time | - | 11 | 14 | ns |

## CAN (controller area network) interface

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (CANTX and CANRX).

### 6.3.20 12-bit ADC characteristics

Unless otherwise specified, the parameters given in Table 65 are derived from tests performed under the ambient temperature, $\mathrm{f}_{\text {PCLK2 }}$ frequency and $\mathrm{V}_{\text {DDA }}$ supply voltage conditions summarized in Table 13.

Table 65. ADC characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DDA }}$ | Power supply | - | 1.8 | - | 3.6 | V |
| $\mathrm{V}_{\text {REF+ }}$ | Positive reference voltage | - | $1.8{ }^{(1)}$ | - | $\mathrm{V}_{\text {DDA }}$ | V |
| $\mathrm{f}_{\text {ADC }}$ | ADC clock frequency | $\mathrm{V}_{\text {DDA }}=1.8$ to 2.4 V | 0.6 | - | 15 | MHz |
|  |  | $\mathrm{V}_{\text {DDA }}=2.4$ to 3.6 V | 0.6 | - | 30 | MHz |
| $\mathrm{f}_{\text {TRIG }}{ }^{(2)}$ | External trigger frequency | $\mathrm{f}_{\text {ADC }}=30 \mathrm{MHz}$ with 12-bit resolution | - | - | 1764 | kHz |
|  |  | - | - | - | 17 | 1/f ${ }_{\text {ADC }}$ |
| $\mathrm{V}_{\text {AIN }}$ | Conversion voltage range ${ }^{(3)}$ | - | $\begin{aligned} & 0\left(V_{S S A} \text { or } V_{R E F}-\right. \\ & \text { tied to ground }) \end{aligned}$ | - | $\mathrm{V}_{\text {REF+ }}$ | V |
| $\mathrm{R}_{\text {AIN }}{ }^{(2)}$ | External input impedance | See Equation 1 for details | - | - | 50 | k $\Omega$ |
| $\mathrm{R}_{\text {ADC }}{ }^{(2)(4)}$ | Sampling switch resistance | - | 1.5 | - | 6 | k $\Omega$ |
| $\mathrm{C}_{\text {ADC }}{ }^{(2)}$ | Internal sample and hold capacitor | - | - | 4 | - | pF |
| $\mathrm{t}_{\text {at }}{ }^{(2)}$ | Injection trigger conversion latency | $\mathrm{f}_{\text {ADC }}=30 \mathrm{MHz}$ | - | - | 0.100 | $\mu \mathrm{s}$ |
|  |  | - | - | - | $3^{(5)}$ | 1/f fDC |
| $\mathrm{t}_{\text {latr }}{ }^{(2)}$ | Regular trigger conversion latency | $\mathrm{f}_{\text {ADC }}=30 \mathrm{MHz}$ | - | - | 0.067 | $\mu \mathrm{s}$ |
|  |  | - | - | - | $2^{(5)}$ | 1/f ${ }_{\text {ADC }}$ |
| $\mathrm{ts}^{(2)}$ | Sampling time | $\mathrm{f}_{\text {ADC }}=30 \mathrm{MHz}$ | 0.100 | - | 16 | $\mu \mathrm{s}$ |
|  |  | - | 3 | - | 480 | $1 / \mathrm{f}_{\text {ADC }}$ |
| $\mathrm{t}_{\text {STAB }}{ }^{(2)}$ | Power-up time | - | - | 2 | 3 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{CONV}}{ }^{(2)}$ | Total conversion time (including sampling time) | $\begin{aligned} & \hline \mathrm{f}_{\mathrm{ADC}}=30 \mathrm{MHz} \\ & \text { 12-bit resolution } \end{aligned}$ | 0.5 | - | 16.40 | $\mu \mathrm{s}$ |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{ADC}}=30 \mathrm{MHz} \\ & \text { 10-bit resolution } \end{aligned}$ | 0.43 | - | 16.34 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}_{\mathrm{ADC}}=30 \mathrm{MHz}$ <br> 8-bit resolution | 0.37 | - | 16.27 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}_{\mathrm{ADC}}=30 \mathrm{MHz}$ <br> 6-bit resolution | 0.3 | - | 16.20 | $\mu \mathrm{s}$ |
|  |  | 9 to 492 ( $\mathrm{t}_{\mathrm{S}}$ for sampling +n -bit resolution for successive approximation) |  |  |  | 1/f ${ }_{\text {ADC }}$ |

Table 65. ADC characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{S}{ }^{(2)}$ | Sampling rate$\left(\mathrm{f}_{\mathrm{ADC}}=30 \mathrm{MHz}\right)$ | 12-bit resolution Single ADC | - | - | 2 | Msps |
|  |  | 12-bit resolution Interleave Dual ADC mode | - | - | 3.75 | Msps |
|  |  | 12-bit resolution Interleave Triple ADC mode | - | - | 6 | Msps |
| $\mathrm{IVREF+}^{(2)}$ | ADC $V_{\text {REF }}$ DC current consumption in conversion mode | - | - | 300 | 500 | $\mu \mathrm{A}$ |
| $\mathrm{IVDDA}^{(2)}$ | ADC VDDA DC current consumption in conversion mode | - | - | 1.6 | 1.8 | mA |

1. It is recommended to maintain the voltage difference between $\mathrm{V}_{\mathrm{REF}}$ and $\mathrm{V}_{\text {DDA }}$ below 1.8 V .
2. Guaranteed by characterization results, not tested in production.
3. $\mathrm{V}_{\text {REF+ }}$ is internally connected to $\mathrm{V}_{\mathrm{DDA}}$ and $\mathrm{V}_{\text {REF- }}$ is internally connected to $\mathrm{V}_{\mathrm{SSA}}$.
4. $R_{A D C}$ maximum value is given for $V_{D D}=1.8 \mathrm{~V}$, and minimum value for $V_{D D}=3.3 \mathrm{~V}$.
5. For external triggers, a delay of $1 / \mathrm{f}_{\text {PCLK2 }}$ must be added to the latency specified in Table 65 .

## Equation 1: $\mathbf{R}_{\text {AIN }}$ max formula

$$
R_{A I N}=\frac{(k-0.5)}{f_{A D C} \times C_{A D C} \times \ln \left(2^{N+2}\right)}-R_{A D C}
$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below $1 / 4$ of LSB. $\mathrm{N}=12$ (from 12-bit resolution) and k is the number of sampling periods defined in the ADC_SMPR1 register.

Table 66. ADC accuracy ${ }^{(1)}$

| Symbol | Parameter | Test conditions | Typ | Max ${ }^{(2)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ET | Total unadjusted error | $\begin{aligned} & \mathrm{f}_{\mathrm{PCLK} 2}=60 \mathrm{MHz}, \\ & \mathrm{f}_{\mathrm{ADC}}=30 \mathrm{MHz}, \mathrm{R}_{\mathrm{AIN}}<10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{DDA}}=1.8 \text { to } 3.6 \mathrm{~V} \end{aligned}$ | $\pm 2$ | $\pm 5$ | LSB |
| EO | Offset error |  | $\pm 1.5$ | $\pm 2.5$ |  |
| EG | Gain error |  | $\pm 1.5$ | $\pm 3$ |  |
| ED | Differential linearity error |  | $\pm 1$ | $\pm 2$ |  |
| EL | Integral linearity error |  | $\pm 1.5$ | $\pm 3$ |  |

1. Better performance could be achieved in restricted $\mathrm{V}_{\mathrm{DD}}$, frequency and temperature ranges.
2. Guaranteed by characterization results, not tested in production.

Note: $\quad$ ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.
Any positive injection current within the limits specified for $I_{\operatorname{INJ}(\text { PIN })}$ and $\Sigma l_{I N J(P I N)}$ in Section 6.3.16 does not affect the ADC accuracy.

Figure 50. ADC accuracy characteristics


1. Example of an actual transfer curve.
. Ideal transfer curve.
2. End point correlation line.
3. $\mathrm{E}_{\mathrm{T}}=$ Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. EO = Offset Error: deviation between the first actual transition and the first ideal one
EG = Gain Error: deviation between the last ideal transition and the last actual one.
ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one.
$E L=$ Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.

Figure 51. Typical connection diagram using the ADC


1. Refer to Table 65 for the values of $R_{\text {AIN }}, R_{A D C}$ and $C_{A D C}$.
2. $\mathrm{C}_{\text {parasitic }}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF ). A high $\mathrm{C}_{\text {parasitic }}$ value downgrades conversion accuracy. To remedy this, $\mathrm{f}_{\mathrm{ADC}}$ should be reduced.

## General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 52 or Figure 53, depending on whether $\mathrm{V}_{\text {REF }}$ is connected to $\mathrm{V}_{\text {DDA }}$ or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

Figure 52. Power supply and reference decoupling ( $\mathrm{V}_{\mathrm{REF}+}$ not connected to $\mathrm{V}_{\mathrm{DDA}}$ )


1. $V_{R E F+}$ and $V_{R E F-}$ inputs are both available on UFBGA176 package. $V_{R E F+}$ is also available on all packages except for LQFP64. When $\mathrm{V}_{\text {REF+ }}$ and $\mathrm{V}_{\text {REF- }}$ are not available, they are internally connected to $\mathrm{V}_{\text {DDA }}$ and $V_{\text {SSA }}$.

Figure 53. Power supply and reference decoupling ( $\mathrm{V}_{\mathrm{REF}+}$ connected to $\mathrm{V}_{\mathrm{DDA}}$ )

ai17536c

1. $\mathrm{V}_{\text {REF+ }}$ and $\mathrm{V}_{\text {REF_ }}$ inputs are both available on UFBGA176 package. $\mathrm{V}_{\mathrm{REF}}$ is also available on all packages except for LQFF64. When $V_{R E F+}$ and $V_{R E F-}$ are not available, they are internally connected to $V_{\text {DDA }}$ and $V_{\text {SSA }}$.

### 6.3.21 DAC electrical characteristics

Table 67. DAC characteristics

| Symbol | Parameter | Min | Typ | Max | Unit | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DDA }}$ | Analog supply voltage | 1.8 | - | 3.6 | V | - |
| $\mathrm{V}_{\text {REF }+}$ | Reference supply voltage | 1.8 | - | 3.6 | V | $\mathrm{V}_{\text {REF }+} \leq \mathrm{V}_{\text {DDA }}$ |
| $\mathrm{V}_{\text {SSA }}$ | Ground | 0 | - | 0 | V | - |
| $\mathrm{R}_{\text {LOAD }}{ }^{(1)}$ | Resistive load with buffer ON | 5 | - | - | $\mathrm{k} \Omega$ | - |
| $\mathrm{R}_{\mathrm{O}}{ }^{(1)}$ | Impedance output with buffer OFF | - | - | 15 | k $\Omega$ | When the buffer is OFF, the Minimum resistive load between DAC_OUT and $V_{S S}$ to have a $1 \%$ accuracy is $1.5 \mathrm{M} \Omega$ |
| $\mathrm{C}_{\text {LOAD }}{ }^{(1)}$ | Capacitive load | - | - | 50 | pF | Maximum capacitive load at DAC_OUT pin (when the buffer is ON). |
| $\begin{aligned} & \mathrm{DAC} O U T \\ & \min ^{(1)} \end{aligned}$ | Lower DAC_OUT voltage with buffer ON | 0.2 | - | - | V | It gives the maximum output excursion of the DAC. <br> It corresponds to 12-bit input code |
| DAC OUT $\max ^{(\overline{1})}$ | Higher DAC_OUT voltage with buffer ON | - | - | $\mathrm{V}_{\text {DDA }}-0.2$ | V | and $(0 \times 1 \mathrm{C} 7)$ to $(0 x E 38)$ at $\mathrm{V}_{\text {REF }+}=$ 1.8 V |

Table 67. DAC characteristics (continued)

| Symbol | Parameter | Min | Typ | Max | Unit | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{DAC} O U T \\ & \min ^{(1)} \end{aligned}$ | Lower DAC_OUT voltage with buffer OFF | - | 0.5 | - | mV | It gives the maximum output excursion of the DAC. |
| DAC OUT $\max ^{(1)}$ | Higher DAC_OUT voltage with buffer OFF | - | - | $\mathrm{V}_{\text {REF+ }}-1 \mathrm{LSB}$ | V |  |
| $\mathrm{IVREF}+^{(3)}$ | DAC DC $V_{\text {REF }}$ current consumption in quiescent mode (Standby mode) | - | 170 | 240 | $\mu \mathrm{A}$ | With no load, worst code $(0 \times 800)$ at $\mathrm{V}_{\text {REF+ }}=3.6 \mathrm{~V}$ in terms of DC consumption on the inputs |
|  |  | - | 50 | 75 |  | With no load, worst code ( $0 \times \mathrm{FF} 1 \mathrm{C}$ ) at $\mathrm{V}_{\text {REF+ }}=3.6 \mathrm{~V}$ in terms of DC consumption on the inputs |
| $I_{\mathrm{DDA}}{ }^{(3)}$ | DAC DC $V_{\text {DDA }}$ current consumption in quiescent mode ${ }^{(2)}$ | - | 280 | 380 | $\mu \mathrm{A}$ | With no load, middle code (0x800) on the inputs |
|  |  | - | 475 | 625 | $\mu \mathrm{A}$ | With no load, worst code ( $0 \times \mathrm{FF} 1 \mathrm{C}$ ) at $\mathrm{V}_{\text {REF+ }}=3.6 \mathrm{~V}$ in terms of DC consumption on the inputs |
| DNL ${ }^{(3)}$ | Differential non linearity Difference between two consecutive code-1LSB) | - | - | $\pm 0.5$ | LSB | Given for the DAC in 10-bit configuration. |
|  |  | - | - | $\pm 2$ | LSB | Given for the DAC in 12-bit configuration. |
| INL ${ }^{(3)}$ | Integral non linearity (difference between measured value at Code i and the value at Code ion a line drawn between Code 0 and last Code 1023) | - | - | $\pm 1$ | LSB | Given for the DAC in 10-bit configuration. |
|  |  | - | - | $\pm 4$ | LSB | Given for the DAC in 12-bit configuration. |
| Offset ${ }^{(3)}$ | Offset error (difference between measured value at Code ( $0 \times 800$ ) and the ideal value $=\mathrm{V}_{\text {REF+ }+} / 2$ ) | - | - | $\pm 10$ | mV | - |
|  |  | - | - | $\pm 3$ | LSB | Given for the DAC in 10-bit at $\mathrm{V}_{\text {REF+ }}=$ 3.6 V |
|  |  | - | - | $\pm 12$ | LSB | Given for the DAC in 12-bit at $\mathrm{V}_{\text {REF+ }}=$ 3.6 V |
| Gain error ${ }^{(3)}$ | Gain error | - | - | $\pm 0.5$ | \% | Given for the DAC in 12-bit configuration |
| $\mathrm{t}_{\text {SETTLING }}{ }^{(3)}$ | Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value $\pm 4$ LSB | - | 3 | 6 | $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{C}_{\text {LOAD }} \leq 50 \mathrm{pF}, \\ & \mathrm{R}_{\text {LOAD }} \geq 5 \mathrm{k} \Omega \end{aligned}$ |
| THD ${ }^{(3)}$ | Total Harmonic Distortion Buffer ON | - | - | - | dB | $\begin{aligned} & \mathrm{C}_{\text {LOAD }} \leq 50 \mathrm{pF}, \\ & \mathrm{R}_{\text {LOAD }} \geq 5 \mathrm{k} \Omega \end{aligned}$ |

Table 67. DAC characteristics (continued)

| Symbol | Parameter | Min | Typ | Max | Unit | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Update rate ${ }^{(1)}$ | Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB) | - | - | 1 | MS/s | $\begin{aligned} & \mathrm{C}_{\text {LOAD }} \leq 50 \mathrm{pF}, \\ & \mathrm{R}_{\text {LOAD }} \geq 5 \mathrm{k} \Omega \end{aligned}$ |
| $\mathrm{t}_{\text {WAKEUP }}{ }^{(3)}$ | Wakeup time from off state (Setting the ENx bit in the DAC Control register) | - | 6.5 | 10 | $\mu \mathrm{s}$ | $C_{\text {LOAD }} \leq 50 \mathrm{pF}, \mathrm{R}_{\text {LOAD }} \geq 5 \mathrm{k} \Omega$ input code between lowest and highest possible ones. |
| PSRR+ ${ }^{(1)}$ | Power supply rejection ratio (to $V_{\text {DDA }}$ ) (static DC measurement) | - | -67 | -40 | dB | No R $\mathrm{LOAD}^{\text {L }}$, $\mathrm{C}_{\text {LOAD }}=50 \mathrm{pF}$ |

1. Guaranteed by design, not tested in production.
2. The quiescent mode corresponds to a state where the DAC maintains a stable output level to ensure that no dynamic consumption occurs.
3. Guaranteed by characterization results, not tested in production.

Figure 54. 12-bit buffered/non-buffered DAC


1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly, without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

### 6.3.22 Temperature sensor characteristics

Table 68. Temperature sensor characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{L}}{ }^{(1)}$ | $\mathrm{V}_{\text {SENSE }}$ linearity with temperature | - | $\pm 1$ | $\pm 2$ | ${ }^{\circ} \mathrm{C}$ |
| Avg_Slope $^{(1)}$ | Average slope | - | 2.5 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{25}{ }^{(1)}$ | Voltage at $25^{\circ} \mathrm{C}$ | - | 0.76 | - | V |
| $\mathrm{t}_{\text {START }}{ }^{(2)}$ | Startup time | - | 6 | 10 | $\mu \mathrm{~s}$ |
| $\mathrm{~T}_{\text {S_temp }}{ }^{(2)}$ | ADC sampling time when reading the <br> temperature $\left(1{ }^{\circ} \mathrm{C}\right.$ accuracy $)$ | 10 | - | - | $\mu \mathrm{s}$ |

1. Guaranteed by characterization results, not tested in production.
2. Guaranteed by design, not tested in production.

### 6.3.23 $\quad V_{B A T}$ monitoring characteristics

Table 69. $\mathrm{V}_{\text {BAT }}$ monitoring characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $R$ | Resistor bridge for $V_{\text {BAT }}$ | - | 50 | - | $\mathrm{K} \Omega$ |
| Q | Ratio on $\mathrm{V}_{\mathrm{BAT}}$ measurement | - | 2 | - |  |
| $\mathrm{Er}^{(1)}$ | Error on Q | -1 | - | +1 | $\%$ |
| $\mathrm{~T}_{\text {S_vbat }}{ }^{(2)(2)}$ | ADC sampling time when reading the $\mathrm{V}_{\mathrm{BAT}}$ <br> $(1 \mathrm{mV}$ accuracy $)$ | 5 | - | - | $\mu \mathrm{s}$ |

1. Guaranteed by design, not tested in production.
2. Shortest sampling time can be determined in the application by multiple iterations.

### 6.3.24 Embedded reference voltage

The parameters given in Table 70 are derived from tests performed under ambient temperature and $V_{D D}$ supply voltage conditions summarized in Table 13.

Table 70. Embedded internal reference voltage

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {REFINT }}$ | Internal reference voltage | $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+105^{\circ} \mathrm{C}$ | 1.18 | 1.21 | 1.24 | V |
| $\mathrm{~T}_{\text {S_vefint }^{(1)}}$ | ADC sampling time when <br> reading the internal reference <br> voltage | - | 10 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\text {RERINT_s }}\left(\begin{array}{l}\text { (2) }\end{array}\right.$ | Internal reference voltage <br> spread over the temperature <br> range | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | - | 3 | 5 | mV |
| $\mathrm{T}_{\text {Coeff }^{(2)}}$ | Temperature coefficient | - | - | 30 | 50 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\text {START }}{ }^{(2)}$ | Startup time | - | - | 6 | 10 | $\mu \mathrm{~s}$ |

1. Shortest sampling time can be determined in the application by multiple iterations.
2. Guaranteed by design, not tested in production.

### 6.3.25 FSMC characteristics

## Asynchronous waveforms and timings

Figure 55 through Figure 58 represent asynchronous waveforms and Table 71 through Table 74 provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- AddressSetupTime = 1
- AddressHoldTime = 1
- DataSetupTime = 1
- BusTurnAroundDuration $=0 \times 0$

In all timing tables, the $\mathrm{T}_{\text {HCLK }}$ is the HCLK clock period.

Figure 55. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms


1. Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.

Table 71. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings ${ }^{(1)(2)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {w(NE) }}$ | FSMC_NE low time | $2 \mathrm{~T}_{\text {HCLK }}-0.5$ | $2 \mathrm{~T}_{\text {HCLK }}+0.5$ | ns |
| $\mathrm{t}_{\mathrm{v} \text { (NOE_NE) }}$ | FSMC_NEx low to FSMC_NOE low | 0.5 | 2.5 | ns |
| $\mathrm{t}_{\mathrm{w} \text { (NOE) }}$ | FSMC_NOE low time | $2 \mathrm{~T}_{\text {HCLK }}{ }^{-1}$ | $2 \mathrm{~T}_{\text {HCLK }}+0.5$ | ns |
| $\mathrm{t}_{\mathrm{h} \text { (NE_NOE) }}$ | FSMC_NOE high to FSMC_NE high hold time | 0 | - | ns |
| $\mathrm{t}_{\mathrm{V}(\mathrm{A}} \mathrm{A}^{\text {NE) }}$ | FSMC_NEx low to FSMC_A valid | - | 4 | ns |
| $t_{\text {h(A_NOE) }}$ | Address hold time after FSMC_NOE high | 0 | - | ns |
| $\mathrm{t}_{\mathrm{v} \text { (BL_NE) }}$ | FSMC_NEx low to FSMC_BL valid | - | 0.5 | ns |
| $\mathrm{t}_{\mathrm{h} \text { (BL_NOE) }}$ | FSMC_BL hold time after FSMC_NOE high | 0 | - | ns |
| $\mathrm{t}_{\text {su( }}^{\text {(Data_NE) }}$ | Data to FSMC_NEx high setup time | $\mathrm{T}_{\text {HCLK }}+0.5$ | - | ns |
| $\mathrm{t}_{\text {su(Data_NOE) }}$ | Data to FSMC_NOEx high setup time | $\mathrm{T}_{\text {HCLK }}+2.5$ | - | ns |
| $t_{\text {h(Data_NOE) }}$ | Data hold time after FSMC_NOE high | 0 | - | ns |
| $\mathrm{t}_{\mathrm{h} \text { (Data_NE) }}$ | Data hold time after FSMC_NEx high | 0 | - | ns |
| $t_{\text {v(NADV_NE) }}$ | FSMC_NEx low to FSMC_NADV low | - | 2.5 | ns |
| $\mathrm{t}_{\text {w(NADV) }}$ | FSMC_NADV low time | - | $\mathrm{T}_{\text {HCLK }} \mathbf{0 . 5}$ | ns |

1. $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$.
2. Guaranteed by characterization results, not tested in production.

Figure 56. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms


1. Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.

Table 72. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings ${ }^{(1)(2)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (NE) }}$ | FSMC_NE low time | $3 \mathrm{~T}_{\text {HCLK }}$ | $3 \mathrm{~T}_{\text {HCLK }}+4$ | ns |
| $\mathrm{t}_{\mathrm{v} \text { (NWE_NE) }}$ | FSMC_NEx low to FSMC_NWE low | $\mathrm{T}_{\text {HCLK }}-0.5$ | $\mathrm{T}_{\text {HCLK }}+0.5$ | ns |
| $\mathrm{t}_{\mathrm{w} \text { (NWE) }}$ | FSMC_NWE low time | $\mathrm{T}_{\text {HCLK }}-0.5$ | $\mathrm{T}_{\mathrm{HCLK}}{ }^{+}$ | ns |
| $\mathrm{t}_{\mathrm{h}}$ (NE_NWE) | FSMC_NWE high to FSMC_NE high hold time | $\mathrm{T}_{\text {HCLK }}$ | - | ns |
| $\left.\mathrm{t}_{\mathrm{V}\left(\mathrm{A} \_\right.} \mathrm{NE}\right)$ | FSMC_NEx low to FSMC_A valid | - | 0 | ns |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{A}$-NWE) | Address hold time after FSMC_NWE high | $\mathrm{T}_{\text {HCLK }}{ }^{\text {3 }}$ | - | ns |
| $\mathrm{t}_{\mathrm{v} \text { (BL_NE) }}$ | FSMC_NEx low to FSMC_BL valid | - | 0.5 | ns |
| $\mathrm{t}_{\mathrm{h} \text { (BL_NWE) }}$ | FSMC_BL hold time after FSMC_NWE high | $\mathrm{T}_{\text {HCLK }}{ }^{-1}$ | - | ns |
| $\mathrm{t}_{\mathrm{v} \text { (Data_NE) }}$ | Data to FSMC_NEx low to Data valid | - | $\mathrm{T}_{\text {HCLK }}{ }^{+5}$ | ns |
| $\mathrm{t}_{\mathrm{h} \text { (Data_NWE) }}$ | Data hold time after FSMC_NWE high | $\mathrm{T}_{\text {HCLK }}+0.5$ | - | ns |
| $\mathrm{t}_{\mathrm{v} \text { (NADV_NE) }}$ | FSMC_NEx low to FSMC_NADV low | - | 2 | ns |
| $\mathrm{t}_{\mathrm{w} \text { (NADV) }}$ | FSMC_NADV low time | - | $\mathrm{T}_{\text {HCLK }}{ }^{+1.5}$ | ns |

1. $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$.
2. Guaranteed by characterization results, not tested in production.

Figure 57. Asynchronous multiplexed PSRAM/NOR read waveforms


Table 73. Asynchronous multiplexed PSRAM/NOR read timings ${ }^{(1)(2)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (NE) }}$ | FSMC_NE low time | $3 \mathrm{~T}_{\text {HCLK }}{ }^{-1}$ | $3 \mathrm{~T}_{\text {HCLK }}+1$ | ns |
| $\mathrm{t}_{\mathrm{v} \text { ( }}$ ( $\mathrm{OEE}_{\text {_ }}$ NE) | FSMC_NEx low to FSMC_NOE low | $2 \mathrm{~T}_{\text {HCLK }}$ | $2 \mathrm{~T}_{\text {HCLK }}+0.5$ | ns |
| $\mathrm{t}_{\mathrm{w} \text { (NOE) }}$ | FSMC_NOE low time | $\mathrm{T}_{\text {HCLK }}{ }^{-1}$ | $\mathrm{T}_{\text {HCLK }}{ }^{+1}$ | ns |
| $\mathrm{t}_{\text {h(NE_NOE) }}$ | FSMC_NOE high to FSMC_NE high hold time | 0 | - | ns |
| $\left.\mathrm{t}_{\mathrm{v}(\mathrm{A} \text { _ }} \mathrm{NE}\right)$ | FSMC_NEx low to FSMC_A valid | - | 2 | ns |
| $\mathrm{t}_{\mathrm{v} \text { (NADV_NE) }}$ | FSMC_NEx low to FSMC_NADV low | 1 | 2.5 | ns |
| $\mathrm{t}_{\text {w(NADV) }}$ | FSMC_NADV low time | $\mathrm{T}_{\text {HCLK }}{ }^{-1.5}$ | $\mathrm{T}_{\text {HCLK }}$ | ns |
| $t_{\text {h(AD_NADV) }}$ | FSMC_AD(adress) valid hold time after FSMC_NADV high) | THCLK | - | ns |
| $\mathrm{t}_{\mathrm{h} \text { (A_NOE) }}$ | Address hold time after FSMC_NOE high | $\mathrm{T}_{\text {HCLK }}$ | - | ns |
| $\mathrm{t}_{\mathrm{h} \text { (BL_NOE) }}$ | FSMC_BL time after FSMC_NOE high | 0 | - | ns |
| $\mathrm{t}_{\mathrm{v} \text { (BL_NE) }}$ | FSMC_NEx low to FSMC_BL valid | - | 1 | ns |
| $\mathrm{t}_{\text {su(Data_NE) }}$ | Data to FSMC_NEx high setup time | $\mathrm{T}_{\text {HCLK }}{ }^{2}$ | - | ns |
| $\mathrm{t}_{\text {su(Data_NOE) }}$ | Data to FSMC_NOE high setup time | $\mathrm{T}_{\mathrm{HCLK}}{ }^{+} 3$ | - | ns |

Table 73. Asynchronous multiplexed PSRAM/NOR read timings ${ }^{(1)(2)}$ (continued)

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{h} \text { (Data_NE) }}$ | Data hold time after FSMC_NEx high | 0 | - | ns |
| $\mathrm{t}_{\mathrm{h} \text { (Data_NOE) }}$ | Data hold time after FSMC_NOE high | 0 | - | ns |

1. $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$.
2. Guaranteed by characterization results, not tested in production.

Figure 58. Asynchronous multiplexed PSRAM/NOR write waveforms


Table 74. Asynchronous multiplexed PSRAM/NOR write timings ${ }^{(1)(2)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (NE) }}$ | FSMC_NE low time | $4 \mathrm{~T}_{\text {HCLK }}{ }^{-1}$ | $4 \mathrm{~T}_{\text {HCLK }}+1$ | ns |
| $\mathrm{t}_{\mathrm{v} \text { (NWE_NE) }}$ | FSMC_NEx low to FSMC_NWE low | $\mathrm{T}_{\text {HCLK }}{ }^{-1}$ | $\mathrm{T}_{\text {HCLK }}$ | ns |
| $\mathrm{t}_{\mathrm{w} \text { (NWE) }}$ | FSMC_NWE low tim e | $2 \mathrm{~T}_{\text {HCLK }}$ | $2 \mathrm{~T}_{\text {HCLK }}+1$ | ns |
| $\mathrm{t}_{\text {( }}$ (NE_NWE) | FSMC_NWE high to FSMC_NE high hold time | THCLK ${ }^{-1}$ | - | ns |
| $\mathrm{t}_{\mathrm{V} \text { (A_NE) }}$ | FSMC_NEx low to FSMC_A valid | - | 0 | ns |
| $\mathrm{t}_{\text {v(NADV_NE) }}$ | FSMC_NEx low to FSMC_NADV low | 1 | 2 | ns |
| $\mathrm{t}_{\mathrm{w} \text { (NADV) }}$ | FSMC_NADV low time | $\mathrm{T}_{\text {HCLK }}{ }^{2}$ | $\mathrm{T}_{\text {HCLK }}{ }^{2}$ | ns |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{AD}$ _NADV) | FSMC_AD(adress) valid hold time after FSMC_NADV high) | $\mathrm{T}_{\text {HCLK }}$ | - | ns |

Table 74. Asynchronous multiplexed PSRAM/NOR write timings ${ }^{(1)(2)}$ (continued)

| Symbol | Parameter | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{h} \text { (A_NWE) }}$ | Address hold time after FSMC_NWE high | $\mathrm{T}_{\text {HCLK }}-0.5$ | - | ns |
| $\mathrm{t}_{\mathrm{h} \text { (BL_NWE) }}$ | FSMC_BL hold time after FSMC_NWE high | $\mathrm{T}_{\text {HCLK }}-1$ | - | ns |
| $\mathrm{t}_{\mathrm{v} \text { (BL_NE) }}$ | FSMC_NEx low to FSMC_BL valid | - | 0.5 | ns |
| $\mathrm{t}_{\mathrm{v} \text { (Data_NADV) }}$ | FSMC_NADV high to Data valid | - | $\mathrm{T}_{\text {HCLK }}+2$ | ns |
| $\mathrm{t}_{\mathrm{h} \text { (Data_NWE) }}$ | Data hold time after FSMC_NWE high | $\mathrm{T}_{\text {HCLK }}-0.5$ | - | ns |

1. $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$.
2. Guaranteed by characterization results, not tested in production.

## Synchronous waveforms and timings

Figure 59 through Figure 62 represent synchronous waveforms, and Table 76 through Table 78 provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- BurstAccessMode = FSMC_BurstAccessMode_Enable;
- MemoryType = FSMC_MemoryType_CRAM;
- WriteBurst = FSMC_WriteBurst_Enable;
- CLKDivision = 1; ( 0 is not supported, see the STM32F20xxx/21xxx reference manual)
- DataLatency = 1 for NOR Flash; DataLatency $=0$ for PSRAM

In all timing tables, the $\mathrm{T}_{\text {HCLK }}$ is the HCLK clock period.

Figure 59. Synchronous multiplexed NOR/PSRAM read timings


Table 75. Synchronous multiplexed NOR/PSRAM read timings ${ }^{(1)(2)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (CLK) }}$ | FSMC_CLK period | $2 \mathrm{~T}_{\text {HCLK }}$ | - | ns |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-NExL) }}$ | FSMC_CLK low to FSMC_NEx low (x=0..2) | - | 0 | ns |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-NExH) }}$ | FSMC_CLK low to FSMC_NEx high (x=0...2) | 1 | - | ns |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-NADVL) }}$ | FSMC_CLK low to FSMC_NADV low | - | 1.5 | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CLKL} \text {-NADVH) }}$ | FSMC_CLK low to FSMC_NADV high | 2.5 | - | ns |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-AV) }}$ | FSMC_CLK low to FSMC_Ax valid ( $\mathrm{x}=16 . . .25$ ) | - | 0 | ns |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-AIV) }}$ | FSMC_CLK low to FSMC_Ax invalid (x=16...25) | 0 | - | ns |
| $\mathrm{t}_{\mathrm{d}(\text { CLKH-NOEL) }}$ | FSMC_CLK high to FSMC_NOE low | - | 1 | ns |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-NOEH) }}$ | FSMC_CLK low to FSMC_NOE high | 1 | - | ns |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-ADV) }}$ | FSMC_CLK low to FSMC_AD[15:0] valid | - | 3 | ns |
| $\mathrm{t}_{\text {d(CLKL-ADIV) }}$ | FSMC_CLK low to FSMC_AD[15:0] invalid | 0 | - | ns |

Table 75. Synchronous multiplexed NOR/PSRAM read timings ${ }^{(1)(2)}$ (continued)

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {su(ADV-CLKH) }}$ | FSMC_A/D[15:0] valid data before FSMC_CLK high | 5 | - | ns |
| $\mathrm{t}_{\mathrm{h} \text { (CLKH-ADV) }}$ | FSMC_A/D[15:0] valid data after FSMC_CLK high | 0 | - | ns |

1. $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$.
2. Guaranteed by characterization results, not tested in production.

Figure 60. Synchronous multiplexed PSRAM write timings


Table 76. Synchronous multiplexed PSRAM write timings ${ }^{(1)(2)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (CLK) }}$ | FSMC_CLK period | $2 \mathrm{~T}_{\text {HCLK }}{ }^{-1}$ | - | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CLKL}}$ (NExL) | FSMC_CLK low to FSMC_NEx low (x=0..2) | - | 0 | ns |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-NExH) }}$ | FSMC_CLK low to FSMC_NEx high (x=0...2) | 2 | - | ns |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-NADVL) }}$ | FSMC_CLK low to FSMC_NADV low | - | 2 | ns |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-NADVH) }}$ | FSMC_CLK low to FSMC_NADV high | 3 | - | ns |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-AV) }}$ | FSMC_CLK low to FSMC_Ax valid ( $\mathrm{x}=16 \ldots 25$ ) | - | 0 | ns |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-AIV) }}$ | FSMC_CLK low to FSMC_Ax invalid ( $\mathrm{x}=16 . . .25$ ) | 7 | - | ns |

Table 76. Synchronous multiplexed PSRAM write timings ${ }^{(1)(2)}$ (continued)

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-NWEL })}$ | FSMC_CLK low to FSMC_NWE low | - | 1 | ns |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-NWEH })}$ | FSMC_CLK low to FSMC_NWE high | 0 | - | ns |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-ADIV })}$ | FSMC_CLK low to FSMC_AD[15:0] invalid | 0 | - | ns |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-DATA })}$ | FSMC_A/D[15:0] valid data after FSMC_CLK low | - | 2 | ns |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-NBLH })}$ | FSMC_CLK low to FSMC_NBL high | 0.5 | - | ns |

1. $C_{L}=30 \mathrm{pF}$.
2. Guaranteed by characterization results, not tested in production.

Figure 61. Synchronous non-multiplexed NOR/PSRAM read timings


Table 77. Synchronous non-multiplexed NOR/PSRAM read timings ${ }^{(1)(2)}$

| Symbol | Parameter | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}(\text { CLK })}$ | FSMC_CLK period | $2 \mathrm{~T}_{\text {HCLK }}$ | - | ns |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-NExL })}$ | FSMC_CLK low to FSMC_NEx low ( $\mathrm{x}=0 . .2)$ | - | 0 | ns |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-NExH })}$ | FSMC_CLK low to FSMC_NEx high $(\mathrm{x}=0 \ldots 2)$ | 1 | - | ns |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-NADVL })}$ | FSMC_CLK low to FSMC_NADV low | - | 2.5 | ns |

Table 77. Synchronous non-multiplexed NOR/PSRAM read timings ${ }^{(1)(2)}$ (continued)

| Symbol | Parameter | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-NADVH })}$ | FSMC_CLK low to FSMC_NADV high | 4 | - | ns |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-AV })}$ | FSMC_CLK low to FSMC_Ax valid (x=16...25) | - | 0 | ns |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-AIV })}$ | FSMC_CLK low to FSMC_Ax invalid (x=16...25) | 3 | - | ns |
| $\mathrm{t}_{\mathrm{d} \text { (CLKH-NOEL) }}$ | FSMC_CLK high to FSMC_NOE low | - | 1 | ns |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-NOEH) }}$ | FSMC_CLK low to FSMC_NOE high | 1.5 | - | ns |
| $\mathrm{t}_{\text {su(DV-CLKH) }}$ | FSMC_D[15:0] valid data before FSMC_CLK high | 8 | - | ns |
| $\mathrm{t}_{\mathrm{h}(\text { CLKH-DV })}$ | FSMC_D[15:0] valid data after FSMC_CLK high | 0 | - | ns |

1. $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$.
2. Guaranteed by characterization results, not tested in production.

Figure 62. Synchronous non-multiplexed PSRAM write timings


Table 78. Synchronous non-multiplexed PSRAM write timings ${ }^{(1)(2)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}(\mathrm{CLK})}$ | FSMC_CLK period | $2 \mathrm{~T}_{\text {HCLK }}{ }^{-1}$ | - | ns |
| $\mathrm{t}_{\text {d(CLKL-NExL) }}$ | FSMC_CLK low to FSMC_NEx low (x=0..2) | - | 1 | ns |
| $\mathrm{t}_{\text {d(CLKL-NEXH) }}$ | FSMC_CLK low to FSMC_NEx high (x=0...2) | 1 | - | ns |

Table 78. Synchronous non-multiplexed PSRAM write timings ${ }^{(1)(2)}$ (continued)

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CLKL}}$ NADVL) | FSMC_CLK low to FSMC_NADV low | - | 5 | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CLKL}}$ NADVH) | FSMC_CLK low to FSMC_NADV high | 6 | - | ns |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-AV) }}$ | FSMC_CLK low to FSMC_Ax valid ( $\mathrm{x}=16 . . .25$ ) | - | 0 | ns |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-AIV) }}$ | FSMC_CLK low to FSMC_Ax invalid ( $\mathrm{x}=16 . . .25$ ) | 8 | - | ns |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-NWEL) }}$ | FSMC_CLK low to FSMC_NWE low | - | 1 | ns |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-NWEH) }}$ | FSMC_CLK low to FSMC_NWE high | 1 | - | ns |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-Data) }}$ | FSMC_D[15:0] valid data after FSMC_CLK low | - | 2 | ns |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-NBLH) }}$ | FSMC_CLK low to FSMC_NBL high | 2 | - | ns |

1. $C_{L}=30 \mathrm{pF}$.
2. Guaranteed by characterization results, not tested in production.

## PC Card/CompactFlash controller waveforms and timings

Figure 63 through Figure 68 represent synchronous waveforms, with Table 79 and Table 80 providing the corresponding timings. The results shown in these table are obtained with the following FSMC configuration:

- COM.FSMC_SetupTime $=0 \times 04$;
- COM.FSMC_WaitSetupTime = 0x07;
- COM.FSMC_HoldSetupTime $=0 \times 04$;
- COM.FSMC_HiZSetupTime $=0 \times 00$;
- ATT.FSMC_SetupTime = 0x04;
- ATT.FSMC_WaitSetupTime = 0x07;
- ATT.FSMC_HoldSetupTime $=0 \times 04$;
- ATT.FSMC_HiZSetupTime $=0 \times 00$;
- IO.FSMC_SetupTime $=0 \times 04$;
- IO.FSMC_WaitSetupTime $=0 \times 07$;
- IO.FSMC_HoldSetupTime $=0 \times 04$;
- IO.FSMC_HiZSetupTime = 0x00;
- TCLRSetupTime = 0;
- TARSetupTime = 0;

In all timing tables, the $\mathrm{T}_{\text {HCLK }}$ is the HCLK clock period.

Figure 63. PC Card/CompactFlash controller waveforms for common memory read access


1. FSMC_NCE4_2 remains high (inactive during 8-bit access.

Figure 64. PC Card/CompactFlash controller waveforms for common memory write access


Figure 65. PC Card/CompactFlash controller waveforms for attribute memory read access


1. Only data bits $0 \ldots 7$ are read (bits $8 \ldots 15$ are disregarded).

Figure 66. PC Card/CompactFlash controller waveforms for attribute memory write access


1. Only data bits $0 \ldots 7$ are driven (bits $8 \ldots 15$ remains $\mathrm{Hi}-\mathrm{Z}$ ).

Figure 67. PC Card/CompactFlash controller waveforms for I/O space read access


Figure 68. PC Card/CompactFlash controller waveforms for I/O space write access


Table 79. Switching characteristics for PC Card/CF read and write cycles in attribute/common space ${ }^{(1)(2)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{v} \text { (NCEx-A) }}$ | FSMC_Ncex low to FSMC_Ay valid | - | 0 | ns |
| $t_{\text {h(NCEx_AI) }}$ | FSMC_NCEx high to FSMC_Ax invalid | 4 | - | ns |
| $\mathrm{t}_{\mathrm{d} \text { (NREG-NCEx) }}$ | FSMC_NCEx low to FSMC_NREG valid | - | 3.5 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (NCEx-NREG) | FSMC_NCEx high to FSMC_NREG invalid | $\mathrm{T}_{\text {HCLK }}{ }^{+}$ | - | ns |
| $\mathrm{t}_{\text {d(NCEX-NWE) }}$ | FSMC_NCEx low to FSMC_NWE low | - | $5 \mathrm{~T}_{\text {HCLK }}+1$ | ns |
| $\mathrm{t}_{\text {d(NCEx-NOE) }}$ | FSMC_NCEx low to FSMC_NOE low | - | $5 \mathrm{~T}_{\text {HCLK }}$ | ns |
| $\mathrm{t}_{\mathrm{w} \text { (NOE) }}$ | FSMC_NOE low width | $8 \mathrm{~T}_{\text {HCLK }} 0.5$ | $8 \mathrm{~T}_{\text {HCLK }}+1$ | ns |
| $\mathrm{t}_{\text {d(NOE_NCEx) }}$ | FSMC_NOE high to FSMC_NCEx high | $5 \mathrm{~T}_{\text {HCLK }}+2.5$ | - | ns |
| $\mathrm{t}_{\text {su ( }}$ (D-NOE) | FSMC_D[15:0] valid data before FSMC_NOE high | 4 | - | ns |
| $\mathrm{th}_{\text {( }}$ NOE-D) | FSMC_N0E high to FSMC_D[15:0] invalid | 2 | - | ns |
| $\mathrm{t}_{\mathrm{w}}$ (NWE) | FSMC_NWE low width | $8 \mathrm{~T}_{\text {HCLK }}{ }^{1}$ | $8 \mathrm{~T}_{\text {HCLK }}+4$ | ns |
| $\mathrm{t}_{\text {d}}$ (NWE_NCEx) | FSMC_NWE high to FSMC_NCEx high | $5 \mathrm{~T}_{\text {HCLK }}+1.5$ | - | ns |
| $\mathrm{t}_{\text {d(NCEx-NWE) }}$ | FSMC_NCEx low to FSMC_NWE low | - | 5HCLK +1 | ns |
| $\mathrm{t}_{\mathrm{v}}$ (NWE-D) | FSMC_NWE low to FSMC_D[15:0] valid | - | 0 | ns |
| $\mathrm{t}_{\mathrm{h}}$ (NWE-D) | FSMC_NWE high to FSMC_D[15:0] invalid | $8 \mathrm{~T}_{\text {HCLK }}$ | - | ns |
| $\mathrm{t}_{\mathrm{d}}$ (D-NWE) | FSMC_D[15:0] valid before FSMC_NWE high | $13 \mathrm{~T}_{\text {HCLK }}$ | - | ns |

1. $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$.
2. Guaranteed by characterization results, not tested in production.

Table 80. Switching characteristics for PC Card/CF read and write cycles in I/O space ${ }^{(1)(2)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (NIOWR) }}$ | FSMC_NIOWR low width | $8 \mathrm{~T}_{\text {HCLK }}-0.5$ | - | ns |
| $\mathrm{t}_{\mathrm{v} \text { (NIOWR-D) }}$ | FSMC_NIOWR low to FSMC_D[15:0] valid | - | $5 \mathrm{~T}_{\text {HCLK }}{ }^{-1}$ | ns |
| $\mathrm{t}_{\text {( }}$ (NIOWR-D) | FSMC_NIOWR high to FSMC_D[15:0] invalid | $8 \mathrm{~T}_{\text {HCLK }}{ }^{-3}$ | - | ns |
| $\mathrm{t}_{\mathrm{d} \text { (NCE4_1-NIOWR) }}$ | FSMC_NCE4_1 low to FSMC_NIOWR valid | - | $5 \mathrm{~T}_{\text {HCLK }}+1.5$ | ns |
| $\mathrm{th}_{\text {(NCEx-NIOWR) }}$ | FSMC_NCEx high to FSMC_NIOWR invalid | $5 \mathrm{~T}_{\text {HCLK }}$ | - | ns |
| $\mathrm{t}_{\text {d(NIORD-NCEx) }}$ | FSMC_NCEx low to FSMC_NIORD valid | - | $5 \mathrm{~T}_{\mathrm{HCLK}}+1$ | ns |
| $\mathrm{t}_{\mathrm{h} \text { (NCEx-NIORD) }}$ | FSMC_NCEx high to FSMC_NIORD) valid | $5 \mathrm{~T}_{\text {HCLK }} 0.5$ | - | ns |
| $\mathrm{t}_{\mathrm{w} \text { (NIORD) }}$ | FSMC_NIORD low width | $8 \mathrm{~T}_{\text {HCLK }}+1$ | - | ns |
| $\mathrm{t}_{\text {su( }{ }^{\text {(D-NIORD) }}}$ | FSMC_D[15:0] valid before FSMC_NIORD high | 9.5 | - | ns |
| $\mathrm{t}_{\mathrm{d} \text { (NIORD-D) }}$ | FSMC_D[15:0] valid after FSMC_NIORD high | 0 | - | ns |

1. $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$.
2. Guaranteed by characterization results, not tested in production.

## NAND controller waveforms and timings

Figure 69 through Figure 72 represent synchronous waveforms, together with Table 81 and Table 82 provides the corresponding timings. The results shown in this table are obtained with the following FSMC configuration:

- COM.FSMC_SetupTime $=0 \times 01$;
- COM.FSMC_WaitSetupTime $=0 \times 03$;
- COM.FSMC_HoldSetupTime $=0 \times 02$;
- COM.FSMC_HiZSetupTime $=0 \times 01$;
- ATT.FSMC_SetupTime $=0 \times 01$;
- ATT.FSMC_WaitSetupTime $=0 \times 03$;
- ATT.FSMC_HoldSetupTime $=0 \times 02$;
- ATT.FSMC_HiZSetupTime $=0 \times 01$;
- Bank = FSMC_Bank_NAND;
- MemoryDataWidth = FSMC_MemoryDataWidth_16b;
- ECC = FSMC_ECC_Enable;
- ECCPageSize = FSMC_ECCPageSize_512Bytes;
- TCLRSetupTime $=0$;
- $\quad$ TARSetupTime $=0$;

In all timing tables, the $\mathrm{T}_{\text {HCLK }}$ is the HCLK clock period.

Figure 69. NAND controller waveforms for read access


Figure 70. NAND controller waveforms for write access


Figure 71. NAND controller waveforms for common memory read access


Figure 72. NAND controller waveforms for common memory write access


Table 81. Switching characteristics for NAND Flash read cycles ${ }^{(1)(2)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}(\text { (NOE })}$ | FSMC_NOE low width | $4 \mathrm{~T}_{\text {HCLK }}-1$ | $4 \mathrm{~T}_{\text {HCLK }}{ }^{+2}$ | ns |
| $\mathrm{t}_{\text {su(D-NOE) }}$ | FSMC_D[15-0] valid data before FSMC_NOE high | 9 | - | ns |
| $\mathrm{t}_{\mathrm{h} \text { (NOE-D) }}$ | FSMC_D[15-0] valid data after FSMC_NOE high | 3 | - | ns |
| $\mathrm{t}_{\mathrm{d} \text { (ALE-NOE) }}$ | FSMC_ALE valid before FSMC_NOE low | - | $3 T_{\text {HCLK }}$ | ns |
| $\mathrm{t}_{\mathrm{h} \text { (NOE-ALE) }}$ | FSMC_NWE high to FSMC_ALE invalid | $3 T_{\text {HCLK }}+2$ | - | ns |

1. $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$.
2. Guaranteed by characterization results, not tested in production.

Table 82. Switching characteristics for NAND Flash write cycles ${ }^{(1)(2)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {w(NWE) }}$ | FSMC_NWE low width | $4 \mathrm{~T}_{\text {HCLK }}-1$ | $4 \mathrm{~T}_{\text {HCLK }}+3$ | ns |
| $\mathrm{t}_{\mathrm{v} \text { (NWE-D) }}$ | FSMC_NWE low to FSMC_D[15-0] valid | - | 0 | ns |
| $\mathrm{t}_{\mathrm{h} \text { (NWE-D) }}$ | FSMC_NWE high to FSMC_D[15-0] invalid | $3 \mathrm{~T}_{\text {HCLK }}$ | - | ns |
| $\mathrm{t}_{\mathrm{d} \text { (D-NWE) }}$ | FSMC_D[15-0] valid before FSMC_NWE high | $5 \mathrm{~T}_{\text {HCLK }}$ | - | ns |
| $\mathrm{t}_{\mathrm{d} \text { (ALE-NWE) }}$ | FSMC_ALE valid before FSMC_NWE low | - | $3 \mathrm{~T}_{\text {HCLK }}+2$ | ns |
| $\mathrm{t}_{\mathrm{h}(\text { (NWE-ALE) })}$ | FSMC_NWE high to FSMC_ALE invalid | $3 \mathrm{~T}_{\text {HCLK }}-2$ | - | ns |

1. $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$.
2. Guaranteed by characterization results, not tested in production.

### 6.3.26 Camera interface (DCMI) timing specifications

Table 83. DCMI characteristics

| Symbol | Parameter | Conditions | Min | Max |
| :---: | :--- | :---: | :---: | :---: |
| - | Frequency ratio DCMI_PIXCLK/f | HCLK | DCMI_PIXCLK $=48 \mathrm{MHz}$ | - |

### 6.3.27 SD/SDIO MMC card host interface (SDIO) characteristics

Unless otherwise specified, the parameters given in Table 84 are derived from tests performed under ambient temperature, $\mathrm{f}_{\mathrm{PCLKx}}$ frequency and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 13.

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (D[7:0], CMD, CK).

Figure 73. SDIO high-speed mode


Figure 74. SD default mode


Table 84. SD/MMC characteristics

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{PP}}$ | Clock frequency in data transfer mode | $\mathrm{C}_{\mathrm{L}} \leq 30 \mathrm{pF}$ | 0 | 48 | MHz |
| - | SDIO_CK/f ${ }_{\text {PCLK2 }}$ frequency ratio | - | - | 8/3 | - |
| ${ }^{\text {W }}$ (CKL) | Clock low time, $\mathrm{f}_{\mathrm{PP}}=16 \mathrm{MHz}$ | $\mathrm{C}_{\mathrm{L}} \leq 30 \mathrm{pF}$ | 32 | - | ns |
| ${ }^{\text {tw(CKH) }}$ | Clock high time, $\mathrm{f}_{\mathrm{PP}}=16 \mathrm{MHz}$ | $\mathrm{C}_{\mathrm{L}} \leq 30 \mathrm{pF}$ | 31 | - |  |
| $\mathrm{t}_{\mathrm{r}}$ | Clock rise time | $\mathrm{C}_{\mathrm{L}} \leq 30 \mathrm{pF}$ | - | 3.5 |  |
| $\mathrm{t}_{\mathrm{f}}$ | Clock fall time | $\mathrm{C}_{\mathrm{L}} \leq 30 \mathrm{pF}$ | - | 5 |  |
| CMD, D inputs (referenced to CK) |  |  |  |  |  |
| $\mathrm{t}_{\text {ISU }}$ | Input setup time | $\mathrm{C}_{\mathrm{L}} \leq 30 \mathrm{pF}$ | 2 | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Input hold time | $\mathrm{C}_{\mathrm{L}} \leq 30 \mathrm{pF}$ | 0 | - |  |
| CMD, D outputs (referenced to CK) in MMC and SD HS mode |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{OV}}$ | Output valid time | $\mathrm{C}_{\mathrm{L}} \leq 30 \mathrm{pF}$ | - | 6 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output hold time | $\mathrm{C}_{\mathrm{L}} \leq 30 \mathrm{pF}$ | 0.3 | - |  |
| CMD, D outputs (referenced to CK) in SD default mode ${ }^{(1)}$ |  |  |  |  |  |
| $\mathrm{t}_{\text {OVD }}$ | Output valid default time | $\mathrm{C}_{\mathrm{L}} \leq 30 \mathrm{pF}$ | - | 7 | ns |
| $\mathrm{t}_{\mathrm{OHD}}$ | Output hold default time | $\mathrm{C}_{\mathrm{L}} \leq 30 \mathrm{pF}$ | 0.5 | - |  |

1. Refer to SDIO_CLKCR, the SDI clock control register to control the CK output.

### 6.3.28 RTC characteristics

Table 85. RTC characteristics

| Symbol | Parameter | Conditions | Min | Max |
| :---: | :---: | :---: | :---: | :---: |
| - | $f_{\text {PCLK1 }} /$ RTCCLK frequency ratio | Any read/write operation <br> from/to an RTC register | 4 | - |

## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK ${ }^{\circledR}$ specifications, grade definitions and product status are available at: www.st.com. ECOPACK ${ }^{\circledR}$ is an ST trademark.

### 7.1 LQFP64 package information

Figure 75. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package outline


1. Drawing is not to scale.

Table 86. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |

Table 86. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package mechanical data (continued)

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | - | 12.000 | - | - | 0.4724 | - |
| D1 | - | 10.000 | - | - | 0.3937 | - |
| D3 | - | 7.500 | - | - | 0.2953 | - |
| E | - | 12.000 | - | - | 0.4724 | - |
| E1 | - | 10.000 | - | - | 0.3937 | - |
| E3 | - | 7.500 | - | - | 0.2953 | - |
| e | - | 0.500 | - | - | 0.0197 | - |
| K | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| Ccc | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 76. LQFP64-64-pin, $10 \times 10 \mathrm{~mm}$ low-profile quad flat package recommended footprint


1. Dimensions are expressed in millimeters.

### 7.2 LQFP100 package information

Figure 77. LQFP100-100-pin, $14 \times 14 \mathrm{~mm}$ low-profile quad flat package outline


1. Drawing is not to scale.

Table 87. LQPF100-100-pin, $14 \times 14 \mathrm{~mm}$ low-profile quad flat package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | 15.800 | 16.000 | 16.200 | 0.6220 | 0.6299 | 0.6378 |
| D1 | 13.800 | 14.000 | 14.200 | 0.5433 | 0.5512 | 0.5591 |

Table 87. LQPF100-100-pin, $14 \times 14 \mathrm{~mm}$ low-profile quad flat package mechanical data (continued)

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| D3 | - | 12.000 | - | - | 0.4724 | - |
| E | 15.800 | 16.000 | 16.200 | 0.6220 | 0.6299 | 0.6378 |
| E1 | 13.800 | 14.000 | 14.200 | 0.5433 | 0.5512 | 0.5591 |
| E3 | - | 12.000 | - | - | 0.4724 | - |
| e | - | 0.500 | - | - | 0.0197 | - |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| k | $0.0^{\circ}$ | $3.5^{\circ}$ | $7.0^{\circ}$ | $0.0^{\circ}$ | $3.5^{\circ}$ | $7.0^{\circ}$ |
| ccc | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 78. LQFP100-100-pin, $14 \times 14 \mathrm{~mm}$ low-profile quad flat recommended footprint


1. Dimensions are expressed in millimeters.

## Device marking

Figure 79 gives an example of topside marking orientation versus Pin 1 identifier location.

Figure 79. LQFP100 marking (package top view)


1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

### 7.3 LQFP144 package information

Figure 80. LQFP144-144-pin, $20 \times 20 \mathrm{~mm}$ low-profile quad flat package outline


1. Drawing is not to scale.

Table 88. LQFP144-144-pin, $20 \times 20 \mathrm{~mm}$ low-profile quad flat package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | 21.800 | 22.000 | 22.200 | 0.8583 | 0.8661 | 0.8740 |
| D1 | 19.800 | 20.000 | 20.200 | 0.7795 | 0.7874 | 0.7953 |
| D3 | - | 17.500 | - | - | 0.6890 | - |
| E | 21.800 | 22.000 | 22.200 | 0.8583 | 0.8661 | 0.8740 |
| E1 | 19.800 | 20.000 | 20.200 | 0.7795 | 0.7874 | 0.7953 |
| E3 | - | 17.500 | - | - | 0.6890 | - |
| e | - | 0.500 | - | - | 0.0197 | - |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| k | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |
| ccc | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 81. LQFP144-144-pin, $20 \times 20 \mathrm{~mm}$ low-profile quad flat package recommended footprint


1. Dimensions are expressed in millimeters

## Device marking

Figure 82 gives an example of topside marking orientation versus Pin 1 identifier location.
Figure 82. LQFP144 marking (package top view)


1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

### 7.4 LQFP176 package information

Figure 83. LQFP176-176-pin, $24 \times 24$ mm low profile quad flat package outline


1. Drawing is not to scale.

Table 89. LQFP176-176-pin, $24 \times 24$ mm low profile quad flat package mechanical data

| Symbol | Dimensions |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | millimeters |  |  | inches ${ }^{(1)}$ |  |  |
|  | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | - | 1.450 | 0.0531 | - | 0.0571 |
| b | 0.170 | - | 0.270 | 0.0067 | - | 0.0106 |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | 23.900 | - | 24.100 | 0.9409 | - | 0.9488 |

Table 89. LQFP176-176-pin, $24 \times 24$ mm low profile quad flat package mechanical data (continued)

| Symbol | Dimensions |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | millimeters |  |  |  | Max | Min |
|  | Min | Typ | Typ | Max |  |  |
| HD | 25.900 | - | 26.100 | 1.0197 | - | 1.0276 |
| ZD | - | 1.250 | - | - | 0.0492 | - |
| E | 23.900 | - | 24.100 | 0.9409 | - | 0.9488 |
| HE | 25.900 | - | 26.100 | 1.0197 | - | 1.0276 |
| ZE | - | 1.250 | - | - | 0.0492 | - |
| e | - | 0.500 | - | - | 0.0197 | - |
| $\mathrm{L}^{(2)}$ | 0.450 | - | 0.750 | 0.0177 | - | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| k | $0^{\circ}$ | - | $7^{\circ}$ | $0^{\circ}$ | - | $7^{\circ}$ |
| ccc | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.
2. L dimension is measured at gauge plane at 0.25 mm above the seating plane.

Figure 84. LQFP176-176-pin, $24 \times 24 \mathrm{~mm}$ low profile quad flat package recommended footprint


1. Dimensions are expressed in millimeters

### 7.5 UFBGA176+25 package information

Figure 85. UFBGA176+25-201-ball, $10 \times 10 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch, ultra fine pitch ball grid array package outline


1. Drawing is not to scale.

Table 90. UFBGA176+25, - 201-ball, $10 \times 10 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch, ultra fine pitch ball grid array package mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 0.600 | - | - | 0.0236 |
| A1 | - | - | 0.110 | - | - | 0.0043 |
| A2 | - | 0.450 | - | - | 0.0177 | - |
| A3 | - | 0.130 | - | - | 0.0051 | 0.0094 |
| A4 | - | 0.320 | - | - | 0.0126 | - |
| b | 0.240 | 0.290 | 0.340 | 0.0094 | 0.0114 | 0.0134 |
| D | 9.850 | 10.000 | 10.150 | 0.3878 | 0.3937 | 0.3996 |
| D1 | - | 9.100 | - | - | 0.3583 | - |
| E | 9.850 | 10.000 | 10.150 | 0.3878 | 0.3937 | 0.3996 |
| E1 | - | 9.100 | - | - | 0.3583 | - |
| e | - | 0.650 | - | - | 0.0256 | - |
| Z | - | 0.450 | - | - | 0.0177 | - |
| ddd | - | - | 0.080 | - | - | 0.0031 |

Table 90. UFBGA176+25, - 201-ball, $10 \times 10 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch, ultra fine pitch ball grid array package mechanical data (continued)

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| eee | - | - | 0.150 | - | - | 0.0059 |
| fff | - | - | 0.050 | - | - | 0.0020 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 86. UFBGA176+25-201-ball, $10 \times 10 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch, ultra fine pitch ball grid array package recommended footprint


Table 91. UFBGA176+25 recommended PCB design rules ( 0.65 mm pitch BGA)

| Dimension | Recommended values |
| :--- | :--- |
| Pitch | 0.65 mm |
| Dpad | 0.300 mm |
| Dsm | 0.400 mm typ (depends on the soldermask <br> registration tolerance) |
| Stencil opening | 0.300 mm |
| Stencil thickness | Between 0.100 mm and 0.125 mm |
| Pad trace width | 0.100 mm |

## Device marking

Figure 87. UFBGA176+25 marking (package top view)


1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

### 7.6 Thermal characteristics

The maximum chip-junction temperature, $T_{J}$ max, in degrees Celsius, may be calculated using the following equation:

$$
\mathrm{T}_{\mathrm{J}} \max =\mathrm{T}_{\mathrm{A}} \max +\left(\mathrm{P}_{\mathrm{D}} \max x \Theta_{\mathrm{JA}}\right)
$$

Where:

- $\quad \mathrm{T}_{\mathrm{A}}$ max is the maximum ambient temperature in ${ }^{\circ} \mathrm{C}$,
- $\quad \Theta_{J A}$ is the package junction-to-ambient thermal resistance, in ${ }^{\circ} \mathrm{C} / \mathrm{W}$,
- $\quad P_{D} \max$ is the sum of $P_{I N T} \max$ and $P_{I / O} \max \left(P_{D} \max =P_{I N T} \max +P_{I / O} \max \right)$,
- $\quad P_{I N T} m a x$ is the product of $I_{D D}$ and $V_{D D}$, expressed in Watts. This is the maximum chip internal power.
$\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ max represents the maximum power dissipation on output pins where:
$\mathrm{P}_{\mathrm{I} / \mathrm{O}} \max =\Sigma\left(\mathrm{V}_{\mathrm{OL}} \times \mathrm{l}_{\mathrm{OL}}\right)+\Sigma\left(\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OH}}\right) \times \mathrm{l}_{\mathrm{OH}}\right)$,
taking into account the actual $\mathrm{V}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}} / \mathrm{I}_{\mathrm{OH}}$ of the $\mathrm{I} / \mathrm{Os}$ at low and high level in the application.

Table 92. Package thermal characteristics

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\Theta_{\mathrm{JA}}$ | Thermal resistance junction-ambient <br> LQFP $64-10 \times 10 \mathrm{~mm} / 0.5 \mathrm{~mm}$ pitch | 45 |  |
|  | Thermal resistance junction-ambient <br> LQFP100 $-14 \times 14 \mathrm{~mm} / 0.5 \mathrm{~mm}$ pitch | 46 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | Thermal resistance junction-ambient <br> LQFP144 $-20 \times 20 \mathrm{~mm} / 0.5 \mathrm{~mm}$ pitch | 40 |  |
|  | Thermal resistance junction-ambient <br> LQFP176 $-24 \times 24 \mathrm{~mm} / 0.5 \mathrm{~mm}$ pitch | 38 |  |
|  | Thermal resistance junction-ambient <br> UFBGA176 $-10 \times 10 \mathrm{~mm} / 0.5 \mathrm{~mm}$ pitch | 39 |  |

## Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

## 8 Ordering information

Table 93. Ordering information scheme
Example:
Device family
STM32 = ARM-based 32-bit microcontroller
Product type
F = general-purpose
Device subfamily
215 = STM32F21x, connectivity, cryptographic acceleration
217= STM32F21x, connectivity, camera interface,
cryptographic acceleration, Ethernet
Pin count
$\mathrm{R}=64$ pins
$\mathrm{V}=100$ pins
$Z=144$ pins
I = 176 pins
Flash memory size
$\mathrm{E}=512$ Kbytes of Flash memory
G = 1024 Kbytes of Flash memory
Package
T = LQFP
$\mathrm{H}=$ UFBGA
Temperature range
6 = Industrial temperature range, -40 to $85^{\circ} \mathrm{C}$.
$7=$ Industrial temperature range, -40 to $105^{\circ} \mathrm{C}$.
Software option
Internal code or Blank
Options
xxx = programmed parts
TR = tape and reel
For a list of available options (speed, package, etc.) or for further information on any aspect of this device, contact your nearest ST sales office.

## $9 \quad$ Revision history

Table 94. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 02-Feb-2010 | 1 | Initial release. |
| 13-Jul-2010 | 2 | Updated datasheet status to PRELIMINARY DATA. <br> Renamed high-speed SRAM, system SRAM. <br> Added UFBGA176 package, and note 1 related to LQFP176 package in Table 2, Figure 12, and Table 93. <br> Added information on ART accelerator and audio PLL (PLLI2S). <br> Added Table 5: USART feature comparison. <br> Several updates on Table 7: STM32F21x pin and ball definitions and Table 9: Alternate function mapping. ADC, DAC, oscillator, RTC_AF, WKUP and VBUS signals removed from alternate functions and moved to the "other functions" column in Table 7: STM32F21x pin and ball definitions. <br> TRACESWO added in Figure 4: STM32F21x block diagram, Table 7: STM32F21x pin and ball definitions, and Table 9: Alternate function mapping. <br> XTAL oscillator frequency updated on cover page, in Figure 4: STM32F21x block diagram and in Section 3.11: External interrupt/event controller (EXTI). <br> Updated list of peripherals used for boot mode in Section 3.13: Boot modes. <br> Added Regulator bypass mode in Section 3.16: Voltage regulator, and Section 6.3.4: Operating conditions at power-up / power-down (regulator OFF). <br> Updated Section 3.17: Real-time clock (RTC), backup SRAM and backup registers. <br> Added Note Note: in Section 3.18: Low-power modes. <br> Added SPI TI protocol in Section 3.23: Serial peripheral interface (SPI). Updated Section 3.28: Universal serial bus on-the-go full-speed (OTG_FS), and Section 3.29: Universal serial bus on-the-go high-speed (OTG_HS). <br> Added Section 6: Electrical characteristics, and Section 7.6: Thermal characteristics. <br> Updated Table 89: LQFP176 - Low profile quad flat package $24 \times 24 \times$ 1.4 mm package mechanical data and Figure 83: LQFP176 - Low profile quad flat package $24 \times 24 \times 1.4 \mathrm{~mm}$, package outline. <br> Added Table 93: Main applications versus package for STM32F2xxx microcontrollers in A.1: Main applications versus package. Updated figures in Appendix A.2: USB OTG full speed (FS) interface solutions and A.3: USB OTG high speed (HS) interface solutions. Updated Figure 94: Audio player solution using PLL, PLLI2S, USB and 1 crystal and Figure 95: Audio PLL (PLLI2S) providing accurate I2S clock. Added random number generation feature. Added trademark for ART accelerator and updated Section 3.2: Adaptive real-time memory accelerator (ART Accelerator ${ }^{\text {TM }}$ ). |

Table 94. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 25-Nov-2010 | 3 | Added WLCSP66 (64+2) package. Added note 1 related to LQFP176 on cover page. <br> Update I/Os in Section : Features. <br> Updated Table 5: Multi-AHB matrix. <br> Added case of BOR inactivation using IRROFF on WLCSP devices in Section 3.15: Power supply supervisor. <br> Reworked Section 3.16: Voltage regulator to clarify regulator off modes. Added Section 3.19: VBAT operation. <br> Modified $\mathrm{V}_{\mathrm{DD}}{ }_{3}$ pin in Table 7: STM32F21x pin and ball definitions, and added note related to the FSMC_NL pin. <br> Renamed BYPASS-REG REGOFF, and add IRROFF pin. <br> Changed $V_{S S \_S A}$ to $V_{S S}$, and $V_{D D \_S A}$ pin reserved for future use. Updated maximum HSE crystal frequency to 26 MHz . <br> USART4/5 renamed UART4/5. USART4 pins renamed UART4 in Table 7: STM32F21x pin and ball definitions. Updated LIN and IrDA features for UART4/5 in Table 5: USART feature comparison. <br> Section 6.2: Absolute maximum ratings: Updated $\mathrm{V}_{\text {IN }}$ minimum and maximum values and note for non-five-volt tolerant pins in Table 10: Voltage characteristics. Updated $\mathrm{I}_{\mathrm{NJ}(\mathrm{PIN})}$ maximum values and related notes in Table 11: Current characteristics. <br> Updated $\mathrm{V}_{\text {DDA }}$ minimum value in Table 13: General operating conditions. <br> Added Note 2 and updated Maximum CPU frequency in Table 14: Limitations depending on the operating power supply range; and added Figure 19: Number of wait states versus fCPU and VDD range. <br> Renamed Brownout Low, medium and High reset thresholds, Renamed $\mathrm{V}_{\mathrm{BORL}} / \mathrm{V}_{\mathrm{BORM}} / \mathrm{V}_{\mathrm{BORH}}, \mathrm{V}_{\mathrm{BOR} 1} / V_{\mathrm{BOR} 2} / \mathrm{V}_{\mathrm{BOR} 3}$ in Table 18: Embedded reset and power control block characteristics. <br> Changed $\mathrm{f}_{\text {LSI }}$ typical value in Table 32: LSI oscillator characteristics. Added Figure 33: ACCLSI versus temperature. <br> Changed fosc_in maximum value in Table 29: HSE 4-26 MHz oscillator characteristics. <br> Changed $\mathrm{f}_{\mathrm{PLL}} \mathrm{IN}$ maximum value in Table 33: Main PLL characteristics, and updated jitter parameters in Table 34: PLLI2S (audio PLL) characteristics. <br> Section 6.3.16: I/O port characteristics: updated $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ in Table 45: I/O static characteristics. <br> Added Note 1 below Table 46: Output voltage characteristics. Updated $\mathrm{R}_{\mathrm{PD}}$ and $\mathrm{R}_{\mathrm{PU}}$ parameter description in Table 56: USB OTG FS DC electrical characteristics. <br> Updated $\mathrm{V}_{\text {REF+ }}$ minimum value in Table 65: ADC characteristics. Updated Table 70: Embedded internal reference voltage. <br> Removed Ethernet and USB2 for 64-pin devices in Table 93: Main applications versus package for STM32F2xxx microcontrollers. <br> Added A.2: USB OTG full speed (FS) interface solutions, removed "OTG FS connection with external PHY" figure, updated Figure 85, Figure 86, and Figure 87 to add STULPI01B. |

Table 94. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 22-Apr-2011 | 4 | Changed datasheet status to "Full Datasheet". <br> APB1 frequency changed form 36 MHz to 30 MHz . <br> Introduced concept of SRAM1 and SRAM2. <br> LQFP176 now in production. <br> Removed WLCSP64+2 package. <br> Updated Figure 3: Compatible board design between STM32F10x and STM32F2xx for LQFP144 package and Figure 2: Compatible board design between STM32F10x and STM32F2xx for LQFP100 package. <br> Added camera interface for STM32F217Vx devices in Table 2: <br> STM32F215xx and STM32F217xx: features and peripheral counts. <br> Removed 16 MHz internal RC oscillator accuracy in Section 3.12: <br> Clocks and startup. <br> Updated Section 3.16: Voltage regulator. <br> Modified $\mathrm{I}^{2}$ S sampling frequency range in Section 3.12: Clocks and startup, Section 3.24: Inter-integrated sound (I2S), and Section 3.30: Audio PLL (PLLI2S). <br> Updated Section 3.17: Real-time clock (RTC), backup SRAM and backup registers and description of TIM2 and TIM5 in Section 3.20.2: General-purpose timers (TIMX). <br> Modified maximum baud rate (oversampling by 16) for USART1 in Table 5: USART feature comparison. <br> Updated note related to RFU pin below Figure 10: STM32F21x LQFP100 pinout, Figure 11: STM32F21x LQFP144 pinout, Figure 12: <br> STM32F21x LQFP176 pinout, Figure 13: STM32F21x UFBGA176 ballout, and Table 7: STM32F21x pin and ball definitions. <br> Added RTC_50Hz as PB15 alternate function, and TT (3.6 V tolerant I/O) in Table 7: STM32F21x pin and ball definitions and Table 9: <br> Alternate function mapping. <br> PA15 added in Table 7: STM32F21x pin and ball definitions. <br> In Table 7: STM32F21x pin and ball definitions, changed I2S2_CK and I2S3_CK to I2S2_SCK and I2S3_SCK, respectively. <br> Removed ETH _RMII_TX_CLK for PC3/AF11 in Table 9: Alternate function mapping. <br> Updated Table 10: Voltage characteristics and Table 11: Current characteristics. <br> T ${ }_{\text {stg }}$ updated to -65 to +150 in Table 12: Thermal characteristics. <br> Added CEXT and ESR in Table 13: General operating conditions as well as Section 6.3.2: VCAP1/VCAP2 external capacitor. <br> Modified Note 3 in Table 14: Limitations depending on the operating power supply range. <br> Updated Table 16: Operating conditions at power-up / power-down (regulator ON), and Table 17: Operating conditions at power-up / powerdown (regulator OFF). <br> Updated notes below and added OSC_OUT pin in Figure 15: Pin loading conditions. and Figure 16: Pin input voltage. <br> Updated $\mathrm{V}_{\mathrm{PVD}}, \mathrm{V}_{\mathrm{BOR} 1}, \mathrm{~V}_{\mathrm{BOR} 2}, \mathrm{~V}_{\mathrm{BOR} 3}, \mathrm{~T}_{\text {RSTTEMPO }}$ typical value, and $\mathrm{I}_{\text {RUSH }}$, added $\mathrm{E}_{\text {RUSH }}$ and Note 2 in Table 18: Embedded reset and power control block characteristics. |

Table 94. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 22-Apr-2011 | $\begin{gathered} 4 \\ \text { (continued) } \end{gathered}$ | Updated Typical and maximum current consumption conditions, as well as Table 20: Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled) and Table 19: Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled) or RAM. Added Figure 21, Figure 22, Figure 23, and Figure 24. <br> Updated Table 21: Typical and maximum current consumption in Sleep mode, and added Figure 25 and Figure 26. <br> Updated Table 23: Typical and maximum current consumptions in Standby mode and Table 24: Typical and maximum current consumptions in VBAT mode. <br> Updated Table 22: Typical and maximum current consumptions in Stop mode. Added Figure 27: Typical current consumption vs. temperature in Stop mode. <br> Updated Table 23: Typical and maximum current consumptions in Standby mode and Table 24: Typical and maximum current consumptions in VBAT mode. <br> Updated On-chip peripheral current consumption conditions and Table 25: Peripheral current consumption. <br> Updated $\mathrm{t}_{\text {wustdby }}$ and $\mathrm{t}_{\text {wUSTOp }}$, and added Note 3 in Table 26: Lowpower mode wakeup timings. <br> Maximum $\mathrm{f}_{\text {HSE_ext }}$ and minimum $\mathrm{t}_{\text {w(HSE) }}$ values updated in Table 27: High-speed external user clock characteristics. <br> Updated C and $\mathrm{g}_{\mathrm{m}}$ in Table 29: HSE 4-26 MHz oscillator characteristics. Updated $\mathrm{R}_{\mathrm{F}}, \mathrm{I}_{2}, \mathrm{~g}_{\mathrm{m}}$, and $\mathrm{t}_{\text {su(LSE) }}$ in Table 30: LSE oscillator characteristics ( $f L S E=32.768 \mathrm{kHz}$ ). <br> Added Note 3 and updated ACC $_{\text {HSI }}, \operatorname{IDD}_{(\mathrm{HSI})}$ and $\mathrm{t}_{\text {su(HSI) }}$ in Table 31: HSI oscillator characteristics. Added Figure 32: ACCHSI versus temperature <br> Updated $\mathrm{f}_{\mathrm{LSI}}, \mathrm{t}_{\text {su(LSI) }}$ and IDD $_{(\mathrm{LSI})}$ in Table 32: LSI oscillator characteristics. <br> Table 33: Main PLL characteristics: removed note 1, updated $t_{\text {LOCK }}$, jitter, IDD $_{(\text {PLL })}$ and IDD $_{\text {A(PLL) }}$, added Note 2 for $f_{\text {PLL_IN }}$ minimum and maximum values. <br> Table 34: PLLI2S (audio PLL) characteristics: removed note 1, updated $\mathrm{t}_{\text {LOCK, }}$, jitter, IDD $_{(\text {PLLI2S) }}$ and IDD A(PLLI2S), , added Note 2 for $\mathrm{f}_{\text {PLLI2S_IN }}$ minimum and maximum values. <br> Added Note 1 in Table 35: SSCG parameters constraint. <br> Updated Table 36: Flash memory characteristics. Modified Table 37: Flash memory programming and added Note 1 for $\mathrm{t}_{\text {prog }}$. Updated $\mathrm{t}_{\text {prog }}$ and added Note 1 in Table 38: Flash memory programming with VPP. <br> Modified Figure 38: Recommended NRST pin protection. <br> Updated Table 41: EMI characteristics and EMI monitoring conditions in Section : Electromagnetic Interference (EMI). <br> Added Note 2 related to $\mathrm{V}_{\text {ESD(HBM) }}$ in Table 42: ESD absolute maximum ratings. <br> Added Section 6.3.15: I/O current injection characteristics. <br> Updated Table 45: I/O static characteristics. Modified maximum frequency values and conditions in Table 47: I/O AC characteristics. |

Table 94. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 22-Apr-2011 | $\begin{gathered} 4 \\ \text { (continued) } \end{gathered}$ | Updated $\mathrm{t}_{\text {res(TIM) }}$ in Table 49: Characteristics of TIMx connected to the APB1 domain. Modified $\mathrm{t}_{\mathrm{res}(\mathrm{TIM})}$ and $\mathrm{f}_{\mathrm{EXT}}$ Table 50: Characteristics of TIMx connected to the APB2 domain. <br> Changed $\mathrm{t}_{\mathrm{w}(\mathrm{SCKH})}$ to $\mathrm{t}_{\mathrm{w}(\mathrm{SCLH})}, \mathrm{t}_{\mathrm{w}(\mathrm{SCKL})}$ to $\mathrm{t}_{\mathrm{w}(\mathrm{SCLL})}, \mathrm{t}_{\mathrm{r}(\mathrm{SCK})}$ to $\mathrm{t}_{\mathrm{r}(\mathrm{SCL})}$, and $\mathrm{t}_{\mathrm{f}(\mathrm{SCK})}$ to $\mathrm{t}_{\mathrm{f}(\mathrm{SCL})}$ in Table 51: I2C characteristics and Figure 39: I2C bus AC waveforms and measurement circuit. <br> Added Table 56: USB OTG FS DC electrical characteristics and updated Table 57: USB OTG FS electrical characteristics. <br> Updated $\mathrm{V}_{\mathrm{DD}}$ minimum value in Table 61: Ethernet DC electrical characteristics. <br> Updated Table 65: ADC characteristics and $\mathrm{R}_{\text {AIN }}$ equation. <br> Updated $\mathrm{R}_{\text {AIN }}$ equation. Updated Table 67: DAC characteristics. Updated $\mathrm{t}_{\text {START }}$ in Table 68: Temperature sensor characteristics. Updated Table 70: Embedded internal reference voltage. <br> Modified FSMC_NOE waveform in Figure 55: Asynchronous nonmultiplexed SRAM/PSRAM/NOR read waveforms. Shifted end of FSMC_NEx/NADV/addresses/NWE/NOE/NWAIT of a half FSMC_CLK period, changed $\left.\mathrm{t}_{\mathrm{d}(\text { CLKH-NExH }}\right)$ to $\mathrm{t}_{\mathrm{d}(\text { CLKL-NExH })}, \mathrm{t}_{\mathrm{d}(\mathrm{CLKH}-A I V)}$ to $\mathrm{t}_{\mathrm{d}(\text { CLKL- }}$ AIV), $\mathrm{t}_{\text {d(CLKH-NOEH) }}$ to $\mathrm{t}_{\mathrm{d}(\text { CLKL-NOEH })}$, and $\mathrm{t}_{\mathrm{d}(\mathrm{CLKH}-\mathrm{NWEH})}$ to $\mathrm{t}_{\mathrm{d}(\text { CLKL-NWEH })}$, and updated data latency from 1 to 0 in Figure 59: Synchronous multiplexed NOR/PSRAM read timings, Figure 60: Synchronous multiplexed PSRAM write timings, Figure 61: Synchronous nonmultiplexed NOR/PSRAM read timings, and Figure 62: Synchronous non-multiplexed PSRAM write timings, <br> Changed $\left.\mathrm{t}_{\mathrm{d}(\mathrm{CLKH}-\mathrm{NExH}}\right)$ to $\mathrm{t}_{\mathrm{d}(\text { CLKL-NExH) }}, \mathrm{t}_{\mathrm{d}(\text { CLKH-AIV) }}$ to $\mathrm{t}_{\mathrm{d}(\text { CLKL-AIV) }}$, $\mathrm{t}_{\mathrm{d}(\text { CLKH-NOEH }}$ to $\mathrm{t}_{\mathrm{d}(\text { CLKL-NOEH })}, \mathrm{t}_{\mathrm{d}(\text { CLKH-NWEH })}$ to $\mathrm{t}_{\mathrm{d}(\text { CLKL-NWEH) }}$, and modified $\mathrm{t}_{\mathrm{w}(\mathrm{CLK})}$ minimum value in Table 75, Table 76, Table 77, and Table 78. <br> Updated R typical value in Table 69: VBAT monitoring characteristics.Updated note 2 in Table 71, Table 72, Table 73, Table 74, Table 75, Table 76, Table 77, and Table 78. <br> Modified $\mathrm{t}_{\mathrm{h}(\text { NIOWR-D) }}$ in Figure 68: PC Card/CompactFlash controller waveforms for I/O space write access. <br> Modified FSMC_NCEx signal in Figure 69: NAND controller waveforms for read access, Figure 70: NAND controller waveforms for write access, Figure 71: NAND controller waveforms for common memory read access, and Figure 72: NAND controller waveforms for common memory write access. <br> Specified Full speed (FS) mode for Figure 86: USB OTG HS peripheralonly connection in FS mode and Figure 87: USB OTG HS host-only connection in FS mode. |

Table 94. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 14-Jun-2011 | 5 | Added SDIO in Table 2: STM32F215xx and STM32F217xx: features and peripheral counts. <br> Updated $\mathrm{V}_{\mathrm{IN}}$ for 5 V tolerant pins in Table 10: Voltage characteristics. Updated jitter parameters description in Table 33: Main PLL characteristics. <br> Remove jitter values for system clock in Table 34: PLLI2S (audio PLL) characteristics. <br> Updated Table 41: EMI characteristics. <br> Update Note 2 in Table 51: I2C characteristics. <br> Updated Avg_Slope typical value and TS_temp minimum value in <br> Table 68: Temperature sensor characteristics. <br> Updated $\mathrm{T}_{\text {S_vbat }}$ minimum value in Table 69: VBAT monitoring characteristics. <br> Updated $\mathrm{T}_{\text {S_vrefint }}$ minimum value in Table 70: Embedded internal reference vōltage. <br> Added Software option in Section 8: Ordering information. <br> In Table 93: Main applications versus package for STM32F2xxx microcontrollers, renamed USB1 and USB2, USB OTG FS and USB OTG HS, respectively; and removed USB OTG FS and camera interface for 64-pin package; added USB OTG HS on 64-pin package; and added Note 1 and Note 2. <br> Updated disclaimer on cover page. |

Table 94. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 20-Dec-2011 | 6 | Updated SDIO register addresses in Figure 14: Memory map. <br> Updated Figure 3: Compatible board design between STM32F10x and STM32F2xx for LQFP144 package, Figure 2: Compatible board design between STM32F10x and STM32F2xx for LQFP100 package, Figure 1: Compatible board design between STM32F10x and STM32F2xx for LQFP64 package, and added Figure 4: Compatible board design between STM32F10xx and STM32F2xx for LQFP176 package. <br> Updated Section 3.3: Memory protection unit. <br> Updated Section 3.6: Embedded SRAM. <br> Updated Section 3.28: Universal serial bus on-the-go full-speed (OTG_FS) to remove external FS OTG PHY support. <br> In Table 7: STM32F21x pin and ball definitions: changed SPI2_MCK and SPI3_MCK to I2S2_MCK and I2S3_MCK, respectively. Added ETH _RMII_TX_EN alternate function to PG11. Added EVENTOUT in the list of alternate functions for I/O pin/balls. Removed OTG_FS_SDA, OTG_FS_SCL and OTG_FS_INTN alternate functions. <br> In Table 9: Alternate function mapping: changed I2S3_SCK to I2S3_MCK for PC7/AF6, added FSMC_NCE3 for PG9, FSMC_NE3 for PG10, and FSMC_NCE2 for PD7. Removed OTG_FS_SDA, OTG_FS_SCL and OTG_FS_INTN alternate functions. Updated peripherals corresponding to AF12. <br> Removed CEXT and ESR from Table 13: General operating conditions. Added maximum power consumption at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ in Table 22: Typical and maximum current consumptions in Stop mode. <br> Added CRYPTO, RNG, and HASH consumption in Table 25: Peripheral current consumption. <br> Updated md minimum value in Table 35: SSCG parameters constraint. Added examples in Section 6.3.11: PLL spread spectrum clock generation (SSCG) characteristics. <br> Updated Table 53: SPI characteristics and Table 54: I2S characteristics. Updated Figure 46: ULPI timing diagram and Table 60: ULPI timing. Updated Table 62: Dynamics characteristics: Ethernet MAC signals for SMI, Table 63: Dynamics characteristics: Ethernet MAC signals for RMII, and Table 64: Dynamics characteristics: Ethernet MAC signals for MII. <br> Updated maximum $\mathrm{f}_{\mathrm{S}}$ values in Table 65: ADC characteristics. <br> Section 6.3.25: FSMC characteristics: updated Table 71 toTable 82, changed $C_{L}$ value to 30 pF , and modified FSMC configuration for asynchronous timings and waveforms. Updated Figure 60: <br> Synchronous multiplexed PSRAM write timings. <br> Updated Table 83: DCMI characteristics. <br> Updated Table 90: UFBGA176+25 - ultra thin fine pitch ball grid array 10 <br> $\times 10 \times 0.6 \mathrm{~mm}$ mechanical data. |

Table 94. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 20-Dec-2011 | 6 <br> (continued) | Appendix A.2: USB OTG full speed (FS) interface solutions: updated <br> Figure 85: USB OTG FS (full speed) host-only connection and added <br> Note 2, updated Figure 86: OTG FS (full speed) connection dual-role <br> with internal PHY and added Note 3 and Note 4, modified Figure 87: <br> OTG HS (high speed) device connection, host and dual-role in high- <br> speed mode with external PHY and added Note 2. <br> Appendix A.3: USB OTG high speed (HS) interface solutions: <br> removed figures USB OTG HS device-only connection in FS mode and <br> USB OTG HS host-only connection in FS mode, updated Figure 87: <br> OTG HS (high speed) device connection, host and dual-role in high- <br> speed mode with external PHY. <br> Added Appendix A.4: Ethernet interface solutions. <br> Updated disclaimer on last page. |

Table 94. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 24-Apr-2012 | 7 | Updated number of USB OTG HS and FS, added Note 1 related to FSMC and Note 3 related to SPI/I2S in Table 2: STM32F215xx and STM32F217xx: features and peripheral counts. <br> Added Note 2 and update TIM5 in Figure 4: STM32F21x block diagram. Updated maximum number of maskable interrupts in Section 3.10: <br> Nested vectored interrupt controller (NVIC). <br> Removed STM32F215xx in Section 3.28: Universal serial bus on-the-go full-speed (OTG_FS). <br> Removed support of I2C for OTG PHY in Section 3.29: Universal serial bus on-the-go high-speed (OTG_HS). <br> Removed OTG_HS_SCL, OTG_HS_SDA, OTG_FS_INTN in Table 7: STM32F21x pin and ball definitions and Table 9: Alternate function mapping. <br> PH10 alternate function TIM5_CH1_ETR renamed TIM5_CH1. <br> Added Table 8: FSMC pin definition. <br> Updated $\mathrm{V}_{\text {POR/PDR }}$ in Table 18: Embedded reset and power control block characteristics. <br> Updated $\mathrm{V}_{\mathrm{DDA}}$ and $\mathrm{V}_{\text {REF+ }}$ decoupling capacitor in Figure 17: Power supply scheme. <br> Updated typical values in Table 23: Typical and maximum current consumptions in Standby mode and Table 24: Typical and maximum current consumptions in VBAT mode. <br> Updated Table 29: HSE 4-26 MHz oscillator characteristics and Table 30: LSE oscillator characteristics (fLSE $=32.768 \mathrm{kHz}$ ). <br> Updated Table 36: Flash memory characteristics, Table 37: Flash memory programming, and Table 38: Flash memory programming with VPP. <br> Updated Section : Output driving current. <br> Updated Note 3 and removed note related to minimum hold time value in Table 51: I2C characteristics. <br> Updated Table 63: Dynamics characteristics: Ethernet MAC signals for RMII. <br> Updated $\mathrm{C}_{\mathrm{ADC}}, \mathrm{I}_{\mathrm{VREF}}$, and $\mathrm{I}_{\mathrm{VDDA}}$ in Table 65: ADC characteristics. Updated note concerning ADC accuracy vs. negative injection current below Table 66: ADC accuracy. <br> Updated Figure 85: UFBGA176+25 - ultra thin fine pitch ball grid array $10 \times 10 \times 0.6 \mathrm{~mm}$, package outline. <br> Appendix A.1: Main applications versus package: removed number of address lines for FSMC/NAND in Table 93: Main applications versus package for STM32F2xxx microcontrollers. <br> Appendix A.4: Ethernet interface solutions: updated Figure 92: <br> Complete audio player solution 1 and Figure 93: Complete audio player solution 2. |

Table 94. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 29-Oct-2012 | 8 | Removed Figure 4. Compatible board design between STM32F10xx and STM32F2xx for LQFP176 package. <br> Updated number of AHB buses in Section 2: Description and Section 3.12: Clocks and startup. <br> Updated Note 2 below Figure 4: STM32F21x block diagram. <br> Changed System memory to System memory + OTP in Figure 14: Memory map. <br> Added Note 1 below Table 15: VCAP1/VCAP2 operating conditions. Updated $\mathrm{V}_{\mathrm{DDA}}$ and $\mathrm{V}_{\text {REF+ }}$ decoupling capacitor in Figure 17: Power supply scheme and updated Note 3. <br> Changed simplex mode into half-duplex mode in Section 3.24: Interintegrated sound (I2S). <br> Replaced DAC1_OUT and DAC2_OUT by DAC_OUT1 and DAC_OUT2, respectively. <br> Changed TIM2_CH1/TIM2_ETR into TIM2_CH1_ETR for PA0 and PA5 in Table 9: Alternate function mapping. <br> Updated note applying to $I_{D D}$ (external clock and all peripheral disabled) in Table 20: Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled). Updated Note 3 below Table 21: Typical and maximum current consumption in Sleep mode. <br> Removed $\mathrm{f}_{\text {HSE_ext }}$ typical value in Table 27: High-speed external user clock characteristics. <br> Updated master I2S clock jitter conditions and values in Table 34: PLLI2S (audio PLL) characteristics. <br> Updated equations in Section 6.3.11: PLL spread spectrum clock generation (SSCG) characteristics. <br> Swapped TTL and CMOS port conditions for $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ in Table 46: Output voltage characteristics. Updated $\mathrm{V}_{\mathrm{IL}(\mathrm{NRST})}$ and $\mathrm{V}_{\mathrm{IH}(\mathrm{NRST})}$ in Table 48: NRST pin characteristics. <br> Updated Table 53: SPI characteristics and Table 54: I2S characteristics.Removed note 1 related to measurement points below Figure 41: SPI timing diagram - slave mode and CPHA = 1, Figure 42: SPI timing diagram - master mode, and Figure 43: I2S slave timing diagram (Philips protocol)(1). <br> Updated $\mathrm{t}_{\mathrm{HC}}$ in Table 60: ULPI timing. <br> Updated Figure 47: Ethernet SMI timing diagram, Table 62: Dynamics characteristics: Ethernet MAC signals for SMI and Table 63: Dynamics characteristics: Ethernet MAC signals for RMII. <br> Update $\mathrm{f}_{\text {TRIG }}$ in Table 65: ADC characteristics. Updated I IDA ${ }^{\text {description }}$ in Table 67: DAC characteristics. <br> Updated note below Figure 52: Power supply and reference decoupling (VREF+ not connected to VDDA) and Figure 53: Power supply and reference decoupling (VREF+ connected to VDDA). <br> Replaced $\mathrm{t}_{\mathrm{d}(\text { CLKL-NOEL })}$ by $\mathrm{t}_{\mathrm{d}(\text { CLKH-NOEL })}$ in Table 75: Synchronous multiplexed NOR/PSRAM read timings, Table 77: Synchronous nonmultiplexed NOR/PSRAM read timings, Figure 59: Synchronous multiplexed NOR/PSRAM read timings and Figure 61: Synchronous non-multiplexed NOR/PSRAM read timings. |

Table 94. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 29-Oct-2012 | $\begin{gathered} 8 \\ \text { (continued) } \end{gathered}$ | Added Figure 84: LQFP176 recommended footprint. <br> Added Note 2 below Figure 86: Regulator OFF/internal reset ON. Updated device subfamily in Table 93: Ordering information scheme. Remove reference to note 2 for USB IOTG FS in Table 93: Main applications versus package for STM32F2xxx microcontrollers. |
| 04-Nov-2013 | 9 | Updated Section 3.14: Power supply schemes, Section 3.15: Power supply supervisor, Section 3.16.1: Regulator ON and Section 3.16.2: Regulator OFF. Added Section 3.16.3: Regulator ON/OFF and internal reset ON/OFF availability. <br> Restructured RTC features and added reference clock detection in Section 3.17: Real-time clock (RTC), backup SRAM and backup registers. <br> Added note indicating the package view below Figure 9: STM32F21x LQFP64 pinout, Figure 10: STM32F21x LQFP100 pinout, Figure 11: STM32F21x LQFP144 pinout, and Figure 12: STM32F21x LQFP176 pinout. <br> Added Table 6: Legend/abbreviations used in the pinout table. <br> Table 7: STM32F21x pin and ball definitions: content reformatted, removed indexes on $\mathrm{V}_{S S}$ and $\mathrm{V}_{\mathrm{DD}}$, updated PA4, PA5, PA6, PC4, BOOT0; replaced DCMI_12 by DCMI_D12, ETH_MII_RX_D0 by ETH_MII_RXDO, ETH_MII_RX_D1 by ETH_MII_RXD1, <br> ETH_RMII_RX_DO by ETH_RMII_RXD0, and ETH_RMII_RX_D1 by ETH_RMII_RXD1 in. <br> Table 9: Alternate function mapping: replaced FSMC_BLN1 by FSMC_NBL1, added EVENTOUT as AF15 alternated function for PC13, PC14, PC15, PH0, PH1, and PI8. <br> Updated Figure 15: Pin loading conditions and Figure 16: Pin input voltage. <br> Added $\mathrm{V}_{\mathrm{IN}}$ in Table 13: General operating conditions. <br> Removed note applying to $\mathrm{V}_{\text {POR/PDR }}$ minimum value in Table 18: Embedded reset and power control block characteristics. <br> Updated notes related to $\mathrm{C}_{\mathrm{L} 1}$ and $\mathrm{C}_{\mathrm{L} 2}$ in Section: Low-speed external clock generated from a crystal/ceramic resonator. <br> Updated conditions in Table 40: EMS characteristics. Updated Table 41: EMI characteristics. Updated $\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{Hys}}$ in Table 45: I/O static characteristics. Added Section: Output driving current and updated Figure 37: I/O AC characteristics definition. <br> Updated $\mathrm{V}_{\mathrm{IL}(\mathrm{NRST})}$ and $\mathrm{V}_{\mathrm{IH}(\mathrm{NRST})}$ in Table 48: NRST pin characteristics, updated Figure 37: I/O AC characteristics definition. <br> Removed tests conditions in Section : I2C interface characteristics. Updated Table 51: I2C characteristics and Figure 39: I2C bus AC waveforms and measurement circuit. <br> Updated $\mathrm{I}_{\text {VREF+ }}$ and $\mathrm{I}_{\text {VDDA }}$ in Table 65: ADC characteristics. Updated Offset comments in Table 67: DAC characteristics. <br> Updated minimum $t_{\text {h(CLKH-DV) }}$ value in Table 77: Synchronous nonmultiplexed NOR/PSRAM read timings. |

Table 94. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 04-Nov-2013 | $\begin{gathered} 9 \\ \text { (continued) } \end{gathered}$ | Updated Figure 75: LQFP64-10 x 10 mm 64 pin low-profile quad flat package outline and Table 86: LQFP64-10×10 mm 64 pin low-profile quad flat package mechanical data. Updated Figure 77: LQFP100, $14 x$ 14 mm 100-pin low-profile quad flat package outline, Figure 80: <br> LQFP144, $20 \times 20 \mathrm{~mm}$, 144-pin low-profile quad flat package outline, Figure 83: LQFP176 - Low profile quad flat package $24 \times 24 \times 1.4 \mathrm{~mm}$, package outline. Updated Figure 85: UFBGA176+25 - ultra thin fine pitch ball grid array $10 \times 10 \times 0.6 \mathrm{~mm}$, package outline and Figure 85: UFBGA176+25 - ultra thin fine pitch ball grid array $10 \times 10 \times 0.6 \mathrm{~mm}$, package outline. <br> Removed Appendix A Application block diagrams. |
| 27-Oct-2014 | 10 | Updated $\mathrm{V}_{\mathrm{BAT}}$ voltage range in Figure 17: Power supply scheme. Added caution note in Section 6.1.6: Power supply scheme. Updated $\mathrm{V}_{\text {IN }}$ in Table 13: General operating conditions. Removed note 1 in Table 22: Typical and maximum current consumptions in Stop mode. <br> Updated Table 44: I/O current injection susceptibility, Section 6.3.16: I/O port characteristics and Section 6.3.17: NRST pin characteristics. Removed note 3 in Table 68: Temperature sensor characteristics. Added Figure 79: LQFP100 marking (package top view) and Figure 82: LQFP144 marking (package top view). |
| 23-Feb-2016 | 11 | Updated Section 1: Introduction. <br> Updated Table 31: HSI oscillator characteristics and its footnotes. <br> Updated Figure 34: PLL output clock waveforms in center spread mode, <br> Figure 35: PLL output clock waveforms in down spread mode, <br> Figure 52: Power supply and reference decoupling (VREF+ not connected to VDDA) and Figure 53: Power supply and reference decoupling (VREF+ connected to VDDA). <br> Updated Section 7: Package information and its subsections. |
| 07-Jul-2016 | 12 | Updated Features and Section 2: Description. <br> Updated figures 1, 2 and 3 in Section 2.1: Full compatibility throughout the family. <br> Updated Device marking and Figure 79 in Section 7.2: LQFP100 package information. <br> Updated Device marking and Figure 82 in Section 7.3: LQFP144 package information. <br> Updated Section 7.5: UFBGA176+25 package information with introduction of Device marking and Figure 87. <br> Updated Table 93: Ordering information scheme. |
| 16-Aug-2016 | 13 | Updated Figure 52: Power supply and reference decoupling (VREF+ not connected to VDDA). <br> Updated title of Section 8: Ordering information. |

## IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

$$
\text { © } 2016 \text { STMicroelectronics - All rights reserved }
$$

