Power MOSFET

-60 V, -12 A, P-Channel DPAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low-voltage, high-speed switching applications in power supplies, converters, and power motor controls. These devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer an additional safety margin against unexpected voltage transients.

Features

- Avalanche Energy Specified
- ullet IDSS and VDS(on) Specified at Elevated Temperature
- Designed for Low-Voltage, High-Speed Switching Applications and to Withstand High Energy in the Avalanche and Commutation Modes
- NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	-60	Vdc
Gate-to-Source Voltage - Continuous - Non-repetitive (t _p ≤ 10 ms)	$V_{GS} \ V_{GSM}$	± 20 ± 25	Vdc Vpk
Drain Current - Continuous @ $T_a = 25^{\circ}C$ - Single Pulse ($t_p \le 10 \text{ ms}$)	I _D I _{DM}	-12 -18	Adc Apk
Total Power Dissipation @ T _a = 25°C	P _D	55	W
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting $T_J = 25^{\circ}\text{C}$ ($V_{DD} = 25 \text{ Vdc}, V_{GS} = 10 \text{ Vdc}, \text{ Peak}$ $I_L = 12 \text{ Apk}, L = 3.0 \text{ mH}, R_G = 25 \Omega$)	E _{AS}	216	mJ
Thermal Resistance - Junction-to-Case - Junction-to-Ambient (Note 1) - Junction-to-Ambient (Note 2)	$egin{array}{c} R_{ hetaJC} \ R_{ hetaJA} \ R_{ hetaJA} \end{array}$	2.73 71.4 100	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8 in. from case for 10 seconds	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- When surface mounted to an FR4 board using 1 in pad size (Cu area = 1.127 in²).
- When surface mounted to an FR4 board using the minimum recommended pad size (Cu area = 0.412 in²).



ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
-60 V	155 mΩ @ –10 V, 6 A	–12 A











IPAK CASE 369D STYLE 2

MARKING DIAGRAMS & PIN ASSIGNMENTS





A = Assembly Location*
NT2955/NTP2955 = Device Code (DPAK)
NT2955 = Device Code (IPAK)
Y = Year
WW = Work Week

= Pb-Free Package

* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)


Cha	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (Note 3) (V _{GS} = 0 Vdc, I _D = -0.25 mA) (Positive Temperature Coefficient)			-60 -	- 67	_ _	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{GS} = 0 \text{ Vdc}, V_{DS} = -60 \text{ Vdc}, T_J = 25^{\circ}\text{C})$ $(V_{GS} = 0 \text{ Vdc}, V_{DS} = -60 \text{ Vdc}, T_J = 150^{\circ}\text{C})$		IDSS		_ _	-10 -100	μAdc
Gate-Body Leakage Current (V _{GS}	$_{S} = \pm 20 \text{ Vdc}, V_{DS} = 0 \text{ Vdc})$	I _{GSS}	_	-	-100	nAdc
ON CHARACTERISTICS (Note 3)		•				
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_{D} = -250 \mu Adc)$ (Negative Temperature Coefficients)	ent)	V _{GS(th)}	-2.0 -	-2.8 4.5	-4.0 -	Vdc mV/°C
Static Drain-Source On-State Re (V _{GS} = -10 Vdc, I _D = -6.0 Adc)	sistance	R _{DS(on)}	_	0.155	0.180	Ω
$\label{eq:Drain-to-Source On-Voltage} \begin{split} \text{(V}_{GS} &= -10 \text{ Vdc, I}_{D} = -12 \text{ Adc)} \\ \text{(V}_{GS} &= -10 \text{ Vdc, I}_{D} = -6.0 \text{ Adc,} \end{split}$	V _{DS(on)}		-1.86 -	-2.6 -2.0	Vdc	
Forward Transconductance (V _{DS}	= 10 Vdc, I _D = 6.0 Adc)	gFS		8.0	_	Mhos
DYNAMIC CHARACTERISTICS		•				
Input Capacitance		C _{iss}	_	500	750	pF
Output Capacitance	$(V_{DS} = -25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, F = 1.0 \text{ MHz})$	C _{oss}	_	150	250	
Reverse Transfer Capacitance	,	C _{rss}	-	50	100	
SWITCHING CHARACTERISTICS	(Notes 3 and 4)					
Turn-On Delay Time		t _{d(on)}	_	10	20	ns
Rise Time	$(V_{DD} = -30 \text{ Vdc}, I_D = -12 \text{ A},$	t _r	_	45	85	
Turn-Off Delay Time	$V_{GS} = -10 \text{ V}, R_G = 9.1 \Omega$	t _{d(off)}	-	26	40	
Fall Time		t _f	-	48	90	
Gate Charge		Q _T	_	15	30	nC
	$(V_{DS} = -48 \text{ Vdc}, V_{GS} = -10 \text{ Vdc}, I_{D} = -12 \text{ A})$	Q_{GS}	-	4.0	_	
	,	Q_{GD}	-	7.0	-	
DRAIN-SOURCE DIODE CHARA	CTERISTICS (Note 3)					
Diode Forward On–Voltage ($I_S = 12$ Adc, $V_{GS} = 0$ V) ($I_S = 12$ Adc, $V_{GS} = 0$ V, $T_J = 150$ °C)		V _{SD}	_ _	-1.6 -1.3	-2.5 -	Vdc
Reverse Recovery Time (I _S = 12 A, dI _S /dt = 100 A/ μ s ,V _{GS} = 0 V)		t _{rr}	-	50		ns
		t _a	_	40	_]
		t _b	-	10	-]
Reverse Recovery Stored Charge		Q _{RR}	_	0.10	_	μС

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Indicates Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.

4. Switching characteristics are independent of operating junction temperature.


TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)



24 T_J = - 55°C 22 $V_{DS} \ge -10 \text{ V}$. 125°C 20 18 16 14 12 10 0 | 3 8 9 10 -V_{GS}, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance versus Drain Current and Temperature

Figure 4. On-Resistance versus Drain Current and Gate Voltage







Figure 5. On-Resistance Variation with **Temperature**

Figure 6. Drain-To-Source Leakage **Current versus Voltage**



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (V)

Figure 7. Capacitance Variation

Voltage versus Total Charge 1000 15 $V_{DD} = -30 \text{ V}$ $V_{GS} = 0 V$ $I_D = -12 \text{ A}$ $T_J = 25^{\circ}C$ SOURCE CURRENT (AMPS) $V_{GS} = -10 \text{ V}$ $T_J = 25^{\circ}C$ t, TIME (ns)

<u>ڻ</u>

10 t_{d(on)} 1 10 100 R_G , GATE RESISTANCE (Ω)

tf _ t_r $\mathsf{t}_{\mathsf{d}(\mathsf{off})}$

Figure 9. Resistive Switching Time **Variation versus Gate Resistance**




Figure 8. Gate-To-Source and Drain-To-Source

Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Diode Reverse Recovery Waveform




Figure 13. Thermal Response

ORDERING INFORMATION

Device	Package	Shipping †
NTD2955G	DPAK (Pb-Free)	75 Units / Rail
NTD2955-1G	IPAK (Pb-Free)	75 Units / Rail
NTD2955T4G	DPAK (Pb-Free)	2500 / Tape & Reel
NVD2955T4G*	DPAK (Pb-Free)	2500 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.

PACKAGE DIMENSIONS

DPAK (SINGLE GAUGE)

CASE 369C **ISSUE E**



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 2. CONTROLLING DIMENSION: INCHES.

 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3 and Z.


 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.

 5. DIMENSIONS D AND E ARE DETERMINED AT THE
- 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
- 7. OPTIONAL MOLD FEATURE.

	INCHES		MILLIM	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090 BSC		2.29	BSC
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114 REF		2.90 REF	
L2	0.020 BSC		0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN


SOLDERING FOOTPRINT*




*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

IPAK CASE 369D **ISSUE C**





- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.

	INCHES		MILLIM	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.35	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.090	0.090 BSC		2.29 BSC	
Н	0.034	0.040	0.87	1.01	
L	0.018	0.023	0.46	0.58	
K	0.350	0.380	8.89	9.65	
R	0.180	0.215	4.45	5.45	
S	0.025	0.040	0.63	1.01	
٧	0.035	0.050	0.89	1.27	
Z	0.155		3.93		

STYLE 2:

- PIN 1. GATE
 - 2. DRAIN 3. SOURCE
 - DRAIN

ON Semiconductor and the 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative