

High-Accuracy, Hall-Effect-Based Current Sensor IC with Common-Mode Field Rejection in High-Isolation SOIC16 Package

FEATURES AND BENEFITS

- Differential Hall sensing rejects common-mode fields
- Patented integrated digital temperature compensation circuitry allows for near closed loop accuracy over temperature in an open loop sensor
- UL60950-1 (ed. 2) certified
 - □ Dielectric Strength Voltage = 4.8 kV_{RMS}
 - \square Basic Isolation Working Voltage = 1097 V_{RMS}
 - \Box Reinforced Isolation Working Voltage = 565 V_{RMS}
- Industry-leading noise performance with greatly improved bandwidth through proprietary amplifier and filter design techniques
- Filter pin allows user to filter output for improved resolution at lower bandwidth
- 0.85 mΩ primary conductor resistance for low power loss and high inrush current withstand capability
- Low-profile SOIC16 package suitable for spaceconstrained applications
- 3 to 3.6 V single supply operation
- Output voltage proportional to AC or DC current

Continued on the next page...





Package: 16-pin SOICW (suffix MA)



Not to scale


DESCRIPTION

The Allegro™ ACS725KMA current sensor IC is an economical and precise solution for AC or DC current sensing in industrial, commercial, and communication systems. The small package is ideal for space-constrained applications while also saving costs due to reduced board area. Typical applications include motor control, load detection and management, switched-mode power supplies, and overcurrent fault protection.

The device consists of a precise, low-offset, linear Hall sensor circuit with a copper conduction path located near the surface of the die. Applied current flowing through this copper conduction path generates a magnetic field which is sensed by the integrated Hall IC and converted into a proportional voltage. The current is sensed differentially in order to reject common-mode fields, improving accuracy in magnetically noisy environments. The inherent device accuracy is optimized through the close proximity of the magnetic field to the Hall transducer. A precise, proportional voltage is provided by the low-offset, chopperstabilized BiCMOS Hall IC, which includes Allegro's patented digital temperature compensation, resulting in extremely accurate performance over temperature. The output of the device has a positive slope when an increasing current flows through the primary copper conduction path (from pins 1 through 4, to pins 5 through 8), which is the path used for current sensing. The internal resistance of this conductive path is 0.85 m Ω typical, providing low power loss.

The terminals of the conductive path are electrically isolated from the sensor leads (pins 9 through 16). This allows the ACS725KMA current sensor IC to be used in high-side current sense applications without the use of high-side differential amplifiers or other costly isolation techniques.

Continued on the next page...



The ACS725KMA outputs an analog signal, V_{IOUT} , that changes proportionally with the bidirectional AC or DC primary sensed current, I_p , within the specified measurement range.

The FILTER pin can be used to decrease the bandwidth in order to optimize the noise performance.

Typical Application

High-Accuracy, Hall-Effect-Based Current Sensor IC with Common-Mode Field Rejection in High-Isolation SOIC16 Package

FEATURES AND BENEFITS (continued)

- Factory-trimmed sensitivity and quiescent output voltage for improved accuracy
- Chopper stabilization results in extremely stable quiescent output voltage
- Nearly zero magnetic hysteresis
- · Ratiometric output from supply voltage

DESCRIPTION (continued)

The ACS725KMA is provided in a low-profile surface-mount SOIC16 package. The leadframe is plated with 100% matte tin, which is compatible with standard lead (Pb) free printed circuit board assembly processes. Internally, the device is Pb-free. The device is fully calibrated prior to shipment from the factory.

SELECTION GUIDE

Part Number	I _{PR} (A)	Sens(Typ) at V _{CC} = 3.3 V (mV/A)	T _A (°C)	Packing [1]
ACS725KMATR-20AB-T	±20	66		
ACS725KMATR-30AB-T	±30	44	-40 to 125	Tape and Reel, 1000 pieces per reel
ACS725KMATR-30AU-T	30	88		

^[1] Contact Allegro for additional packing options.





High-Accuracy, Hall-Effect-Based Current Sensor IC with Common-Mode Field Rejection in High-Isolation SOIC16 Package

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Notes	Rating	Units
Supply Voltage	V _{CC}		6	V
Reverse Supply Voltage	V _{RCC}		-0.1	V
Output Voltage	V _{IOUT}		V _{CC} + 0.5	V
Reverse Output Voltage	V _{RIOUT}		-0.1	V
Operating Ambient Temperature	T _A	Range K	-40 to 125	°C
Junction Temperature	T _J (max)		165	°C
Storage Temperature	T _{stg}		-65 to 165	°C

ESD RATINGS

Characteristic	Symbol	Test Conditions	Value	Unit
Human Body Model	V_{HBM}	Per AEC-Q100	±2	kV
Charged Device Model	V_{CDM}	Per AEC-Q100	±1	kV

ISOLATION CHARACTERISTICS

Characteristic	Symbol	Notes	Rating	Unit
Dielectric Surge Strength Test Voltage	V _{SURGE}	Tested ±5 pulses at 2/minute in compliance to IEC 61000-4-5 1.2 μs (rise) / 50 μs (width).	10000	V
Dielectric Strength Test Voltage	V _{ISO}	Agency type-tested for 60 seconds per UL 60950-1 (edition 2). Production tested at 3000 V _{RMS} for 1 second, in accordance with UL 60950-1 (edition 2).	4800	V_{RMS}
Marking Valtage for Dania laglation		Maximum approved working voltage for basic (single) isolation	1550	V _{PK}
Working Voltage for Basic Isolation	V _{WVBI}	according to UL 60950-1 (edition 2).	1097	V _{RMS} or VDC
Marking Valtage for Deinforced legistion	V	Maximum approved working voltage for reinforced isolation	800	V _{PK}
Working Voltage for Reinforced Isolation	V _{WVRI}	according to UL 60950-1 (edition 2).	565	V _{RMS} or VDC
Clearance	D _{cl}	Minimum distance through air from IP leads to signal leads.	7.5	mm
Creepage	D _{cr}	Minimum distance along package body from IP leads to signal leads	8.2	mm
Distance Through Insulation	DTI	Minimum internal distance through insulation	90	μm
Comparative Tracking Index	CTI	Material Group II	400 to 599	V

THERMAL CHARACTERISTICS[1]


Characteristic Symbol		Test Conditions	Value	Unit
Junction-to-Ambient Thermal Resistance	$R_{\theta JA}$	Mounted on the Allegro ASEK724/5 MA evaluation board. Performance values include the power consumed by the PCB. [2]	23	°C/W
nction-to-Lead Thermal Resistance R _{θJL}		Mounted on the Allegro ASEK724/5 MA evaluation board. [2]	5	°C/W

^[1] Refer to the die temperature curves versus DC current plot (page 16). Additional thermal information is available on the Allegro website.


^[2] The Allegro evaluation board has 1500 mm² of 2 oz. copper on each side, connected to pins 1 through 4 and pins 5 through 8, with thermal vias connecting the layers. Performance values include the power consumed by the PCB. Further information about board design and thermal performance also can be found in the Applications Information section of this datasheet.



High-Accuracy, Hall-Effect-Based Current Sensor IC with Common-Mode Field Rejection in High-Isolation SOIC16 Package



Functional Block Diagram



Pinout Diagram

Terminal List Table

	Number	Name	Description
	1, 2, 3, 4	IP+	Terminals for current being sensed; fused internally
: [5, 6, 7, 8	IP-	Terminals for current being sensed; fused internally
	9, 16	NC	No internal connection; recommended to be left unconnected in order to maintain high creepage
ĺ	10	VCC	Device power supply terminal
	11, 14	NC	No internal connection; recommened to connect to GND for the best ESD performance
ĺ	12	VIOUT	Analog output signal
	13	FILTER	Terminal for external capacitor that sets bandwidth
	15	GND	Signal ground terminal



High-Accuracy, Hall-Effect-Based Current Sensor IC with Common-Mode Field Rejection in High-Isolation SOIC16 Package

COMMON ELECTRICAL CHARACTERISTICS [1]: Valid through the full range of $T_A = -40$ °C to 125°C and $V_{CC} = 3.3$ V, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Supply Voltage	V _{CC}		3	3.3	3.6	V
Supply Current	I _{cc}	V _{CC} within V _{CC} (min) and V _{CC} (max)	_	10	14	mA
Output Capacitance Load	C _L	VIOUT to GND	_	_	10	nF
Output Resistive Load	R _L	VIOUT to GND	4.7	_	-	kΩ
Primary Conductor Resistance	R _{IP}	T _A = 25°C	_	0.85	_	mΩ
Internal Filter Resistance [2]	R _{F(INT)}		_	1.7	_	kΩ
Common Mode Field Rejection Ratio	CMFRR	Uniform external magnetic field	_	40	_	dB
Primary Hall Coupling Factor	G1	T _A = 25°C	_	4.5	_	G/A
Secondary Hall Coupling Factor	G2	T _A = 25°C	_	0.5	_	G/A
Hall Plate Sensitivity Matching	Sens _{MATCH}	T _A = 25°C	_	±1	-	%
Hysteresis	I _{HYS}	Difference in offset after a ±40 A pulse	_	150	-	mA
Rise Time	t _r	$I_P = I_P(max), T_A = 25^{\circ}C, C_L = 1 \text{ nF}$	_	3	_	μs
Propagation Delay	t _{pd}	$I_P = I_P(max), T_A = 25^{\circ}C, C_L = 1 \text{ nF}$	_	2	_	μs
Response Time	t _{RESPONSE}	$I_P = I_P(max), T_A = 25^{\circ}C, C_L = 1 \text{ nF}$	_	4	_	μs
Internal Bandwidth	BW	Small signal –3 dB, C _L = 1 nF	_	120	_	kHz
Noise Density	I _{ND}	Input-referenced noise density; T _A = 25°C, C _L = 1 nF	-	618	_	μA _{RMS} / √Hz
Noise	I _N	Input-referenced noise; C _F = 4.7 nF, C _L = 1 nF, BW = 18 kHz, T _A = 25°C	_	91	_	mA _{RMS}
Nonlinearity	E _{LIN}	Through full range of I _P	-	±1		%
Sensitivity Ratiometry Coefficient	SENS_RAT_ COEF	V _{CC} = 3.0 to 3.6 V, T _A = 25°C	_	1.3	_	-
Zero-Current Output Ratiometry Coefficient	QVO_RAT_ COEF	V _{CC} = 3.0 to 3.6 V, T _A = 25°C	_	1	_	-
Cationation Valtages [3]	V _{OH}	R _L = 4.7 kΩ, T _A = 25°C	V _{CC} - 0.3	_	-	V
Saturation Voltage [3]	V _{OL}	R _L = 4.7 kΩ, T _A = 25°C	_	-	0.3	V
Power-On Time	t _{PO}	Output reaches 90% of steady-state level, $T_A = 25^{\circ}C$, $I_P = I_{PR}(max)$ applied	_	80	_	μs
Shorted Output to Ground Current	I _{SC(GND)}	T _A = 25°C	_	3.3	-	mA
Shorted Output to V _{CC} Current	I _{SC(VCC)}	T _A = 25°C	_	45	-	mA

^[1] Device may be operated at higher primary current levels, I_P, ambient temperatures, T_A, and internal leadframe temperatures, provided the Maximum Junction Temperature, T_J(max), is not exceeded.



 $^{^{\}rm [2]}\,R_{\rm F(INT)}$ forms an RC circuit via the FILTER pin.

^[3] The sensor IC will continue to respond to current beyond the range of I_P until the high or low saturation voltage; however, the nonlinearity in this region will be worse than through the rest of the measurement range.

High-Accuracy, Hall-Effect-Based Current Sensor IC with Common-Mode Field Rejection in High-Isolation SOIC16 Package

xKMATR-20AB PERFORMANCE CHARACTERISTICS: T_A Range K, valid at T_A = -40°C to 125°C, V_{CC} = 3.3 V, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ. ^[1]	Max.	Units		
NOMINAL PERFORMANCE								
Current Sensing Range	I _{PR}		-20	- 1	20	А		
Sensitivity	Sens	$I_{PR(min)} < I_{P} < I_{PR(max)}$	_	66	_	mV/A		
Zero Current Output Voltage	V _{IOUT(Q)}	Bidirectional; I _P = 0 A	_	V _{CC} × 0.5	-	V		
ACCURACY PERFORMANC	ACCURACY PERFORMANCE							
T. 1.0 1 1.5 [2]	E _{TOT}	$I_{P} = I_{PR(max)}, T_{A} = 25^{\circ}C \text{ to } 125^{\circ}C$	-2.5	±1	2.5	%		
Total Output Error [2]		$I_P = I_{PR(max)}, T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	_	±3	_	%		
TOTAL OUTPUT ERROR CO	MPONENT	S [3]: $E_{TOT} = E_{SENS} + 100 \times V_{OE}/(Sens \times I_P)$						
Sanaitivity Error	E _{SENS}	T_A = 25°C to 125°C, measured at I_P = $I_{PR(max)}$	-2	±1	2	%		
Sensitivity Error		$T_A = -40$ °C to 25°C, measured at $I_P = I_{PR(max)}$	_	±2.5	-	%		
Offeet Veltage	\/	I _P = 0 A, T _A = 25°C to 125°C	-15	±6	15	mV		
Offset Voltage	V _{OE}	I _P = 0 A, T _A = -40°C to 25°C	_	±17	-	mV		
LIFETIME DRIFT CHARACTERISTICS								
Sensitivity Error Lifetime Drift	E _{sens_drift}		_	±1	_	%		
Total Output Error Lifetime Drift	E _{tot_drift}		_	±1	_	%		

 $[\]ensuremath{^{[1]}}$ Typical values with +/- are 3 sigma values.



^[2] Percentage of I_P , with $I_P = I_{PR}(max)$.

^[3] A single part will not have both the maximum/minimum sensitivity error and maximum/minimum offset voltage, as that would violate the maximum/minimum total output error specification. Also, 3 sigma distribution values are combined by taking the square root of the sum of the squares. See Application Information section.

High-Accuracy, Hall-Effect-Based Current Sensor IC with Common-Mode Field Rejection in High-Isolation SOIC16 Package

xKMATR-30AB PERFORMANCE CHARACTERISTICS: T_A Range K, valid at $T_A = -40$ °C to 125°C, $V_{CC} = 3.3$ V, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ. ^[1]	Max.	Units		
NOMINAL PERFORMANCE								
Current Sensing Range	I _{PR}		-30	- 1	30	Α		
Sensitivity	Sens	$I_{PR(min)} < I_{P} < I_{PR(max)}$	_	44	_	mV/A		
Zero Current Output Voltage	V _{IOUT(Q)}	Bidirectional; I _P = 0 A	_	V _{CC} × 0.5	-	V		
ACCURACY PERFORMANC	ACCURACY PERFORMANCE							
T. 1.0 1 1.5 [2]	E _{TOT}	$I_P = I_{PR(max)}$, $T_A = 25$ °C to 125°C	-2.5	±1	2.5	%		
Total Output Error [2]		$I_P = I_{PR(max)}$, $T_A = -40$ °C to 25°C	_	±2.5	_	%		
TOTAL OUTPUT ERROR CO	MPONENT	$S [3]: E_{TOT} = E_{SENS} + 100 \times V_{OE}/(Sens \times I_P)$						
Sanaitivity Error	E _{SENS}	T_A = 25°C to 125°C, measured at I_P = $I_{PR(max)}$	-2	±1	2	%		
Sensitivity Error		$T_A = -40$ °C to 25°C, measured at $I_P = I_{PR(max)}$	_	±2.4	_	%		
Offeet Voltage	V _{OE}	I _P = 0 A, T _A = 25°C to 125°C	-15	±5	15	mV		
Offset Voltage		I _P = 0 A, T _A = -40°C to 25°C	_	±11	-	mV		
LIFETIME DRIFT CHARACTERISTICS								
Sensitivity Error Lifetime Drift	E _{sens_drift}		_	±1	_	%		
Total Output Error Lifetime Drift	E _{tot_drift}		_	±1	_	%		

^[1] Typical values with +/- are 3 sigma values.



^[2] Percentage of I_P , with $I_P = I_{PR}(max)$.

^[3] A single part will not have both the maximum/minimum sensitivity error and maximum/minimum offset voltage, as that would violate the maximum/minimum total output error specification. Also, 3 sigma distribution values are combined by taking the square root of the sum of the squares. See Application Information section.

High-Accuracy, Hall-Effect-Based Current Sensor IC with Common-Mode Field Rejection in High-Isolation SOIC16 Package

xKMATR-30AU PERFORMANCE CHARACTERISTICS: T_A Range K, valid at $T_A = -40$ °C to 125°C, $V_{CC} = 3.3$ V, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ. ^[1]	Max.	Units	
NOMINAL PERFORMANCE							
Current Sensing Range	I _{PR}		0	_	30	Α	
Sensitivity	Sens	$I_{PR(min)} < I_{P} < I_{PR(max)}$	-	88	_	mV/A	
Zero Current Output Voltage	V _{IOUT(Q)}	Unidirectional; I _P = 0 A	_	V _{CC} × 0.1	_	V	
ACCURACY PERFORMANCE							
T. 1.0 T. [2]	E _{TOT}	$I_{P} = I_{PR(max)}, T_{A} = 25^{\circ}C \text{ to } 125^{\circ}C$	-2.5	±1.25	2.5	%	
Total Output Error ^[2]		$I_{P} = I_{PR(max)}, T_{A} = -40^{\circ}C \text{ to } 25^{\circ}C$	_	±2.5	_	%	
TOTAL OUTPUT ERROR CO	MPONENTS	$S [3]: E_{TOT} = E_{SENS} + 100 \times V_{OE}/(Sens \times I_P)$					
Sanaitivity Error	E _{SENS}	$T_A = 25$ °C to 125°C, measured at $I_P = I_{PR(max)}$	-2	±1.2	2	%	
Sensitivity Error		$T_A = -40$ °C to 25°C, measured at $I_P = I_{PR(max)}$	_	±2.5	_	%	
Offeet Voltage	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	I _P = 0 A, T _A = 25°C to 125°C	-15	±10	15	mV	
Offset Voltage	V _{OE}	$I_P = 0 \text{ A}, T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$	_	±18	_	mV	
LIFETIME DRIFT CHARACTERISTICS							
Sensitivity Error Lifetime Drift	E _{sens_drift}		_	±1	_	%	
Total Output Error Lifetime Drift	E _{tot_drift}		_	±1	_	%	

^[1] Typical values with +/- are 3 sigma values.




^[2] Percentage of I_P , with $I_P = I_{PR}(max)$.

^[3] A single part will not have both the maximum/minimum sensitivity error and maximum/minimum offset voltage, as that would violate the maximum/minimum total output error specification. Also, 3 sigma distribution values are combined by taking the square root of the sum of the squares. See Application Information section.

CHARACTERISTIC PERFORMANCE

xKMATR-20AB







Average


+3 Sigma


-3 Sigma


CHARACTERISTIC PERFORMANCE XKMATR-30AB















- -3 Sigma


CHARACTERISTIC PERFORMANCE


xKMATR-30AU





CHARACTERISTIC PERFORMANCE ACS724 TYPICAL FREQUENCY RESPONSE







DEFINITIONS OF ACCURACY CHARACTERISTICS

Sensitivity (Sens)

The change in sensor IC output in response to a 1 A change through the primary conductor. The sensitivity is the product of the magnetic coupling factor (G/A) (1 G=0.1 mT) and the linear IC amplifier gain (mV/G). The linear IC amplifier gain is programmed at the factory to optimize the sensitivity (mV/A) for the full-scale current of the device.

Nonlinearity (E_{LIN})

The nonlinearity is a measure of how linear the output of the sensor IC is over the full current measurement range. The nonlinearity is calculated as:

$$E_{LIN} = \left\{1 - \left[\frac{V_{\text{IOUT}}(I_{\text{PR}}(\text{max})) - V_{\text{IOUT}(Q)}}{2 \times V_{\text{IOUT}}(I_{\text{PR}}(\text{max})/2) - V_{\text{IOUT}(Q)}}\right]\right\} \times 100 \text{ (\%)}$$

where $V_{IOUT}(I_{PR(max)})$ is the output of the sensor IC with the maximum measurement current flowing through it and $V_{IOUT}(I_{PR(max)}/2)$ is the output of the sensor IC with half of the maximum measurement current flowing through it.

Zero Current Output Voltage (V_{IOUT(Q)})

The output of the sensor when the primary current is zero. For a unipolar supply voltage, it nominally remains at $0.5 \times V_{CC}$ for a bidirectional device and $0.1 \times V_{CC}$ for a unidirectional device. For example, in the case of a bidirectional output device, $V_{CC} = 3.3 \text{ V}$ translates into $V_{IOUT(Q)} = 1.65 \text{ V}$. Variation in $V_{IOUT(Q)}$ can be attributed to the resolution of the Allegro linear IC quiescent voltage trim and thermal drift.

Offset Voltage (V_{OE})

The deviation of the device output from its ideal quiescent value of $0.5 \times V_{CC}$ (bidirectional) or $0.1 \times V_{CC}$ (unidirectional) due to nonmagnetic causes. To convert this voltage to amperes, divide by the device sensitivity, Sens.

Total Output Error (ETOT)

The difference between the current measurement from the sensor IC and the actual current (I_p) , relative to the actual current. This is equivalent to the difference between the ideal output voltage and the actual output voltage, divided by the ideal sensitivity, relative to the current flowing through the primary conduction path:

$$E_{\text{TOT}}(I_{\text{P}}) = \frac{V_{\text{IOUT_ideal}}(I_{\text{P}}) - V_{\text{IOUT}}(I_{\text{P}})}{\text{Sens}_{\text{ideal}}(I_{\text{P}}) \times I_{\text{P}}} \times 100 \text{ (\%)}$$

The Total Output Error incorporates all sources of error and is a function of I_P . At relatively high currents, E_{TOT} will be mostly due to

sensitivity error, and at relatively low currents, E_{TOT} will be mostly due to Offset Voltage (V_{OE}). In fact, at $I_P = 0$, E_{TOT} approaches infinity due to the offset. This is illustrated in Figure 1 and Figure 2. Figure 1 shows a distribution of output voltages versus I_P at 25°C and across temperature. Figure 2 shows the corresponding E_{TOT} versus I_P .




Figure 1: Output Voltage versus Sensed Current




Figure 2: Total Output Error versus Sensed Current



APPLICATION INFORMATION

Estimating Total Error versus Sensed Current

The Performance Characteristics tables give distribution (± 3 sigma) values for Total Error at $I_{PR(max)}$; however, one often wants to know what error to expect at a particular current. This can be estimated by using the distribution data for the components of Total Error, Sensitivity Error, and Offset Voltage. The ± 3 sigma value for Total Error (E_{TOT}) as a function of the sensed current (I_P) is estimated as:

$$E_{TOT}(I_p) = \sqrt{E_{SENS}^2 + \left(\frac{100 \times V_{OE}}{Sens \times I_p}\right)^2}$$

Here, E_{SENS} and V_{OE} are the ± 3 sigma values for those error terms. If there is an average sensitivity error or average offset voltage, then the average Total Error is estimated as:

$$E_{\text{TOT}_{AVG}}(I_p) = E_{\text{SENS}_{AVG}} + \frac{100 \times V_{OE_{AVG}}}{Sens \times I_p}$$

The resulting total error will be a sum of E_{TOT} and E_{TOT_AVG} . Using these equations and the 3 sigma distributions for Sensitivity Error and Offset Voltage, the Total Error versus sensed current (I_P) is shown here for the ACS725KMATR-20AB. As expected, as one goes towards zero current, the error in percent goes towards infinity due to division by zero (refer to Figure 3).




Figure 3: Predicted Total Error as a Function of Sensed Current for the ACS725KMATR-20AB



DEFINITIONS OF DYNAMIC RESPONSE CHARACTERISTICS

Power-On Time (t_{PO})

When the supply is ramped to its operating voltage, the device requires a finite time to power its internal components before responding to an input magnetic field.

Power-On Time (t_{PO}) is defined as the time it takes for the output voltage to settle within $\pm 10\%$ of its steady-state value under an applied magnetic field, after the power supply has reached its minimum specified operating voltage ($V_{CC}(min)$) as shown in the chart at right (refer to Figure 4).

Rise Time (t_r)

The time interval between: a) when the sensor IC reaches 10% of its full-scale value; and b) when it reaches 90% of its full-scale value (refer to Figure 5). The rise time to a step response is used to derive the bandwidth of the current sensor IC, in which $f(-3~{\rm dB}) = 0.35/{\rm t_r}$. Both ${\rm t_r}$ and ${\rm t_{RESPONSE}}$ are detrimentally affected by eddy current losses observed in the conductive IC ground plane.

Propagation Delay (tpd)

The propagation delay is measured as the time interval between: a) when the primary current signal reaches 20% of its final value, and b) when the device reaches 20% of its output corresponding to the applied current (refer to Figure 5).

Response Time (t_{RESPONSE})

The time interval between: a) when the primary current signal reaches 90% of its final value, and b) when the device reaches 90% of its output corresponding to the applied current (refer to Figure 6).




Figure 4: Power-On Time




Figure 5: Rise Time and Propagation Delay




Figure 6: Response Time



APPLICATION INFORMATION

Thermal Rise vs. Primary Current

Self-heating due to the flow of current should be considered during the design of any current sensing system. The sensor, printed circuit board (PCB), and contacts to the PCB will generate heat as current moves through the system.

The thermal response is highly dependent on PCB layout, copper thickness, cooling techniques, and the profile of the injected current. The current profile includes peak current, current "on-time", and duty cycle. While the data presented in this section was collected with direct current (DC), these numbers may be used to approximate thermal response for both AC signals and current pulses.

The plot in Figure 7 shows the measured rise in steady-state die temperature of the ACS725KMA versus DC input current at an ambient temperature, T_A , of 25 °C. The thermal offset curves may be directly applied to other values of T_Δ .




Figure 7: Self-heating in the MA package due to current flow


The thermal capacity of the ACS725KMA should be verified by the end user in the application's specific conditions. The maximum junction temperature, $T_{J(MAX)}$, should not be exceeded. Further information on this application testing is available in the "DC and Transient Current Capability" application note [1] on the Allegro website.

[1] http://www.allegromicro.com/en/Design-Center/Technical-Documents/ Hall-Effect-Sensor-IC-Publications/DC-and-Transient-Current-Capability-Fuse-Characteristics.aspx

 $^{[2]}$ https://www.allegromicro.com/en/products/sense/current-sensor-ics/zero-to-fifty-amp-integrated-conductor-sensor-ics/acs725ma

ASEK724/5 MA Evaluation Board Layout

Thermal data shown in Figure 7 was collected using the ASEK724/5 MA Evaluation Board (TED-85-0815-002). This board includes 1500 mm² of 2 oz. (0.0694 mm) copper connected to pins 1 through 4, and to pins 5 through 8, with thermal vias connecting the layers. Top and bottom layers of the PCB are shown below in Figure 8.






Figure 8: Top and bottom layers for ASEK724/5 MA evaluation board

Gerber files for the ASEK724/5 MA evaluation board are available for download from the Allegro website. See the technical documents section of the ACS725xMA device webpage [2].






Figure 9: High-Isolation PCB Layout



PACKAGE OUTLINE DRAWING

For Reference Only — Not for Tooling Use (Reference Allegro DWG-0000388, Rev. 1 and JEDEC MS-013AA) NOT TO SCALE Dimensions in millimeters Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown 10.21 ±0.10 0.32 7.50 ±0.10 10.31 ±0.20 0.76 ±0.25 R0 76 +0 13 \wedge 1.40 REF 0.78 Branded Face 0.25 BSC -SEATING PLANE GAUGE PLANE 2.54 ±0.10 0.10 0.30 0.41 ±0.05 -XXXXXXX ${\mathcal A}$ Date Code Lot Number 0 0 0 0 0 0 0 0 Standard Branding Reference View Line 1, 2, 3 = 10 Characters 9.50 Line 1: Part Number Line 2: Logo A, 4 digit Date Code Line 3: Assembly Lot Number A Terminal #1 mark area B Branding scale and appearance at supplier discretion Reference land pattern layout (reference IPC7351 SOIC127P600X175-8M); all pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances A PCB Layout Reference View D Hall elements (D1, D2); not to scale

Figure 10: Package MA, 16-Pin SOICW



High-Accuracy, Hall-Effect-Based Current Sensor IC with Common-Mode Field Rejection in High-Isolation SOIC16 Package

Revision History

Number	Date	Description
_	December 11, 2015	Initial release
1	March 18, 2016	Added ACS725KMATR-30AB-T variant, UL/TUV certification; removed solder balls reference in Description
2	June 15, 2017	Corrected Package Outline Drawing branding information; corrected packing information
3	November 27, 2017	Added Sensitivity Ratiometry Coefficient and Zero-Current Output Ratiometry Coefficient to Electrical Characteristics table (page 5).
4	January 12, 2018	Added Dielectric Surge Strength Test Voltage to Isolation Characteristics table (page 3).
5	January 22, 2018	Added Common Mode Field Rejection Ratio characteristic (page 5).
6	June 22, 2018	Added Typical Frequency Response plots (page 12).
7	September 25, 2018	Updated Noise and Noise Density values (page 5).
8	December 18, 2018	Updated certificate numbers
9	June 3, 2019	Updated TUV certificate mark
10	July 25, 2019	Updated Isolation Characteristics and Thermal Characteristics tables (page 3); added ESD Ratings table (page 3) and Application Information section (page 16).
11	September 9, 2019	Added Hall plate dimensions (page 18).
12	February 5, 2021	Updated Functional Block Diagram (page 4)
13	June 8, 2022	Updated package drawing (page 18)

Copyright 2022, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com

