# SID11x1K **SCALE-iDriver** Family



Up to 8 A Single Channel IGBT/MOSFET Gate Driver Providing Reinforced Galvanic Isolation up to 650 V Blocking Voltage

## **Product Highlights**

## **Highly Integrated, Compact Footprint**

- Split outputs providing up to 8 A peak drive current
- Integrated FluxLink™ technology
- Rail-to-rail stabilized output voltage
- Unipolar supply voltage for secondary-side
- Suitable for 600 V / 650 V / 1200 V IGBT and MOSFET switches
- Providing basic isolation up to 1200 V blocking voltage
- Up to 75 kHz switching frequency
- · Low propagation delay time 260 ns
- Propagation delay jitter ±5 ns
- -40 °C to 125 °C operating ambient temperature
- · High common-mode transient immunity
- eSOP package with 9.5 mm creepage and clearance

## **Advanced Protection / Safety Features**

- Undervoltage lock-out (UVLO) protection for primary and secondary-side and fault feedback
- Short-circuit protection using  $V_{\text{CESAT}}$  monitoring and fault feedback • Advanced Soft Shut Down (ASSD)

## **Full Safety and Regulatory Compliance**

- 100% production partial discharge test
- 100% production HIPOT compliance testing at 6 kV RMS 1 s
- Reinforced insulation meets VDE 0884-10

### **Green Package**

· Halogen free and RoHS compliant

## **Applications**

- · Delivery vehicles
- General purpose drives
- General industrial equipment

## **Description**

The SID11x1K is a single channel IGBT and MOSFET driver in an eSOP package. Reinforced galvanic isolation is provided by Power Integrations' innovative solid insulator FluxLink technology. 8 A peak output drive current enables the product to drive devices up to 600 A (typical) without requiring any additional active components. For gate drive requirements that exceed the stand-alone capability of the SID11x1K's, an external amplifier (booster) may be added. Stable positive and negative voltages for gate control are provided by one unipolar isolated voltage source.

Additional features such as short-circuit protection (DESAT) with Advanced Soft Shut Down (ASSD), undervoltage lock-out (UVLO) for primary-side and secondary-side and rail-to-rail output with temperature and process compensated output impedance guarantee safe operation even in harsh conditions.

Controller (PWM and fault) signals are compatible with 5 V CMOS logic, which may also be adjusted to 15 V levels by using external resistor divider.

Product Portfolio					
Product <sup>1</sup>	Peak Output Drive Current				
SID1151K	5.0 A				
SID1181K	8.0 A				

Table 1. SCALE-iDriver Portfolio.

1. Package: eSOP-R16B.



Figure 2. eSOP-R16B Package.




Figure 1. Typical Application Schematic.




Figure 3. Functional Block Diagram.

## **Pin Functional Description**

## VCC Pin (Pin 1):

This pin is the primary-side supply voltage connection.

## GND Pin (Pin 3-6):

This pin is the connection for the primary-side ground potential. All primary-side voltages refer to the pin.

#### IN Pin (Pin 7):

This pin is the input for the logic command signal.

## **SO Pin (Pin 8):**

This pin is the output for the logic fault signal (open drain).

#### NC Pin (Pin 9):

This pin must be un-connected. Minimum PCB pad size for soldering is required.

## VEE Pin (Pin 10):

Common (IGBT emitter/MOSFET source) output supply voltage.

## VCE Pin (Pin 11):

This pin is the desaturation monitoring voltage input connection.

## VGXX Pin (Pin 12):

This pin is the bootstrap and charge pump supply voltage source.

### GH Pin (Pin 13):

Rev. B 05/18

This pin is the driver output – sourcing current (turn-on) connection.

## VISO Pin (Pin 14):

This pin is the input for the secondary-side positive supply voltage.

#### COM Pin (Pin 15):

This pin provides the secondary-side reference potential.

## GL Pin (Pin 16):

This pin is the driver output – sinking current (turn-off).




Figure 4. Pin Configuration.

## **SCALE-iDriver Functional Description**

The single channel SCALE-iDriver<sup>TM</sup> family is designed to drive IGBTs and MOSFETs or other semiconductor power switches with a blocking voltage of up to 1200 V and provide reinforced isolation between micro-controller and the power semiconductor switch. The logic input (PWM) command signals applied via the IN pin and the primary supply voltage supplied via the VCC pin are both referenced to the GND pin. The working status of the power semiconductor switch and SCALE-iDriver is monitored via the SO pin.

PMW command signals are transferred from the primary (IN) to secondary-side via FluxLink isolation technology. The GH pin supplies a positive gate voltage and charges the semiconductor gate during the turn-on process. The GL pin supplies the negative voltage and discharges the gate during the turn-off process.

Short-circuit protection is implemented using a desaturation detection technique monitored via the VCE pin. When the SCALE-iDriver detects a short-circuit, the semiconductor turn-off process is activated using an Advanced Soft Shut Down (ASSD) technique.

#### **Power Supplies**

The SID11xIK requires two power supplies. One is the primary-side ( $V_{\text{VCC}}$ ) which powers the primary-side logic and communication with the secondary (insulated) side. Another supply voltage is required for the secondary-side,  $V_{\text{TOT}}$  is applied between the VISO pin and the COM pin.  $V_{\text{TOT}}$  needs to be insulated from the primary-side and must provide at least the same insulation capabilities as the SCALE-iDriver.  $V_{\text{TOT}}$  must have a low capacitive coupling to the primary or any other secondary-side. The positive gate-emitter voltage  $V_{\text{VISO}}$  is provided by VISO which is internally generated and stabilized to 15 V (typically) with respect to VEE. The negative gate-emitter voltage  $V_{\text{VEE}}$  is provided by VEE with respect to COM. Due to the limited current sourcing capabilities of the VEE pin, any additional load needs to be applied between the VISO and COM pins. No additional load between VISO and VEE pins or between VEE and COM pins is allowed.

## Input and Fault Logic (Primary-Side)

The input (IN) and output (SO) logic is designed to work directly with micro-controllers using 5 V CMOS logic. If the physical distance between the controller and the SCALE-iDriver is large or if a different logic level is required the resistive divider in Figure 5, or Schmitt-trigger ICs (Figures 13 and 14) can be used. Both solutions adjust the logic level as necessary and will also improve the driver's noise immunity.

Gate driver commands are transferred from the IN pin to the GH and GL pins with a propagation delay  $t_{_{P(LH)}}$  and  $t_{_{P(HL)}}\!.$ 

During normal operation, when there is no fault detected, the SO pin stays at high impedance (open). Any fault is reported by connecting the SO pin to GND. The SO pin stays low as long as the  $V_{_{\!VCC}}$  voltage (primary-side) stays below  $\mathsf{UVLO}_{_{\!VCC'}}$  where the propagation delay is negligible. If desaturation is detected (there is a short-circuit), or the supply voltages  $\mathsf{V}_{_{\!VISO'}}$   $\mathsf{V}_{_{\!VEE'}}$  (secondary-side) drop below  $\mathsf{UVLO}_{_{\!VISO'}}$   $\mathsf{UVLO}_{_{\!VEE'}}$  the SO status changes with a delay time  $\mathsf{t}_{_{\!{\!FAULT}}}$  and keeps status low for a time defined as  $\mathsf{t}_{_{\!{\!SO}}}$ . In case of a fault condition the driver applies the off-state (the GL pin is connected to COM). During the  $\mathsf{t}_{_{\!{\!SO}}}$  period, command signal transitions from the IN pin are ignored. A new turn-on command transition is required before the driver will enter the on-state.

The SO pin current is defined as  $I_{\text{SO}}\text{;}$  voltage during low status is defined as  $V_{\text{SO(FAULT)}}\text{.}$ 

## Output (Secondary-Side)

The gate of the power semiconductor switch to be driven can be connected to the SCALE-iDriver output via pins GH and GL, using two different resistor values. Turn-on gate resistor  $R_{\text{GON}}$  needs to be




Figure 5. Increased Threshold Voltages  $V_{IN+LT}$  and  $V_{IN+HT}$ . For  $R_1=3.3~{\rm k}\Omega$  and  $R_2=1~{\rm k}\Omega$  the IN Logic Level is 15 V.

connected to the GH pin and turn-off gate resistor  $R_{\text{GOFF}}$  to the GL pin. If both gate resistors have the same value, the GL and GH pins can be connected together. Note: The SCALE-iDriver data sheet defines the  $R_{\text{GH}}$  and  $R_{\text{GL}}$  values as total resistances connected to the respective pins GH and GL. Note that most power semiconductor data sheets specify an internal gate resistor  $R_{\text{GINT}}$  which is already integrated into the power semiconductor switch. In Addition to  $R_{\text{GINT}}$  external resistor devices  $R_{\text{GON}}$  and  $R_{\text{GOFF}}$  are specified to setup the gate current levels to the application requirements. Consequently,  $R_{\text{GH}}$  is the sum of  $R_{\text{GON}}$  and  $R_{\text{GINT}}$ , as shown in Figures 9 and 10. Careful consideration should be given to the power dissipation and peak current associated with the external gate resistors.

The GH pin output current source ( $I_{\rm GH}$ ) of SID1181K is capable of handling up to 7.3 A during turn-on, and the GL pin output current source ( $I_{\rm GL}$ ) is able to sink up to 8.0 A during turn-off. The SCALE-iDriver's internal resistances are described as  $R_{\rm GHI}$  and  $R_{\rm GLI}$  respectively. If the gate resistors for SCALE-iDriver family attempt to draw a higher peak current, the peak current will be internally limited to a safe value, see Figures 6 and 7. Figure 8 shows the peak current




Figure 6. Turn-On Peak Output Current (Source) vs. Ambient Temperature. Conditions:  $V_{CC}=5~V,~V_{TOT}=25~V,~f_{_S}=20~kHz,~Duty~Cycle=50\%.$ 




Figure 7. Turn-Off Peak Output Current (Sink) vs. Ambient Temperature. Conditions:  $V_{VCC} = 5 \text{ V, } V_{TOT} = 25 \text{ V, } f_s = 20 \text{ kHz, Duty Cycle} = 50\%$ 

that can be achieved for a given supply voltage for same gate resistor values, load capacitance and layout design.


#### **Short-Circuit Protection**

During the off-state, the VCE pin is internally connected to the COM pin and  $C_{\text{RES}}$  is discharged (red curve in Figure 11 represents the potential of the VCE pin). When the power semiconductor switch receives a turn-on command, the collector-emitter voltage ( $V_{\text{CE}}$ ) decreases from the off-state level same as the DC-link voltage to a normally much lower on-state level (see blue curve in Figure 11) and  $C_{\text{RES}}$  begins to be charged up to the  $V_{\text{CE}}$  saturation level ( $V_{\text{CE} \, \text{SAT}}$ ).  $C_{\text{RES}}$  charging time depends on the resistance of  $R_{\text{VCEX}}$  (Figure 9), DC-link voltage and  $C_{\text{RES}}$  and  $R_{\text{VCE}}$  value. The  $V_{\text{CE}}$  voltage during on-state is continuously observed and compared with a reference voltage,  $V_{\text{DES}}$ . The  $V_{\text{DES}}$  level is optimized for IGBT applications. As soon as  $V_{\text{CE}} > V_{\text{DES}}$  (red circle in Figure 11), the driver turns off the power semiconductor switch with a controlled collector current slope, limiting the  $V_{\text{CE}}$  overvoltage excursions to below the maximum collector-emitter voltage ( $V_{\text{CES}}$ ). Turn-on commands during this time and during  $t_{\text{SO}}$  are ignored, and the SO pin is connected to GND.

The response time  $t_{RES}$  is the  $C_{RES}$  charging time and describes the delay between  $V_{CE}$  asserting and the voltage on the VCE pin rising (see Figure 11). Response time should be long enough to avoid false tripping during semiconductor turn-on and is adjustable via  $R_{RES}$  and  $C_{RES}$  (Figure 10) or  $R_{VCE}$  and  $C_{RES}$  (Figure 9) values. It should not be longer than the period allowed by the semiconductor manufacturer.

#### Safe Power-Up and Power-Down

During driver power-up and power-down, several unintended input / output states may occur. In order to avoid these effects, it is recommended that the IN pin is kept at logic low during power-up



## Secondary-Side Total Supply Voltage – $V_{TOT}(V)$

Figure 8. Turn-On and Turn-Off Peak Output Current vs. Secondary-Side Total Supply Voltage ( $V_{TOT}$ ). Conditions:  $V_{VCC}=5$  V,  $T_J=25$  °C,  $R_{GH}=4$   $\Omega$ ,  $R_{GL}=3.4$   $\Omega$ ,  $C_{LOAD}=100$  nF,  $f_S=1$  kHz, Duty Cycle = 50%.





Figure 9. Short-Circuit Protection using a Resistor Chain  $R_{VCEX}$ .

and power-down. Any supply voltage related to VCC, VISO, VEE and VGXX pins should be stabilized using ceramic capacitors  $C_{\rm Ir}$   $C_{\rm SIXr}$ ,  $C_{\rm S2Xr}$  respectively as shown in Figures 13 and 14. After supply voltages reach their nominal values, the driver will begin to function after a time delay  $t_{\rm START}$ 

### **Short-Pulse Operation**

If command signals applied to the IN pin are shorter than the minimum specified by  $t_{\mbox{\tiny GE(MIN)}}$ , the SCALE-iDriver output signals, GH and GL pins, will be extended to value  $t_{\mbox{\tiny GE(MIN)}}$ . The duration of pulses longer than  $t_{\mbox{\tiny GE(MIN)}}$  will not be changed.








Figure 11. Short-Circuit Protection Using Resistors Chain  $R_{VCEX^*}$ 

## **Advanced Soft Shut Down (ASSD)**

This function is activated when a short-circuit is detected. It protects the power semiconductor switch against destruction by ending the turn-on state and limiting the current slope in order to keep momentary  $\rm V_{\rm CE}$  overvoltages below  $\rm V_{\rm CES}$ . This function is particularly suited to IGBT applications. Figure 12 shows how the ASSD function operates. The  $\rm V_{\rm CE}$  desaturation is visible during time period P1 (yellow line). During this time, the gate-emitter voltage (green line) is kept very stable. Collector current (pink line) is also well stabilized and limited

to a safe value. At the end of period P1,  $V_{GE}$  is reduced during  $t_{FSSD1}$ . Due to collector current decrease a small  $V_{CE}$  overvoltage is seen. During  $t_{FSSD1}$   $V_{GE}$  is further reduced and the gate of the power semiconductor switch is further discharged. During  $t_{FSSD2}$  additional small  $V_{CE}$  overvoltage events may occur. Once  $V_{GE}$  drops below the gate threshold of the IGBT, the collector current has decayed almost to zero and the remaining gate charge is removed – ending the short-circuit event. The whole short-circuit current detection and safe switch-off is lower than 10  $\mu$ s (8  $\mu$ s in this example).




Figure 12. Advanced Soft Shut Down Function.

## **Application Examples and Components Selection**

Figures 13 and 14 show the schematic and typical components used for a SCALE-iDriver design. In both cases the primary-side supply voltage (V $_{\rm VCC}$ ) is connected between VCC and GND pins and supported through a supply bypass ceramic capacitor C $_{\rm I}$  (4.7  $\mu F$  typically). If the command signal voltage level is higher than the rated IN pin voltage (in this case 15 V) a resistive voltage divider should be used. Additional capacitor C $_{\rm F}$  and Schmitt trigger IC $_{\rm I}$  can be used to provide input signal filtering. The SO output has 5 V logic and the R $_{\rm SO}$  is selected so that it does not exceed absolute maximum rated I $_{\rm SO}$  current.

The secondary-side isolated power supply ( $V_{TOT}$ ) is connected between VISO and COM. The positive voltage rail ( $V_{VISO}$ ) is supported through 4.7  $\mu$ F ceramic capacitors  $C_{S21}$  and  $C_{S22}$  connected in parallel. The negative voltage rail ( $V_{VEE}$ ) is similarly supported through capacitors

 $C_{\rm S11}$  and  $C_{\rm S12}$ . The gate charge will vary according to the type of power semiconductor switch that is being driven. Typically,  $C_{\rm S11}$  +  $C_{\rm S12}$  should be at least 3  $\mu\text{F}$  multiplied by the total gate charge of the power semiconductor switch (Q $_{\rm GATE}$ ) divided by 1  $\mu\text{C}$ . A 10 nF capacitor  $C_{\rm GXX}$  is connected between the GH and VGXX pins.

The gate of the power semiconductor switch is connected through resistor  $R_{\mbox{\scriptsize GON}}$  to the GH pin and by  $R_{\mbox{\scriptsize GOFF}}$  to the GL pin. If the value of  $R_{\mbox{\scriptsize GON}}$  is the same as  $R_{\mbox{\scriptsize GOFF}}$  the GH pin can be connected to the GL pin and a common gate resistor can be connected to the gate. In any case, proper consideration needs to be given to the power dissipation and temperature performance of the gate resistors.

To ensure gate voltage stabilization and collector current limitation during a short-circuit, the gate is connected to the VISO pin through a Schottky diode  $D_{\text{STO}}$  (for example PMEG4010).




Figure 13. SCALE-iDriver Application Example Using a Resistor Network for Desaturation Detection.




Figure 14. SCALE-iDriver Application Example Using Diodes for Desaturation Detection.

To avoid parasitic power-switch-conduction during system power-on, the gate is connected to COM through 22  $k\Omega$  resistor.

Figure 13 shows how switch desaturation can be measured using resistors  $R_{\text{VCE2}}-R_{\text{VCE11}}.$  In this example all the resistors have a value of  $100~\text{k}\Omega$  using 1206 package. The total resistance is  $1~\text{M}\Omega.$  The resistors should be chosen to limit current to between 0.6 mA to 0.8 mA at maximum DC-link voltage. The sum of  $R_{\text{VCE2}}-R_{\text{VCE11}}$  should be approximately  $1~\text{M}\Omega$  for 1200 V semiconductors and 500 k $\Omega$  for 600 V semiconductors. In each case the resistor string must provide sufficient creepage and clearance distances between collector of the semiconductor and SCALE-iDriver. The low leakage diode  $D_{\text{CL}}$  keeps the short-circuit duration constant over a wide DC-link voltage range.

Figure 14 illustrates how diodes D $_{\text{VCE1}}$  and D $_{\text{VCE2}}$  may be used to measure switch desaturation. For insulation, two diodes in SMD packages are used (STTH212U for example). R $_{\text{RES}}$  connected to VISO guarantees current flow through the diodes when the semiconductor is in the on-state. When the switch desaturates, C $_{\text{RES}}$  starts to be charged through R $_{\text{RES}}$ . In this configuration the response time is controlled by R $_{\text{RES}}$  and C $_{\text{RES}}$ . In this application example C $_{\text{RES}}$  = 33 pF and R $_{\text{RES}}$  = 62 k $\Omega$ ; if desaturation is too sensitive or the short-circuit duration too long, both C $_{\text{RES}}$  and R $_{\text{RES}}$  can be adjusted.

It is important to ensure that PCB traces do not cover the area below the desaturation resistors or diodes  $D_{\text{\tiny VCE1}}$  and  $D_{\text{\tiny VCE2}}.$  This is a critical design requirement to avoid coupling capacitance with the SCALE-iDriver's VCE pin and isolation issues within the PCB.

Gate resistors are located physically close to the power semiconductor switch. As these components can get hot, it is recommended that they are placed away from the SCALE-iDriver.

## Power Dissipation and IC Junction Temperature Estimation

First calculation in designing the power semiconductor switch gate driver stage is to calculate the required gate power -  $P_{DRV}$ . The power is calculated based on equation 1:

$$P_{DRV} = Q_{GATE} \times f_S \times V_{TOT} \tag{1}$$

where,

 $Q_{\text{GATE}}$  – Controlled power semiconductor switch gate charge (derived for the particular gate potential range defined by  $\mathrm{V}_{\mathrm{TOT}}$ ). See semiconductor manufacturer data sheet.

 $f_{\rm S}$  – Switching frequency which is same as applied to the IN pin of SCALE-iDriver.

 $V_{\text{TOT}}$  – SCALE-iDriver secondary-side supply voltage.

In addition to  $P_{\text{DRW}}$   $P_{\text{P}}$  (primary-side IC power dissipation) and  $P_{\text{SNL}}$  (secondary-side IC power dissipation without capacitive load) must be considered. Both are ambient temperature and switching frequency dependent (see typical performance characteristics).

$$P_{P} = V_{VCC} \times I_{VCC}$$

$$P_{SNL} = V_{TOT} \times I_{VISO}$$
(2)
(3)

During IC operation, the  $P_{DRV}$  power is shared between turn-on ( $R_{GH}$ ), turn-off ( $R_{GL}$ ) external gate resistors and internal driver resistances  $R_{GHI}$  and  $R_{GLI}$ . For junction temperature estimation purposes, the dissipated power under load ( $P_{OL}$ ) inside the IC can be calculated accordingly to equation 4:

$$P_{OL} = 0.5 \times Q_{GATE} \times f_S \times V_{TOT} \times \left(\frac{R_{GHI}}{R_{GHI} + R_{GH}} + \frac{R_{GHL}}{R_{GHL} + R_{GL}}\right)$$

 $R_{GH}$  and  $R_{GL}$  represent sum of external ( $R_{GON}$ ,  $R_{GOFF}$ ) and power semiconductor internal gate resistance ( $R_{CDNT}$ ):

$$R_{\it GH} = R_{\it GON} + R_{\it GINT}$$
  $R_{\it GL} = R_{\it GOFF} + R_{\it GINT}$ 

Total IC power dissipation ( $P_{DIS}$ ) is estimated as sum of equations 2, 3 and 4:

$$P_{DIS} = P_P + P_{SNL} + P_{OL}$$
(5)

The operating junction temperature  $(T_j)$  for given ambient temperature  $(T_A)$  can be estimated according to equation 6:

$$T_{J} = \theta_{JA} \times P_{DIS} + T_{A} \tag{6}$$

## Example

An example is given below,

$$f_{\text{S}}$$
 = 20 kHz,  $T_{\text{A}}$  = 85 °C,  $V_{\text{TOT}}$  = 25 V,  $V_{\text{VCC}}$  = 5 V.  $Q_{\text{GATE}}$  = 2.5  $\mu C$  (the gate charge value here should correspond to selected  $V_{\text{TOT}}$ ),  $R_{\text{GINT}}$  = 2.5  $\Omega$ ,  $R_{\text{GON}}$  =  $R_{\text{GOFF}}$  = 1.8  $\Omega$ .

 $P_{_{DRV}}=2.5~\mu C\times 20~kHz\times 25~V=1.25$  W, according to equation 1.  $P_{_{P}}=5~V\times 13.5~mA=67$  mW, according to equation 2 (see Figure 16).  $P_{_{\text{SNI}}}=25~V\times 7.5~mA=185$  mW, according to equation 3 (see Figure 17).

The dissipated power under load is:

$$P_{\rm OL} = 0.5 \times 2.5 \,\mu{\rm C} \times 20 \,{\rm kHz} \times 25 \,{\rm V} \times \\ \left(\frac{1.45 \,\Omega}{1.45 \,\Omega + 4.3 \,\Omega} + \frac{1.2 \,\Omega}{1.2 \,\Omega + 4.3 \,\Omega}\right) \cong 0.3 \,W,$$

according to equation 4.

 $\rm R_{GHI}=1.45~\Omega$  as maximum data sheet value.  $\rm R_{GHL}=1.2~\Omega$  as maximum data sheet value.  $\rm R_{GH}=R_{GI}=1.8~\Omega+2.5~\Omega=4.3~\Omega.$ 

 $P_{\rm DIS}$  = 67 mW + 185 mW + 300 mW = 552 mW according to equation 5.  $T_1$  = 67 °C/W × 552 mW + 85 °C = 122 °C according to equation 6.

Estimated junction temperature for this design would be approximately 122 °C and is lower than the recommended maximum value. As the gate charge is not adjusted to selected  $\rm V_{TOT}$  and internal IC resistor values are maximum values, it is understood that the example represents worst-case conditions.

Table 2 describes the recommended capacitor and resistor characteristics and layout requirements to achieve optimum performances of SCALE-iDriver.

## **VCE Resistor Chain**

		VCE	Resistor Chain	
Pin	Return Pin	Recommended Value	Symbol	Remark
Command Signal	IC <sub>1</sub>	Application specific	$R_{_1}$	Needed if command signals >5 V are used. For 15 V input logic a value of 3.3 k $\Omega$ is recommended. The use of 1% / 0.1 W / 50 V in 0603 package is recommended.
R <sub>1</sub>	GND	Application specific	R <sub>2</sub>	Needed if command signals >5 V are used. For 15 V input logic a value of 1.2 $k\Omega$ is recommended. The use of 1% / 0.1 W / 50 V in 0603 package is recommended.
SO	VCC	4.7 kΩ	$R_{so}$	Pull-up resistor, the use of 1% / 0.1 W / 50 V in 0603 package is recommended.
VCC	GND	4.7 μF	$C_{_1}$	VCC blocking capacitors $\rm C_1$ must be placed close to the IC. Enlarged loop could result in inadequate VCC supply voltage during operation. For $\rm C_1$ X7R / 25 V / 10% in a 1206 package is recommended.
VCC	GND	470 nF	$C_2$	VCC blocking capacitors $\rm C_2$ must be placed close to the IC. Enlarged loop could result in inadequate VCC supply voltage during operation. For $\rm C_2$ X7R / 25 V / 10% in a 0608 package is recommended.
R <sub>1</sub>	GND	Application specific	$C_{_{F}}$	If used, the tau determines to $\tau$ = ( $R_1 \times R_2 \times C_F$ ) / ( $R_1 + R_2$ ) The use of NPO, COG / 50 V / 5% in 0603 package is recommended.
R <sub>1</sub>	IN	Application specific	IC <sub>1</sub>	In case bad signal quality at the command signal input is expected, a schmitt trigger could be used to improve the signal quality at the IN pin. As a reference Nexperia 74LVC1G17-Q100 could be used.
VEE	СОМ	Application specific	$C_{Six}$	$C_{\text{S1x}}$ should be at least 3 $\mu\text{F}$ multiplied by the total gate charge of the power semiconductor switch (Q_GATE) divided by 1 $\mu\text{C}$ . The use of X7R / 25 V / 10% in 1206 package is recommended. This capacitor needs to be placed close to the IC pins.
VISO	VEE	Application specific	C <sub>S2x</sub>	$C_{\text{S2x}}$ should be at least 3 $\mu\text{F}$ multiplied by the total gate charge of the power semiconductor switch (Q_GATE) divided by 1 $\mu\text{C}$ . The use of X7R / 25 V / 10% in 1206 package is recommended. This capacitor needs to be placed close to the IC pins.
VCE	СОМ	Application specific	$C_{RES}$	Short-circuit response time capacitor. 33 pF is a typical application value, higher values will increase the response time while smaller values will decrease it. To determine the correct value short-circuit testing in double pulse configuration is recommended. Furthermore the use of NP0, C0G / 50 V / 5% in 0603 package is recommended. Any net and any other layer should provide sufficient distance to in order to $C_{\text{RES}}$ avoid parasitic effects.
VGXX	GH	10 nF	$C_{GXX}$	To avoid misoperation, this pin should not be connected to anything else. This capacitor needs to be as close to IC pins as possible. The use of X7R / 25 V / 10% in 0603 package is recommended.
D <sub>CL</sub>	VCE	120 kΩ	R <sub>VCE1</sub>	Short-circuit response time resistor. The use of 1% / 0.1 W / 50 V in 0603 package is recommended. Any net and any other layer should provide sufficient distance to $R_{\mbox{\tiny VCE1}}$ in order to avoid parasitic effects.

Table 2. PCB Layout and Component Guidelines Referring to Figure 13.

Power Semiconductor Collector	R <sub>VCE1</sub>	10 x 120 kΩ	R <sub>VCE2</sub> - R <sub>VCE10</sub>	For a DC-link voltage of 800 V, the short-circuit resistor chain have a overall value of 1.2 M $\Omega$ giving a current of 0.67 mA. Other values are also possible but it has to be considered that the current through the chain shall be 0.6 to 0.8 mA. The use of 1% / 0.25 W / 200 V in 1206 package is recommended. Any net and any other layer should provide sufficient distance to R <sub>VCE2</sub> – R <sub>VCE10</sub> in order to avoid parasitic effects.
Power Semiconductor Gate	СОМ	22 kΩ	R <sub>DIS</sub>	"To avoid parasitic power-switch-conduction during system power-on, the gate is connected to COM through 22 k $\Omega$ . The use of 1% / 0.1 W / 50 V in 0603 package is recommended."
VISO	Power Semiconductor Gate	Schottky Diode	D <sub>STO</sub>	"To ensure gate voltage stabilization and collector current limitation during a short-circuit, the gate is connected to the VISO pin through the Schottky diode $D_{\text{STO}}$ . $D_{\text{STO}}$ should be connected close to capacitor $C_{\text{S1}}$ as well as the power semiconductor gate. Enlarged loop could result in increased short-circuit current. The use of Nexperia PMEG4010CEJ is recommended."
$R_{\text{VCE1}}$	VISO	Diode	D <sub>CL</sub>	Clamping diode to the secondary-side power supply voltage. The use of Nexperia BAS416 is recommended. Any net and any other layer should provide sufficient distance to $D_{\text{CL}}$ in order to avoid parasitic effects.
Power Semiconductor Gate	GH	Application specific	R <sub>GON</sub>	As the turn-on gate resistor can get hot, the component shall be placed away from the gate driver IC.
Power Semiconductor Gate	GL	Application specific	R <sub>GOFF</sub>	As the turn-off gate resistor can get hot, the component shall be placed away from the gate driver IC.

Table 2 (cont). PCB Layout and Component Guidelines Referring to Figure 13.

## **VCE Diode Chain**

VCE Diode Chain							
Pin	Return Pin	Recommended Value	Symbol	Remark			
Command Signal	IC <sub>1</sub>	Application specific	$R_{i}$	Needed if command signals >5 V are used. For 15 V input logic a value of 3.3 k $\Omega$ is recommended. The use of 1% / 0.1 W / 50 V in 0603 package is recommended.			
$R_{_1}$	GND	Application specific	R <sub>2</sub>	Needed if command signals >5 V are used. For 15 V input logic a value of 1.2 $k\Omega$ is recommended. The use of 1% / 0.1 W / 50 V in 0603 package is recommended.			
SO	VCC	4.7 kΩ	$R_{so}$	Pull up resistor, the use of 1% / 0.1 W / 50 V in 0603 package is recommended.			
VCC	GND	4.7 μF	C <sub>1</sub>	VCC blocking capacitors $\rm C_1$ must be placed close to the IC. Enlarged loop could result in inadequate VCC supply voltage during operation. For $\rm C_1$ X7R / 25 V / 10% in a 1206 package is recommended.			
VCC	GND	470 nF	C <sub>2</sub>	VCC blocking capacitors $\rm C_2$ must be placed close to the IC. Enlarged loop could result in inadequate VCC supply voltage during operation. For $\rm C_2$ X7R / 25 V / 10% in a 0608 package is recommended.			
$R_{_1}$	GND	Application specific	C <sub>F</sub>	If used, the tau determines to $\tau = (R_1 \times R_2 \times C_F) / (R_1 + R_2)$ The use of NPO, COG / 50 V / 5% in 0603 package is recommended.			
$R_{_1}$	IN	Application specific	IC <sub>1</sub>	In case bad signal quality at the command signal input is expected, a schmitt trigger could be used to improve the signal quality at the IN pin. As a reference Nexperia 74LVC1G17-Q100 could be used.			
VEE	СОМ	Application specific	$C_{S1x}$	$C_{\text{Six}}$ should be at least 3 $\mu\text{F}$ multiplied by the total gate charge of the power semiconductor switch (Q_GATE) divided by 1 $\mu\text{C}$ . The use of X7R / 25 V / 10% in 1206 package is recommended. This capacitor needs to be placed close to the IC pins.			
VISO	VEE	Application specific	C <sub>S2x</sub>	$C_{_{S2x}}$ should be at least 3 $\mu F$ multiplied by the total gate charge of the power semiconductor switch (Q $_{_{GATE}}$ ) divided by 1 $\mu C$ . The use of X7R / 25 V / 10% in 1206 package is recommended. This capacitor needs to be placed close to the IC pins.			
VCE	СОМ	Application specific	$C_{RES}$	Short-circuit response time capacitor. 33 pF is a typical application value, higher values will increase the response time while smaller values will decrease it. It can be adjusted in the range 33 pF to 330 pF. To determine the correct value short-circuit testing in double pulse configuration is recommended. Furthermore the use of NP0, C0G / 50 V / 5% in 0603 package is recommended. Any net and any other layer should provide sufficient distance to in order to $C_{\text{RES}}$ avoid parasitic effects.			
VGXX	GH	10 nF	C <sub>GXX</sub>	To avoid misoperation, this pin should not be connected to anything else. This capacitor needs to be as close to IC pins as possible. The use of X7R / 25 V / 10% in 0603 package is recommended.			
D <sub>VCE2</sub>	VCE	330 Ω	R <sub>VCE</sub>	The use of 1% / 0.1 W / 50 V in 0603 package is recommended. Any net and any other layer should provide sufficient distance to $R_{\text{VCE}}$ in order to avoid parasitic effects.			

Table 3. PCB Layout and Component Guidelines Referring to Figure 14.

VCE	VISO	Application specific	R <sub>RES</sub>	This resistor in combination with C <sub>RES</sub> sets the short-circuit response time. It can be adjusted in the range from 24 k $\Omega$ to 62 k $\Omega$ . The use of 1% / 0.1 W/ 50 V in 0603 package is recommended. Any net and any other layer should provide sufficient distance to R <sub>RES</sub> in order to avoid parasitic effects.
Power Semiconductor Gate	СОМ	22 kΩ	R <sub>DIS</sub>	"To avoid parasitic power-switch-conduction during system power-on, the gate is connected to COM through 22 k $\Omega$ . The use of 1% / 0.1 W / 50 V in 0603 package is recommended."
Power Semiconductor Collector	R <sub>RES</sub>	Application specific	D <sub>vce1</sub> /D <sub>vce2</sub>	High-voltage diodes for the short-circuit detection. Creepage and clearance distances need to be considered. STTH212U or comparable could be used. Any net and any other layer should provide sufficient distance to $D_{\text{VCE1}}$ and $D_{\text{VCE2}}$ in order to avoid parasitic effects.
VISO	Power Semiconductor Gate	Schottky Diode	D <sub>STO</sub>	"To ensure gate voltage stabilization and collector current limitation during a short-circuit, the gate is connected to the VISO pin through the Schottky diode $D_{\text{STO}}$ . $D_{\text{STO}}$ should be connected close to capacitor $C_{\text{S1}}$ as well as the power semiconductor gate. Enlarged loop could result in increased short-circuit current. The use of Nexperia PMEG4010CEJ is recommended."
R <sub>VCE1</sub>	VISO	Diode	D <sub>CL</sub>	Clamping diode to the secondary-side power supply voltage. The use of Nexperia BAS416 is recommended. Any net and any other layer should provide sufficient distance to $D_{\text{CL}}$ in order to avoid parasitic effects.
Power Semiconductor Gate	GH	Application specific	R <sub>GON</sub>	As the turn on gate resistor can get hot, the component shall be placed away from the gate driver IC.
Power Semiconductor Gate	GL	Application specific	R <sub>GOFF</sub>	As the turn off gate resistor can get hot, the component shall be placed away from the gate driver IC.

Table 3 (cont). PCB Layout and Component Guidelines Referring to Figure 14.

Parameter	Symbol	Conditions	Min	Max	Units
Absolute Maximum Ratings¹					
Primary-Side Supply Voltage <sup>2</sup>	V <sub>vcc</sub>	VCC to GND	-0.5	6.5	V
Secondary-Side Total Supply Voltage	V <sub>TOT</sub>	VISO to COM	-0.5	30	V
Secondary-Side Positive Supply Voltage	V <sub>VISO</sub>	VISO to VEE	-0.5	17.5	V
Secondary-Side Negative Supply Voltage	V <sub>VEE</sub>	VEE to COM	-0.5	15	V
Logic Input Voltage (command signal)	V <sub>IN</sub>	IN to GND	-0.5	V <sub>vcc</sub> + 0.5	V
Logic Output Voltage (fault signal)	V <sub>so</sub>	SO to GND	-0.5	V <sub>vcc</sub> + 0.5	V
Logic Output Current (fault signal)	I <sub>so</sub>	Positive Current Flowing into the Pin		10	mA
VCE Pin Voltage	V <sub>VCE</sub>	VCE – COM	-0.5	V <sub>TOT</sub> + 0.5	V
Switching Frequency	f <sub>s</sub>			75	kHz
Storage Temperature	T <sub>s</sub>		-65	150	°C
Operating Junction Temperature	T,		-40	150³	°C
Operating Ambient Temperature	T <sub>A</sub>		-40	125	°C
Operating Case Temperature	T <sub>c</sub>		-40	125	°C
Input Power Dissipation <sup>4</sup>	P <sub>P</sub>	V = 5 V. V = 28 V.		115	\/
Output Power Dissipation⁴	P <sub>s</sub>	$V_{VCC} = 5 \text{ V, } V_{TOT} = 28 \text{ V,}$ $T_A = 25 \text{ °C}$		1675	mW
Total IC Power Dissipation <sup>4</sup>	P <sub>DJS</sub>	f <sub>s</sub> = 75 kHz		1790	mW

#### NOTES:

- 1. Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device.
- 2. Defined as peak voltage measured directly on VCC pin.
- 3. Transmission of command signals could be affected by PCB layout parasitic inductances at junction temperatures higher than recommended.
- 4. Input Power Dissipation refers to equation 2. Output Power Dissipation is secondary-side IC power dissipation without capacitive load  $(P_{SNL'})$  equation 3 and dissipated power under load  $(P_{OL'})$  equation 4. Total IC power dissipation is sum of  $P_P$  and  $P_S$ .

## **Thermal Resistance**

Thermal Resistance: eSOP-R16B Package:  $(\theta_{JA}) \qquad \qquad \qquad 67 \text{ °C/W}^1 \\ (\theta_{IC}) \qquad \qquad 34 \text{ °C/W}^2$ 

Notes:

- 1. 2 oz. (610 g/m<sup>2</sup>) copper clad.
- 2. The case temperature is measured at the plastic surface at the top of the package.

Parameter	Symbol	mbol Conditions  T <sub>3</sub> = -40 °C to +125 °C  See Note 1 (Unless Otherwise Specified)		Тур	Max	Units	
Recommended Operation	Conditions						
Primary-Side Supply Voltage	V <sub>vcc</sub>	VCC — GND	4.75		5.25	V	
Secondary-Side Total Supply Voltage	V <sub>TOT</sub>	VISO - COM	22		28	V	
Logic Low Input Voltage	V <sub>IL</sub>				0.5	V	
Logic High Input Voltage	V <sub>IH</sub>		3.3			V	
Switching Frequency	f <sub>s</sub>		0		75	kHz	
Operating IC Junction Temperature	T,		-40		125	°C	
<b>Electrical Characteristics</b>	1					ı	
Logic Low Input Threshold Voltage	V <sub>IN+LT</sub>	f <sub>s</sub> = 0 Hz	0.6	1.25	1.8	V	
Logic High Input Threshold Voltage	$V_{_{\mathrm{IN+HT}}}$	f <sub>s</sub> = 0 Hz	1.7	2.2	3.05	V	
Logic Input Voltage Hysteresis	V <sub>IN+HS</sub>	f <sub>s</sub> = 0 Hz	0.1			V	
		V <sub>IN</sub> = 5 V	56	113	165		
Input Bias Current I <sub>II</sub>	$I_{IN}$	V <sub>IN</sub> > 3 V See Note 12		106		μΑ	
		$V_{IN} = 0 V$	4	11	17		
Supply Current	_	V <sub>IN</sub> = 5 V		16	23	1	
(Primary-Side)	$I_{VCC}$	f <sub>s</sub> = 20 kHz		14.5	20	mA	
		f <sub>s</sub> = 75 kHz		16.3	23	1	
		$V_{IN} = 0 V$		6	8		
Supply Current	_	V <sub>IN</sub> = 5 V		7	9		
(Secondary-Side)	I <sub>VISO</sub>	f <sub>s</sub> = 20 kHz		7.4	10	mA	
		f <sub>s</sub> = 75 kHz		10.3	14		
Davies Comple		Clear Fault		4.28	4.65		
Power Supply Monitoring Threshold	UVLO <sub>vcc</sub>	Set Fault	3.85	4.12		V	
(Primary-Side)		Hysteresis, See Notes 3, 4	0.02				
Power Supply		Clear Fault		12.85	13.5		
Monitoring Threshold (Secondary-Side,	UVLO <sub>VISO</sub>	Set Fault, Note 3	11.7	12.35		V	
Positive Rail V <sub>viso</sub> )		Hysteresis	0.3				
Power Supply Monitor- ing Blanking Time, V <sub>viso</sub>	UVLO <sub>VISO(BL)</sub>	Voltage Drop 13.5 V to 11.5 V See Note 12	0.5			μS	
Power Supply		Clear Fault, V <sub>TOT</sub> = 20 V		5.15	5.5		
Monitoring Threshold (Secondary-Side,	UVLO <sub>VEE</sub>	Set Fault, V <sub>TOT</sub> = 20 V	4.67	4.93		V	
Negative Rail $V_{VEE}$ )		Hysteresis	0.1				



Parameter	Symbol	Conditions $T_{j} = -40 \text{ °C to } +125 \text{ °C}$ See Note 1 (Unless Otherwise Specified)		Min	Тур	Max	Units	
<b>Electrical Characteristics</b>	(cont.)							
Power Supply Monitor- ing Blanking Time, V <sub>VEE</sub>	UVLO <sub>VEE(BL)</sub>		5.5 V to 4.5 V Note 12	0.5			μS	
Secondary-Side Positive Supply Voltage Regulation	V <sub>VISO(HS)</sub>		<sub>τοτ</sub> ≤ 30 V, ≤ 1.5 mA	14.4	15.07	15.75	V	
		V <sub>TOT</sub> = 15 V,	V <sub>VEE</sub> set to 0 V	0.1				
VEE Source Capability	I <sub>VEE(SO)</sub>		V <sub>VEE</sub> set to 7.5 V Note 13	1.85	3.3	4.5	mA	
VEE Sink Capability	I <sub>VEE(SI)</sub>		vee set to 12.5 V Note 13	1.74	3.1	4.5	mA	
DESAT Detection Level	V <sub>DES</sub>	VCE-VEE	, V <sub>IN</sub> = 5 V	7.2	7.8	8.3	V	
DESAT Sink Current	I <sub>DES</sub>	V <sub>VCE</sub> = 10	V, V <sub>IN</sub> = 0 V	15	28	50	mA	
DESAT Bias Current	I <sub>DES(BS)</sub>	$V_{VCE} - V_{VEE} = 4$	$V_{VCE}$ - $V_{VEE}$ = 4.5 V, $V_{IN}$ = 5 V			3	μА	
VCE Pin Capacitance	C <sub>VCE</sub>	Between VCE and C	OM pins, See Note 12		12.5		pF	
Turn-On		T <sub>1</sub> = 25 °C, See Note 5		180	253	340		
Propagation Delay	t <sub>P(LH)</sub>	T <sub>3</sub> = 125 °C	210	278	364	ns		
Turn-Off	_	T <sub>3</sub> = 25 °C	, See Note 6	200	262	330		
Propagation Delay	t <sub>P(HL)</sub>	T <sub>3</sub> = 125 °C	C, See Note 6	211	287	359	ns	
Minimum Turn-On and Off Pulses	t <sub>GE(MIN)</sub>	See N	See Note 12			650	ns	
		No C <sub>G</sub> , S	ee Note 7		22	45		
		C <sub>G</sub> = 10 nF,	SID1151K See Note 12			225		
Output Rise Time	t <sub>R</sub>	See Note 7	SID1181K	55	90	150	ns	
		C <sub>G</sub> = 47 nF,	SID1151K See Note 12			975		
		See Note 7	SID1181K	300	465	650		
		No C <sub>G</sub> , S	ee Note 8		18	45		
		C <sub>G</sub> = 10 nF See Note 8	SID1151K See Note 12			225		
Output Fall Time	t <sub>F</sub>	See Note 8	SID1181K	40	81	150	ns	
		C <sub>G</sub> = 47 nF See Note 8	SID1151K See Note 12			975		
		See Note 8	SID1181K	300	460	650		

Parameter	Symbol	T <sub>J</sub> = -40 °C See Note 1 (Unless C	to +125 °C	Min	Тур	Max	Units
<b>Electrical Characteristics</b>	(cont.)						1
ASSD Rate of Change	t <sub>FSSD1</sub>	VGE change from 14.5	V to 14 V, See Note 12		60		ns
A33D Rate of Change	t <sub>FSSD2</sub>	VGE change from 14.5 \	/ to 2.5 V, See Note 12	950	1828	2800	113
Propagation Delay Jitter		See No	te 12		±5		ns
Fault Signalization Delay Time	t <sub>FAULT</sub>	See No	ote 10		190	750	ns
SO Fault Signalization time	t <sub>so</sub>			6.8	10	13.4	μS
Power-On Start-Up Time	t <sub>start</sub>	See No	ote 11			10	ms
		$V_{GH} \ge V_{TOT} - 8.8 \text{ V}$ $C_{G} = 470 \text{ nF}$	SID1151K See Note 12	2.4			
Gate Sourcing	$\mathbf{I}_{GH}$	See Note 13	SID1181K	3.6	4.6	5.5	A
Peak Current GH Pin	Gurrent GH Pin	R <sub>G</sub> = 0, C <sub>G</sub> = 47 nF See Notes 2, 12, 13	SID1151K		4.8		
			SID1181K		7.3		
		$V_{GL} \le 7.5 \text{ V}$ $C_{G} = 470 \text{ nF}$	SID1151K See Note 12	2.6			
Gate Sinking Peak	$\mathbf{I}_{GL}$	V <sub>GL</sub> is Referenced to COM	SID1181K	4	4.8	5.5	A
Current GL Pin	GE .	$R_{G} = 0, C_{G} = 47 \text{ nF}$	SID1151K		5.2		
		See Notes 2, 12	SID1181K		7.8		
Turn-On Internal	R <sub>GHI</sub>	I(GH) = -250 mA	SID1151K See Note 12			2.4	Ω
Gate Resistance	GH2	V <sub>IN</sub> = 5 V	SID1181K		0.76	1.2	
Turn-Off Internal	R <sub>GLI</sub>	I(GL) = 250 mA	SID1151K See Note 12			2	Ω
Gate Resistance	J GEI	$V_{IN} = 0 V$	SID1181K		0.68	1.1	
Turn-On Gate	V	$I(GH) = 10 \text{ mA}$ $V_{IN} = 5 \text{ V, See Note } 13$	SID1151K See Note 12	V -0.04			V
Output Voltage	$V_{GH(ON)}$	I(GH) = 20 mA V <sub>IN</sub> = 5 V, See Note 13	SID1181K	V <sub>тот</sub> -0.04			V
Turn-Off Gate Output Voltage	V	$I(GL) = -10 \text{ mA}$ $V_{IN} = 0 \text{ V}$	SID1151K See Note 12			0.04	V
(Referred to COM Pin)	V <sub>GL(OFF)</sub>	I(GL) = -20 mA V <sub>IN</sub> = 0 V	SID1181K			0.04	v v
SO Output Voltage	V <sub>SO(FAULT)</sub>	Fault Condition, $I_{SO} =$	3.4 mA, $V_{VCC} \ge 3.9 \text{ V}$		210	450	mV

Parameter	Symbol	Conditions $T_{j} = -40 \text{ °C to } +125 \text{ °C}$ See Note 1 (Unless Otherwise Specified)	Min	Тур	Max	Units
Package Characteristics	(See Notes 12	, 14)				
Distance Through the Insulation	DTI	Minimum Internal Gap (Internal Clearance)	0.4			mm
Minimum Air Gap (Clearance)	L1 (IO1)	Shortest Terminal-to-Terminal Distance Through Air	9.5			mm
Minimum External Tracking (Creepage)	L2 (IO2)	Shortest Terminal-to-Terminal Distance Across the Package Surface	9.5			mm
Tracking Resistance (Comparative Tracking Index)	СТІ	DIN EN 60112 (VDE 0303-11): 2010-05 EN / IEC 60112:2003 + A1:2009	600			
Isolation Resistance,		V <sub>IO</sub> = 500 V, T <sub>J</sub> = 25 °C	1012			
Input to Output See Note 16	R <sub>IO</sub>	$V_{IO} = 500 \text{ V}, 100 \text{ °C} \leq T_{J} \leq T_{C(MAX)}$	1011			Ω
Isolation Capacitance, Input to Output See Note 16	C <sub>IO</sub>			1		pF
Package Insulation Chara	acteristics					1
Maximum Working Isolation Voltage	V <sub>IOWM</sub>				849	V <sub>RMS</sub>
Maximum Repetitive Peak Isolation Voltage	V <sub>IORM</sub>				1200	V <sub>PEAK</sub>
		Method A, After Environmental Tests Subgroup 1, $V_{PR} = 1.3 \times V_{IORM}$ , $t = 10$ s (qualification) Partial Discharge < 5 pC			1560	
Input to Output Test Voltage	V <sub>PD</sub>	Method A, After Input/Output Safety Test Subgroup 2/3, $V_{PR} = 1.2 \times V_{IORM}$ , $t = 10 \text{ s}$ , (qualification) Partial Discharge $< 5 \text{ pC}$			1440	V <sub>PEAK</sub>
		Method B1, 100% Production Test, $V_{PR} = 1.5 \times V_{IORM}, t = 1 \text{ s}$ Partial Discharge $< 5 \text{ pC}$			1800	
Maximum Transient Isolation Voltage	V <sub>IOTM</sub>	$V_{TEST} = V_{IOTM}$ , $t = 60 \text{ s (qualification)}$ , $t = 1 \text{ s (100\% production)}$			6000	V <sub>PEAK</sub>
Maximum Surge Isolation Voltage	V <sub>IOSM</sub>	Test Method Per IEC 60065, 1.2/50 $\mu$ s Waveform, V <sub>TEST</sub> = 1.6 x V <sub>IOSM</sub> = 9600 V (qualification)			6000	V <sub>PEAK</sub>
Insulation Resistance	R <sub>s</sub>	V <sub>IO</sub> = 500 V at T <sub>S</sub>			>109	Ω
Maximum Case Temperature	T <sub>s</sub>				150	°C
Safety Total Dissipated Power	P <sub>s</sub>	T <sub>A</sub> = 25 °C			1.79	W
Pollution Degree				2		
Climatic Classification				40/125/21		
Withstanding Isolation Voltage	V <sub>ISO</sub>	$V_{TEST} = V_{ISO}$ , $t = 60$ s (qualification), $V_{TEST} = 1.2 \times V_{ISO} = 6000 V_{RMS}$ , $t = 1$ s (100% production)		5000		V <sub>RMS</sub>




Figure 15. Thermal Derating Curve Showing Dependence of Limited Dissipated Power on Case Temperature (DIN V VDE V 0884-10).

Continuous device operating is allowed until  $T_1$  and/or  $T_C$  of 125 °C are reached. Thermal stress beyond those values but below thermal derating curve may lead to permanent functional product damage. Operating beyond thermal SR derating curve may affect product reliability.

#### NOTES:

- V<sub>VCC</sub> = 5 V, V<sub>TOT</sub> = 25 V; GH and GL pins are shorted together. R<sub>G</sub> = 4 Ω, No C<sub>G</sub>; VCC pin is connected to the SO pin through a 2 kΩ resistor. The VGXX pin is connected to the GH pin through a 10 nF capacitor. Typical values are defined at T<sub>A</sub> = 25 °C; f<sub>S</sub> = 20 kHz, Duty Cycle = 50%. Positive currents are assumed to be flowing into pins.
- 2. Pulse width  $\leq 10 \,\mu s$ , duty cycle  $\leq 1\%$ . The maximum value is controlled by the ASIC to a safe level. There is no need to limit the current by the application. The internal peak power is safely controlled for  $R_s \geq 0$  and power semiconductor module input gate capacitance  $C_{res} \leq 47 \, nF$ .
- 3. During very slow  $V_{\text{VCC}}$  power-up and power-down related to  $V_{\text{TOT}}$ ,  $V_{\text{VCC}}$  and  $V_{\text{VEE}}$  respectively, several SO fault pulses may be generated.
- SO pin connected to GND as long as V<sub>vcc</sub> stays below minimum value. No signal transferred from primary to secondary-side.
- V<sub>IN</sub> potential changes from 0 V to 5 V within 10 ns. Delay is measured from 50% voltage increase on IN pin to 10% voltage increase on GH pin.
- 6.  $V_{IN}$  potential changes from 5 V to 0 V within 10 ns. Delay is measured from 50% voltage decrease on IN pin to 10% voltage decrease on GL pin.
- 7. Measured from 10% to 90% of V<sub>GF</sub> (C<sub>G</sub> simulates semiconductor gate capacitance). The V<sub>GF</sub> is measured across C<sub>G</sub>.
- 8. Measured from 90% to 10% of  $V_{GE}$  ( $C_{G}$  simulates semiconductor gate capacitance). The  $V_{GE}$  is measured across  $C_{G}$ .
- 9. ASSD function limits G-E voltage of controlled semiconductor in specified time. Conditions:  $C_G = 10$  nF,  $V_{TOT} = V_{VISO} = 15$  V,  $V_{VEE} = 0$  V (VEE shorted to COM).
- 10. The amount of time needed to transfer fault event (UVLO or DESAT) from secondary-side to SO pin.
- 11. The amount of time after primary and secondary-side supply voltages (V<sub>VCC</sub> and V<sub>TOT</sub>) reach minimal required level for driver proper operation. No signal is transferred from primary to secondary-side during that time, and no fault condition will be transferred from the secondary-side to the primary-side.
- 12. Guaranteed by design.
- 13. Positive current is flowing out of the pin.
- 14. Safety distances are application dependent and the creepage and clearance requirements should follow specific equipment isolation standards of an application. Board design should ensure that the soldering pads of an IC maintain required safety relevant distances.
- 15. Measured accordingly to IEC 61000-4-8 ( $f_s = 50$  Hz, and 60 Hz) and IEC 61000-4-9.
- 16. All pins on each side of the barrier tied together creating a two-terminal device.

## **Typical Performance Characteristics**




Figure 16. Supply Current Primary-Side  $I_{\text{VCC}}$  vs. Ambient Temperature. Conditions:  $V_{\text{VCC}} = 5 \text{ V}$ ,  $V_{\text{TOT}} = 25 \text{ V}$ , No-Load.




Figure 17. Supply Current Secondary-Side  $I_{\rm VISO}$  vs. Ambient Temperature. Conditions:  $V_{\rm VCC}=5$  V,  $V_{\rm TOT}=25$  V, No-Load.




Figure 18. VEE Source Capability  $I_{\rm VEE(SO)}$  vs. Ambient Temperature and  $V_{\rm VISO}$ . Conditions:  $V_{\rm VCC}=5$  V,  $f_{\rm S}=20$  kHz, Duty Cycle = 50%.





Figure 19. VEE Sink Capability  $I_{\rm VEE(SI)}$  vs. Ambient Temperature and  $V_{\rm VISO}$  Conditions:  $V_{\rm VCC}=5$  V,  $f_{\rm S}=20$  kHz, Duty Cycle = 50%.



## **MSL Table**

Part Number	MSL Rating	
SID11x1K	3	

## **ESD and Latch-Up Table**

Test	Conditions	Results
Latch-up at 125 °C	JESD78D	$> \pm 100$ mA or $> 1.5 \times V_{MAX}$ on all pins
Human Body Model ESD	JESD22-A114F	> ±2000 V on all pins
Charged Device Model ESD	JESD22-C101	> ±500 V on all pins

## IEC 60664-1 Rating Table

Parameter	Conditions	Specifications
Basic Isolation Group	Material Group	I
Installation Classification	Rated mains voltage ≤ 150 V <sub>RMS</sub>	I - IV
	Rated mains voltage ≤ 300 V <sub>RMS</sub>	I - IV
	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I - III
	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	I - II

## **Electrical Characteristics (EMI) Table**

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Common-Mode Transient Immunity, Logic High	CM <sub>H</sub>	Typical values measured according to Figures 33, 34. Maximum values are design values assuming trapezoid waveforms		-35 / 50	-100 / 100	kV/μs
Common-Mode Transient Immunity, Logic Low	$CM_L$	Typical values measured according to Figures 33, 34. Maximum values are design values assuming trapezoid waveforms		-35 / 50	-100 / 100	kV/μs
Variable Magnetic Field Immunity	H <sub>HPEAK</sub>	See Note 15		1000		A/m
	H <sub>LPEAK</sub>	See Note 15		1000		




Figure 20. Applied Common Mode Pulses for Generating Negative dv/dt.





Figure 21. Applied Common Mode Pulses for Generating Positive dv/dt.

## **Regulatory Information Table**

VDE	UL	CSA
Certified to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12	UR recognition under UL1577 Component Recognition Program pending	UR recognition to CSA Component Acceptance Notice 5A pending
Reinforced insulation for Max. Transient Isolation voltage 6 kV <sub>PEAK</sub> , Max. Surge Isolation voltage 6 kV <sub>PEAK</sub> , Max. Repetitive Peak Isolation voltage 1200 V <sub>PEAK</sub>	Single protection, 5000 V <sub>RMS</sub> dielectric voltage withstand	Single protection, 5000 $V_{\rm RMS}$ dielectric voltage withstand
File No. 40048140	File No. E358471	File No. E358471

## **Part Ordering Information**





Revision	Notes	Date
Α	Code A initial release.	04/18
В	Updated with UL approval information in Regulatory Information table on page 21.	05/18

## For the latest updates, visit our website: www.power.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

#### **Patent Information**

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at www.power.com/ip.htm.

#### Life Support Policy

POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:

- 1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or death to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

The PI logo, TOPSwitch, TinySwitch, SENZero, SCALE, SCALE-iDriver, SCALE-iFlex, Qspeed, PeakSwitch, LYTSwitch, LinkZero, LinkSwitch, InnoSwitch, HiperTFS, HiperLCS, DPA-Switch, CAPZero, Clampless, EcoSmart, E-Shield, Filterfuse, FluxLink, StakFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2018, Power Integrations, Inc.

## **Power Integrations Worldwide Sales Support Locations**

## **World Headquarters**

5245 Hellyer Avenue San Jose, CA 95138, USA Main: +1-408-414-9200 Customer Service:

Worldwide: +1-65-635-64480 Americas: +1-408-414-9621 e-mail: usasales@power.com

## China (Shanghai)

Rm 2410, Charity Plaza, No. 88 North Caoxi Road Shanghai, PRC 200030 Phone: +86-21-6354-6323 e-mail: chinasales@power.com

### China (Shenzhen)

17/F, Hivac Building, No. 2, Keji Nan Bangalore-560052 India 8th Road, Nanshan District, Shenzhen, China, 518057 Phone: +86-755-8672-8689 e-mail: chinasales@power.com

Germany (AC-DC/LED Sales) Lindwurmstrasse 114 D-80337 München

Germany

Phone: +49-89-5527-39100 e-mail: eurosales@power.com

**Germany** (Gate Driver Sales) HellwegForum 1

59469 Ense Germany

Tel: +49-2938-64-39990

e-mail: japansales@power.com e-mail: japansales@power.com

#1, 14th Main Road Vasanthanagar Phone: +91-80-4113-8020 e-mail: indiasales@power.com

## Italy

Via Milanese 20, 3rd. Fl. 20099 Sesto San Giovanni (MI) Italy Phone: +39-024-550-8701 e-mail: eurosales@power.com

Yusen Shin-Yokohama 1-chome Bldg. Taiwan 1-7-9, Shin-Yokohama, Kohoku-ku Yokohama-shi, Kanagawa 222-0033 Japan Phone: +81-45-471-1021

RM 602, 6FL Korea City Air Terminal B/D, 159-6 Samsung-Dong, Kangnam-Gu, Seoul, 135-728, Korea Phone: +82-2-2016-6610

e-mail: koreasales@power.com

## **Singapore**

51 Newton Road #19-01/05 Goldhill Plaza Singapore, 308900 Phone: +65-6358-2160

e-mail: singaporesales@power.com

5F, No. 318, Nei Hu Rd., Sec. 1 Nei Hu Dist. Taipei 11493, Taiwan R.O.C.

Phone: +886-2-2659-4570 e-mail: taiwansales@power.com

#### UK

Building 5, Suite 21 The Westbrook Centre Milton Road Cambridge CB4 1YG

Phone: +44 (0) 7823-557484 e-mail: eurosales@power.com

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# **Power Integrations:**

SID1151K-TL SID1181K-TL SID1181K SID1151K SID1181KQ-TL