

## FEATURES

- High relative accuracy (INL):  $\pm 2$  LSB maximum at 16 bits
- Tiny package: 3 mm  $\times$  3 mm, 16-lead LFCSP
- TUE:  $\pm 0.1\%$  of FSR maximum
- Offset error:  $\pm 1.5$  mV maximum
- Gain error:  $\pm 0.1\%$  of FSR maximum
- High drive capability: 20 mA, 0.5 V from supply rails
- User-selectable gain of 1 or 2 (GAIN pin)
- Reset to zero scale or midscale (RSTSEL pin)
- 1.8 V logic compatibility
- 50 MHz SPI with readback or daisy chain
- Low glitch: 0.5 nV-sec
- Low power: 3.3 mW at 3 V
- 2.7 V to 5.5 V power supply
- $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$  temperature range

## APPLICATIONS

- Optical transceivers
- Base station power amplifiers
- Process control (PLC I/O cards)
- Industrial automation
- Data acquisition systems

## GENERAL DESCRIPTION

The [AD5689/AD5687](#) members of the *nanoDAC+*™ family are low power, dual, 16-/12-bit, buffered voltage output digital-to-analog converters (DACs). The devices include a gain select pin giving a full-scale output of 2.5 V (gain = 1) or 5 V (gain = 2). The [AD5689/AD5687](#) operate from a single 2.7 V to 5.5 V supply, are guaranteed monotonic by design, and exhibit less than 0.1% FSR gain error and 1.5 mV offset error performance. Both devices are available in a 3 mm  $\times$  3 mm LFCSP and a TSSOP package.

The [AD5689/AD5687](#) also incorporate a power-on reset circuit and a RSTSEL pin that ensure that the DAC outputs power up to zero scale or midscale and remain there until a valid write takes place. Each part contains a per channel power-down feature that reduces the current consumption of the device to 4  $\mu\text{A}$  at 3 V while in power-down mode.

The [AD5689/AD5687](#) use a versatile serial peripheral interface that operates at clock rates up to 50 MHz. Both devices contain a  $V_{\text{LOGIC}}$  pin that is intended for 1.8 V/3 V/5 V logic.

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Table 1. Related Devices

Interface	Reference	16-Bit	12-Bit
SPI	Internal	<a href="#">AD5689R</a>	<a href="#">AD5687R</a>
	External	<a href="#">AD5689</a>	<a href="#">AD5687</a>
I <sup>2</sup> C	Internal	Not applicable	<a href="#">AD5697R</a>

## PRODUCT HIGHLIGHTS

1. High Relative Accuracy (INL).
  - [AD5689](#) (16-bit):  $\pm 2$  LSB maximum
  - [AD5687](#) (12-bit):  $\pm 1$  LSB maximum
2. Excellent DC Performance.
  - Total unadjusted error:  $\pm 0.1\%$  of FSR maximum
  - Offset error:  $\pm 1.5$  mV maximum
  - Gain error:  $\pm 0.1\%$  of FSR maximum
3. Two Package Options.
  - 3 mm  $\times$  3 mm, 16-lead LFCSP
  - 16-lead TSSOP

Rev. B

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
 Tel: 781.329.4700 ©2013–2017 Analog Devices, Inc. All rights reserved.  
[Technical Support](#) [www.analog.com](http://www.analog.com)

## TABLE OF CONTENTS

Features .....	1	Serial Interface .....	18
Applications .....	1	Standalone Operation .....	19
Functional Block Diagram .....	1	Write and Update Commands .....	19
General Description .....	1	Daisy-Chain Operation .....	19
Product Highlights .....	1	Readback Operation .....	20
Revision History .....	2	Power-Down Operation .....	20
Specifications .....	3	Load DAC (Hardware $\overline{\text{LDAC}}$ Pin) .....	21
AC Characteristics .....	4	$\overline{\text{LDAC}}$ Mask Register .....	21
Timing Characteristics .....	5	Hardware Reset ( $\overline{\text{RESET}}$ ) .....	22
Daisy-Chain and Readback Timing Characteristics .....	6	Reset Select Pin (RSTSEL) .....	22
Absolute Maximum Ratings .....	8	Applications Information .....	23
ESD Caution .....	8	Microprocessor Interfacing .....	23
Pin Configurations and Function Descriptions .....	9	AD5689/AD5687 to ADSP-BF531 Interface .....	23
Typical Performance Characteristics .....	10	AD5689/AD5687 to SPORT Interface .....	23
Terminology .....	15	Layout Guidelines .....	23
Theory of Operation .....	17	Galvanically Isolated Interface .....	23
Digital-to-Analog Converters (DACs) .....	17	Outline Dimensions .....	24
Transfer Function .....	17	Ordering Guide .....	24
DAC Architecture .....	17		

## REVISION HISTORY

### 7/2017—Rev. A to Rev. B

Changes to Features Section and Table 1 .....	1
Changes to Table 2 .....	3
Changes to Table 3 Summary .....	4
Changes to Table 4 and Figure 2 .....	5
Changes to Table 5 and Figure 4 .....	6
Changes to Figure 5 .....	7
Changes to Table 6 .....	8
Change to $V_{\text{LOGIC}}$ Pin Description and $\overline{\text{RESET}}$ Pin Description, Table 7 .....	9
Changes to Figure 10 and Figure 13 .....	10
Changes to Figure 14 and Figure 19 .....	11
Changes to Figure 20 and Figure 25 .....	12
Changes to Figure 32 .....	14
Changes to Table 9 .....	18
Changes to Readback Operation Section .....	20
Changes to Hardware Reset ( $\overline{\text{RESET}}$ ) Section .....	22

### 1/2016—Rev. 0 to Rev. A

Change to Table 14 .....	21
--------------------------	----

### 2/2013—Revision 0: Initial Version

## SPECIFICATIONS

$V_{DD} = 2.7\text{ V to }5.5\text{ V}$ ;  $1.62\text{ V} \leq V_{LOGIC} \leq 5.5\text{ V}$ ; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $R_L = 2\text{ k}\Omega$ ;  $C_L = 200\text{ pF}$ .

Table 2.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
STATIC PERFORMANCE <sup>1</sup>					
AD5689					
Resolution	16			Bits	
Relative Accuracy		$\pm 1$	$\pm 2$	LSB	Gain = 2
		$\pm 1$	$\pm 3$		Gain = 1
Differential Nonlinearity			$\pm 1$	LSB	Guaranteed monotonic by design
AD5687					
Resolution	12			Bits	
Relative Accuracy		$\pm 0.12$	$\pm 1$	LSB	
Differential Nonlinearity			$\pm 1$	LSB	Guaranteed monotonic by design
Zero-Code Error		0.4	1.5	mV	All 0s loaded to DAC register
Offset Error		+0.1	$\pm 1.5$	mV	
Full-Scale Error		+0.01	$\pm 0.1$	% of FSR	All 1s loaded to DAC register
Gain Error		$\pm 0.02$	$\pm 0.1$	% of FSR	
Total Unadjusted Error		$\pm 0.01$	$\pm 0.1$	% of FSR	Gain = 2; TSSOP
			$\pm 0.2$	% of FSR	Gain = 1; TSSOP
Offset Error Drift <sup>2</sup>		$\pm 1$		$\mu\text{V}/^\circ\text{C}$	
Gain Temperature Coefficient <sup>2</sup>		$\pm 1$		ppm	Of FSR/ $^\circ\text{C}$
DC Power Supply Rejection Ratio <sup>2</sup>		0.15		mV/V	DAC code = midscale, $V_{DD} = 5\text{ V} \pm 10\%$
DC Crosstalk <sup>2</sup>					
		$\pm 2$		$\mu\text{V}$	Due to single-channel, full-scale output change
		$\pm 3$		$\mu\text{V}/\text{mA}$	Due to load current change
		$\pm 2$		$\mu\text{V}$	Due to powering down (per channel)
OUTPUT CHARACTERISTICS <sup>2</sup>					
Output Voltage Range	0		$V_{REF}$	V	Gain = 1
	0		$2 \times V_{REF}$	V	Gain = 2; see Figure 24
Capacitive Load Stability		2		nF	$R_L = \infty$
		10		nF	$R_L = 1\text{ k}\Omega$
Resistive Load <sup>3</sup>	1			k $\Omega$	
Load Regulation		80		$\mu\text{V}/\text{mA}$	$5\text{ V} \pm 10\%$ , DAC code = midscale; $-30\text{ mA} \leq I_{OUT} \leq 30\text{ mA}$
		80		$\mu\text{V}/\text{mA}$	$3\text{ V} \pm 10\%$ , DAC code = midscale; $-20\text{ mA} \leq I_{OUT} \leq 20\text{ mA}$
Short-Circuit Current <sup>4</sup>		40		mA	
Load Impedance at Rails <sup>5</sup>		25		$\Omega$	See Figure 23
Power-Up Time		2.5		$\mu\text{s}$	Coming out of power-down mode; $V_{DD} = 5\text{ V}$
REFERENCE INPUT					
Reference Current <sup>6</sup>		90		$\mu\text{A}$	$V_{REF} = V_{DD} = V_{LOGIC} = 5.5\text{ V}$ , gain = 1
		180		$\mu\text{A}$	$V_{REF} = V_{DD} = V_{LOGIC} = 5.5\text{ V}$ , gain = 2
Reference Input Range	1		$V_{DD}$	V	Gain = 1
	1		$V_{DD}/2$	V	Gain = 2
Reference Input Impedance		16		k $\Omega$	Gain = 1
		32		k $\Omega$	Gain = 2
LOGIC INPUTS <sup>2</sup>					
Input Current			$\pm 2$	$\mu\text{A}$	Per pin
Input Low Voltage ( $V_{INL}$ )			$0.3 \times V_{LOGIC}$	V	
Input High Voltage ( $V_{INH}$ )	$0.7 \times V_{LOGIC}$			V	
Pin Capacitance		2		pF	

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
LOGIC OUTPUTS (SDO) <sup>2</sup>					
Output Low Voltage ( $V_{OL}$ )			0.4	V	$I_{SINK} = 200 \mu A$
Output High Voltage ( $V_{OH}$ )	$V_{LOGIC} - 0.4$			V	$I_{SOURCE} = 200 \mu A$
Floating State Output Capacitance		4		pF	
POWER REQUIREMENTS					
$V_{LOGIC}$	1.62		5.5	V	
$I_{LOGIC}$			3	$\mu A$	
$V_{DD}$	2.7		5.5	V	Gain = 1
$V_{DD}$	$V_{REF} + 1.5$		5.5	V	Gain = 2
$I_{DD}$					$V_{IH} = V_{DD}, V_{IL} = GND, V_{DD} = 2.7 V \text{ to } 5.5 V$
Normal Mode <sup>7</sup>		0.59	0.7	mA	
All Power-Down Modes <sup>8</sup>		1	4	$\mu A$	$-40^{\circ}C \text{ to } +85^{\circ}C$
			6	$\mu A$	$-40^{\circ}C \text{ to } +105^{\circ}C$

<sup>1</sup> DC specifications tested with the outputs unloaded, unless otherwise noted. Upper dead band = 10 mV; it exists only when  $V_{REF} = V_{DD}$  with gain = 1 or when  $V_{REF}/2 = V_{DD}$  with gain = 2. Linearity is calculated using a reduced code range of 256 to 65,280 (AD5689) and 12 to 4080 (AD5687).

<sup>2</sup> Guaranteed by design and characterization; not production tested.

<sup>3</sup> Channel A can have an output current of up to 30 mA. Similarly, Channel B can have an output current of up to 30 mA, up to a junction temperature of 110°C.

<sup>4</sup>  $V_{DD} = 5 V$ . The devices include current limiting that is intended to protect them during temporary overload conditions. Junction temperature may be exceeded during current limit, but operation above the specified maximum operation junction temperature can impair device reliability.

<sup>5</sup> When drawing a load current at either rail, the output voltage headroom, with respect to that rail, is limited by the 25  $\Omega$  typical channel resistance of the output devices. For example, when sinking 1 mA, the minimum output voltage = 25  $\Omega \times 1 \text{ mA} = 25 \text{ mV}$  (see Figure 23).

<sup>6</sup> Initial accuracy presolder reflow is  $\pm 750 \mu V$ ; output voltage includes the effects of preconditioning drift.

<sup>7</sup> Interface inactive. Both DACs active. DAC outputs unloaded.

<sup>8</sup> Both DACs powered down.

## AC CHARACTERISTICS

$V_{DD} = 2.7 V \text{ to } 5.5 V$ ;  $R_L = 2 \text{ k}\Omega \text{ to } GND$ ;  $C_L = 200 \text{ pF to } GND$ ;  $1.62 V \leq V_{LOGIC} \leq 5.5 V$ ; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Temperature range =  $-40^{\circ}C \text{ to } +105^{\circ}C$ , typical at  $25^{\circ}C$ . Guaranteed by design and characterization, not production tested.

Table 3.

Parameter <sup>1</sup>	Min	Typ	Max	Unit	Test Conditions/Comments
Output Voltage Settling Time					
AD5689		5	8	$\mu s$	$1/4$ to $3/4$ scale settling to $\pm 2$ LSB
AD5687		5	7	$\mu s$	$1/4$ to $3/4$ scale settling to $\pm 2$ LSB
Slew Rate		0.8		V/ $\mu s$	
Digital-to-Analog Glitch Impulse		0.5		nV-sec	1 LSB change around major carry
Digital Feedthrough		0.13		nV-sec	
Digital Crosstalk		0.1		nV-sec	
Analog Crosstalk		0.2		nV-sec	
DAC-to-DAC Crosstalk		0.3		nV-sec	
Total Harmonic Distortion (THD) <sup>2</sup>		-80		dB	At ambient, BW = 20 kHz, $V_{DD} = 5 V$ , $f_{OUT} = 1 \text{ kHz}$
Output Noise Spectral Density (NSD)		300		nV/ $\sqrt{Hz}$	DAC code = midscale, 10 kHz, gain = 2
Output Noise		6		$\mu V$ p-p	0.1 Hz to 10 Hz
Signal-to-Noise Ratio (SNR)		90		dB	At ambient, BW = 20 kHz, $V_{DD} = 5 V$ , $f_{OUT} = 1 \text{ kHz}$
Spurious Free Dynamic Range (SFDR)		83		dB	At ambient, BW = 20 kHz, $V_{DD} = 5 V$ , $f_{OUT} = 1 \text{ kHz}$
Signal-to-Noise-and-Distortion Ratio (SINAD)		80		dB	At ambient, BW = 20 kHz, $V_{DD} = 5 V$ , $f_{OUT} = 1 \text{ kHz}$

<sup>1</sup> See the Terminology section.

<sup>2</sup> Digitally generated sine wave at 1 kHz.

**TIMING CHARACTERISTICS**

All input signals are specified with  $t_R = t_F = 1 \text{ ns/V}$  (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ . See Figure 2.  $V_{DD} = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $1.62 \text{ V} \leq V_{LOGIC} \leq 5.5 \text{ V}$ ;  $V_{REF} = 2.5 \text{ V}$ . All specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

**Table 4.**

Parameter <sup>1</sup>	Symbol	1.62 V ≤ V <sub>LOGIC</sub> < 2.7 V		2.7 V ≤ V <sub>LOGIC</sub> ≤ 5.5 V		Unit
		Min	Max	Min	Max	
SCLK Cycle Time	t <sub>1</sub>	20		20		ns
SCLK High Time	t <sub>2</sub>	10		10		ns
SCLK Low Time	t <sub>3</sub>	10		10		ns
SYNC to SCLK Falling Edge Setup Time	t <sub>4</sub>	15		10		ns
Data Setup Time	t <sub>5</sub>	5		5		ns
Data Hold Time	t <sub>6</sub>	5		5		ns
SCLK Falling Edge to SYNC Rising Edge	t <sub>7</sub>	10		10		ns
Minimum SYNC High Time	t <sub>8</sub>	20		20		ns
SYNC Rising Edge to SYNC Rising Edge (DAC Register Updates)	t <sub>9</sub>	870		830		ns
SYNC Falling Edge to SCLK Fall Ignore	t <sub>10</sub>	16		10		ns
LDAC Pulse Width Low	t <sub>11</sub>	15		15		ns
SYNC Rising Edge to LDAC Rising Edge	t <sub>12</sub>	20		20		ns
SYNC Rising Edge to LDAC Falling Edge	t <sub>13</sub>	30		30		ns
LDAC Falling Edge to SYNC Rising Edge	t <sub>14</sub>	840		800		ns
Minimum Pulse Width Low	t <sub>15</sub>	30		30		ns
Pulse Activation Time	t <sub>16</sub>	30		30		ns
Power-Up Time <sup>2</sup>		4.5		4.5		μs

<sup>1</sup>Guaranteed by design and characterization; not production tested.

<sup>2</sup>Time to exit power-down to normal mode of operation, SYNC rising edge to 90% of DAC midscale value, with output unloaded.




Figure 2. Serial Write Operation

11255-002

**DAISY-CHAIN AND READBACK TIMING CHARACTERISTICS**

All input signals are specified with  $t_R = t_F = 1 \text{ ns/V}$  (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ . See Figure 4 and Figure 5.  $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $1.62 \text{ V} \leq V_{LOGIC} \leq 5.5 \text{ V}$ ,  $V_{REF} = 2.5 \text{ V}$ . All specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$ .

Table 5.

Parameter <sup>1</sup>	Symbol	1.62 V ≤ V <sub>LOGIC</sub> < 2.7 V		2.7 V ≤ V <sub>LOGIC</sub> ≤ 5.5 V		Unit
		Min	Max	Min	Max	
SCLK Cycle Time	t <sub>1</sub>	66		40		ns
SCLK High Time	t <sub>2</sub>	33		20		ns
SCLK Low Time	t <sub>3</sub>	33		20		ns
SYNC to SCLK Falling Edge	t <sub>4</sub>	33		20		ns
Data Setup Time	t <sub>5</sub>	5		5		ns
Data Hold Time	t <sub>6</sub>	5		5		ns
SCLK Falling Edge to SYNC Rising Edge	t <sub>7</sub>	15		10		ns
Minimum SYNC High Time	t <sub>8</sub>	60		30		ns
SDO Data Valid from SCLK Rising Edge	t <sub>9</sub>		45		30	ns
SYNC Rising Edge to SCLK Falling Edge	t <sub>10</sub>	15		10		ns
SYNC Rising Edge to SDO Disable	t <sub>11</sub>	60		60		ns

<sup>1</sup> Guaranteed by design and characterization; not production tested.

**Circuit and Timing Diagrams**




Figure 3. Load Circuit for Digital Output (SDO) Timing Specifications




Figure 4. Daisy-Chain Timing Diagram




Figure 5. Readback Timing Diagram

11255-005

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 6.

Parameter	Rating
$V_{DD}$ to GND	-0.3 V to +7 V
$V_{LOGIC}$ to GND	-0.3 V to +7 V
$V_{OUT}$ to GND	-0.3 V to $V_{DD} + 0.3$ V
$V_{REF}$ to GND	-0.3 V to $V_{DD} + 0.3$ V
Digital Input Voltage to GND	-0.3 V to $V_{LOGIC} + 0.3$ V
Operating Temperature Range	-40°C to +105°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	125°C
16-Lead TSSOP, $\theta_{JA}$ Thermal Impedance, 0 Airflow (4-Layer Board)	112.6°C/W
16-Lead LFCSP, $\theta_{JA}$ Thermal Impedance, 0 Airflow (4-Layer Board)	70°C/W
Reflow Soldering Peak Temperature, Pb Free (J-STD-020)	260°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.


### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.




# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



NOTES  
 1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.  
 2. THE EXPOSED PAD MUST BE TIED TO GND.

Figure 6. 16-Lead LFCSP Pin Configuration



NOTES  
 1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.

Figure 7. 16-Lead TSSOP Pin Configuration

Table 7. Pin Function Descriptions

Pin No.		Mnemonic	Description
LFCSP	TSSOP		
1	3	V <sub>OUTA</sub>	Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation.
2	4	GND	Ground Reference Point for All Circuitry on the AD5689/AD5687.
3	5	V <sub>DD</sub>	Power Supply Input. The AD5689/AD5687 can be operated from 2.7 V to 5.5 V. Decouple the supply with a 10 μF capacitor in parallel with a 0.1 μF capacitor to GND.
4	2	NC	No Connect. Do not connect to this pin.
5	7	V <sub>OUTB</sub>	Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation.
6	8	SDO	Serial Data Output. SDO can be used to daisy-chain a number of AD5689/AD5687 devices together, or it can be used for readback. The serial data is transferred on the rising edge of SCLK and is valid on the falling edge of the clock.
7	9	LDAC	LDAC can be operated in two modes: asynchronous and synchronous. Pulsing this pin low allows either or both DAC registers to be updated if the input registers have new data; both DAC outputs can be updated simultaneously. This pin can also be tied permanently low.
8	10	GAIN	Gain Select. When this pin is tied to GND, both DACs output a span from 0 V to V <sub>REF</sub> . If this pin is tied to V <sub>LOGIC</sub> , both DACs output a span of 0 V to 2 × V <sub>REF</sub> .
9	11	V <sub>LOGIC</sub>	Digital Power Supply. Voltage ranges from 1.62 V to 5.5 V.
10	12	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates of up to 50 MHz.
11	13	SYNC	Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes low, data is transferred in on the falling edges of the next 24 clocks.
12	14	SDIN	Serial Data Input. This device has a 24-bit input shift register. Data is clocked into the register on the falling edge of the serial clock input.
13	15	RESET	Asynchronous Reset Input. The RESET input is falling edge sensitive. When RESET is low, all LDAC pulses are ignored. When RESET is activated, the input register and the DAC register are updated with zero scale or midscale, depending on the state of the RSTSEL pin. If the pin is forced low at power-up, the POR circuit does not initialize correctly until the pin is released.
14	16	RSTSEL	Power-On Reset Select. Tying this pin to GND powers up both DACs to zero scale. Tying this pin to V <sub>LOGIC</sub> powers up both DACs to midscale.
15	1	V <sub>REF</sub>	Reference Input Voltage.
16	6	NC	No Connect. Do not connect to this pin.
17	N/A	EPAD	Exposed Pad. The exposed pad must be tied to GND.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. AD5689 Integral Nonlinearity (INL) vs. Code




Figure 11. AD5687 INL vs. Code




Figure 9. AD5689 Differential Nonlinearity (DNL) vs. Code




Figure 12. AD5687 DNL vs. Code




Figure 10. INL Error and DNL Error vs. Temperature




Figure 13. INL Error and DNL Error vs.  $V_{REF}$




Figure 14. INL Error and DNL Error vs. Supply Voltage




Figure 17. Gain Error and Full-Scale Error vs. Supply Voltage




Figure 15. Gain Error and Full-Scale Error vs. Temperature




Figure 18. Zero-Code Error and Offset Error vs. Supply Voltage




Figure 16. Zero-Code Error and Offset Error vs. Temperature




Figure 19. Total Unadjusted Error (TUE) vs. Temperature




Figure 20. TUE vs. Supply Voltage, Gain = 1




Figure 23. Headroom/Footroom vs. Load Current




Figure 21. TUE vs. Code




Figure 24. Source and Sink Capability at 5 V




Figure 22.  $I_{DD}$  Histogram




Figure 25. Source and Sink Capability at 3 V




Figure 26. Supply Current vs. Temperature




Figure 29. Exiting Power-Down to Midscale




Figure 27. Settling Time, 5 V




Figure 30. Digital-to-Analog Glitch Impulse




Figure 28. Power-On Reset to 0 V




Figure 31. Analog Crosstalk, Channel A




Figure 32. 0.1 Hz to 10 Hz Output Noise Plot

11255-032




Figure 34. Settling Time vs. Capacitive Load

11255-034




Figure 33. Total Harmonic Distortion at 1 kHz

11255-033




Figure 35. Multiplying Bandwidth, Reference = 2.5 V,  $\pm 0.1$  V p-p, 10 kHz to 10 MHz

11255-035

## TERMINOLOGY

### Relative Accuracy or Integral Nonlinearity (INL)

For the DAC, relative accuracy or integral nonlinearity is a measurement of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function. Typical INL vs. code plots are shown Figure 8 and Figure 11.

### Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of  $\pm 1$  LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. Typical DNL vs. code plots are shown in Figure 9 and Figure 12.

### Zero-Code Error

Zero-code error is a measurement of the output error when zero code (0x0000) is loaded to the DAC register. Ideally, the output should be 0 V. The zero-code error is always positive in the device because the output of the DAC cannot go below 0 V due to a combination of the offset errors in the DAC and the output amplifier. Zero-code error is expressed in mV. A plot of zero-code error vs. temperature is shown in Figure 16.

### Full-Scale Error

Full-scale error is a measurement of the output error when full-scale code (0xFFFF) is loaded to the DAC register. Ideally, the output should be  $V_{DD} - 1$  LSB. Full-scale error is expressed in percent of full-scale range (% of FSR). A plot of full-scale error vs. temperature is shown in Figure 15.

### Gain Error

Gain error is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from the ideal and is expressed as % of FSR.

### Offset Error Drift

Offset error drift is a measurement of the change in offset error with a change in temperature. It is expressed in  $\mu\text{V}/^\circ\text{C}$ .

### Gain Temperature Coefficient

Gain temperature coefficient is a measurement of the change in gain error with changes in temperature. It is expressed in ppm of FSR/ $^\circ\text{C}$ .

### Offset Error

Offset error is a measure of the difference between  $V_{OUT}$  (actual) and  $V_{OUT}$  (ideal) expressed in mV in the linear region of the transfer function. Offset error is measured on the device with Code 512 loaded in the DAC register. It can be negative or positive.

### DC Power Supply Rejection Ratio (PSRR)

PSRR indicates how the output of the DAC is affected by changes in the supply voltage. It is the ratio of the change in  $V_{OUT}$  to a change in  $V_{DD}$  for the full-scale output of the DAC. It is measured in  $\text{mV}/\text{V}$ .  $V_{REF}$  is held at 2 V, and  $V_{DD}$  is varied by  $\pm 10\%$ .

### Output Voltage Settling Time

Output voltage settling time is the amount of time it takes for the output of a DAC to settle to a specified level for a  $\frac{1}{4}$  to  $\frac{3}{4}$  full-scale input change and is measured from the rising edge of SYNC.

### Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nV-sec and is measured when the digital input code is changed by 1 LSB at the major carry transition, that is, 0x7FFF to 0x8000 (see Figure 30).

### Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but it is measured when the DAC output is not updated. It is specified in nV-sec and measured with a full-scale code change on the data bus, that is, from all 0s to all 1s and vice versa.

### Reference Feedthrough

Reference feedthrough is the ratio of the amplitude of the signal at the DAC output to the reference input when the DAC output is not being updated. It is expressed in dB.

### Noise Spectral Density (NSD)

NSD is a measurement of the internally generated random noise. Random noise is characterized as a spectral density. It is measured, in  $\text{nV}/\sqrt{\text{Hz}}$ , by loading the DAC to midscale and measuring noise at the output.

### DC Crosstalk

DC crosstalk is the dc change in the output level of one DAC in response to a change in the output of another DAC. It is measured with a full-scale output change (or soft power-down and power-up) on one DAC while monitoring another DAC kept at midscale. It is expressed in  $\mu\text{V}$ .

DC crosstalk due to load current change is a measure of the impact that a change in load current on one DAC has to another DAC kept at midscale. It is expressed in  $\mu\text{V}/\text{mA}$ .

### Digital Crosstalk

Digital crosstalk is the glitch impulse transferred to the output of one DAC at midscale in response to a full-scale code change (all 0s to all 1s and vice versa) in the input register of another DAC. It is measured in standalone mode and expressed in nV-sec.

### Analog Crosstalk

Analog crosstalk is the glitch impulse transferred to the output of one DAC due to a change in the output of another DAC. It is measured by loading one of the input registers with a full-scale code change (all 0s to all 1s and vice versa). Then execute a software LDAC and monitor the output of the DAC whose digital code was not changed. The area of the glitch is expressed in nV-sec.

**DAC-to-DAC Crosstalk**

DAC-to-DAC crosstalk is the glitch impulse transferred to the output of one DAC due to a digital code change and subsequent analog output change of another DAC. It is measured by loading the attack channel with a full-scale code change (all 0s to all 1s and vice versa), using the write to and update commands while monitoring the output of the victim channel that is at midscale. The energy of the glitch is expressed in nV-sec.

**Multiplying Bandwidth**

The amplifiers within the DAC have a finite bandwidth. The multiplying bandwidth is a measure of this. A sine wave on the reference (with full-scale code loaded to the DAC) appears on the output. The multiplying bandwidth is the frequency at which the output amplitude falls to 3 dB below the input.

**Total Harmonic Distortion (THD)**

THD is the difference between an ideal sine wave and its attenuated version using the DAC. The sine wave is used as the reference for the DAC, and the THD is a measurement of the harmonics present on the DAC output. It is measured in dB.



## THEORY OF OPERATION

### DIGITAL-TO-ANALOG CONVERTERS (DACs)

The AD5689/AD5687 are dual 16-/12-bit, serial input, voltage output DACs. The parts operate from supply voltages of 2.7 V to 5.5 V. Data is written to the AD5689/AD5687 in a 24-bit word format via a 3-wire serial interface. The devices incorporate a power-on reset circuit to ensure that the DAC output powers up to a known output state. The AD5689/AD5687 also have a software power-down mode that reduces the typical current consumption to 4  $\mu$ A.

### TRANSFER FUNCTION

Because the input coding to the DAC is straight binary, the ideal output voltage when using an external reference is given by

$$V_{OUT} = V_{REF} \times Gain \left[ \frac{D}{2^N} \right]$$

where:

*Gain* is the output amplifier gain and is set to 1 by default. It can be set to  $\times 1$  or  $\times 2$  using the gain select pin. When the GAIN pin is tied to GND, both DACs output a span from 0 V to  $V_{REF}$ . If the GAIN pin is tied to  $V_{LOGIC}$ , both DACs output a span of 0 V to  $2 \times V_{REF}$ .

*D* is the decimal equivalent of the binary code that is loaded to the DAC register as follows: 0 to 4,095 for the 12-bit device and 0 to 65,535 for the 16-bit device.

*N* is the DAC resolution.

### DAC ARCHITECTURE

The DAC architecture consists of a string DAC followed by an output amplifier. Figure 36 shows a block diagram of the DAC architecture.




Figure 36. Single DAC Channel Architecture Block Diagram

The resistor string structure is shown in Figure 37. It is a string of resistors, each of Value *R*. The code loaded to the DAC register determines the node on the string where the voltage is to be tapped off and fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. Because it is a string of resistors, it is guaranteed monotonic.




Figure 37. Resistor String Structure

### Output Amplifiers

The output buffer amplifier can generate rail-to-rail voltages on its output, which gives an output range of 0 V to  $V_{DD}$ . The actual range depends on the value of  $V_{REF}$ , the GAIN pin, the offset error, and the gain error. The GAIN pin selects the gain of the output, as follows:

- If the GAIN pin is tied to GND, both DAC outputs have a gain of 1, and the output range is 0 V to  $V_{REF}$ .
- If the GAIN pin is tied to  $V_{LOGIC}$ , both DAC outputs have a gain of 2, and the output range is 0 V to  $2 \times V_{REF}$ .

These amplifiers are capable of driving a load of 1 k $\Omega$  in parallel with 2 nF to GND. The slew rate is 0.8 V/ $\mu$ s with a  $\frac{1}{4}$  to  $\frac{3}{4}$  scale settling time of 5  $\mu$ s.

**SERIAL INTERFACE**

The AD5689/AD5687 have a 3-wire serial interface ( $\overline{\text{SYNC}}$ , SCLK, and SDIN) that is compatible with SPI, QSPI™, and MICROWIRE® interface standards as well as most DSPs. See Figure 2 for a timing diagram of a typical write sequence. The AD5689/AD5687 contain an SDO pin that allows the user to daisy-chain multiple devices together (see the Daisy-Chain Operation section) or read back data.

**Input Shift Register**

The input shift register of the AD5689/AD5687 is 24 bits wide, and data is loaded MSB first (DB23). The first four bits are the command bits, C3 to C0 (see Table 9), followed by the 4-bit DAC address bits, composed of DAC B, DAC A, and two don't care bits set to 0 (see Table 8). Finally, the data-word completes the input shift register.

The data-word comprises 16-bit or 12-bit input code, followed by zero don't care bits for the AD5689 or four don't care bits for the AD5687, as shown in Figure 38 and Figure 39, respectively. These data bits are transferred to the input shift register on the 24 falling edges of SCLK and updated on the rising edge of  $\overline{\text{SYNC}}$ .

Commands can be executed on individual DAC channels or on both DAC channels, depending on the address bits selected.

**Table 8. Address Commands**

DAC B	Address (n)			Selected DAC Channel
	0	0	DAC A	
0	0	0	1	DAC A
1	0	0	0	DAC B
1	0	0	1	DAC A and DAC B

**Table 9. Command Definitions**

Command				Description
C3	C2	C1	C0	
0	0	0	0	No operation
0	0	0	1	Write to Input Register n (dependent on $\overline{\text{LDAC}}$ )
0	0	1	0	Update DAC Register n with contents of Input Register n
0	0	1	1	Write to and update DAC Channel n
0	1	0	0	Power down/power up DAC
0	1	0	1	Hardware $\overline{\text{LDAC}}$ mask register
0	1	1	0	Software reset (power-on reset)
0	1	1	1	Reserved
1	0	0	0	Set up DCEN register (daisy-chain enable)
1	0	0	1	Set up readback register (readback enable)
1	0	1	0	Reserved
...	...	...	...	Reserved
1	1	1	1	No operation, daisy-chain mode




Figure 38. AD5689 Input Shift Register Content




Figure 39. AD5687 Input Shift Register Content

**STANDALONE OPERATION**

The write sequence begins by bringing the SYNC line low. Data from the SDIN line is clocked into the 24-bit input shift register on the falling edge of SCLK. After the last of 24 data bits is clocked in, SYNC is brought high. The programmed function is then executed; that is, an LDAC-dependent change in DAC register contents and/or a change in the mode of operation occurs. If SYNC is taken high before the 24<sup>th</sup> clock, it is considered a valid frame and invalid data may be loaded to the DAC. SYNC must be brought high for a minimum of 20 ns (single channel, see t<sub>s</sub> in Figure 2) before the next write sequence so that a falling edge of SYNC can initiate the next write sequence. Idle SYNC at the rails between write sequences for an even lower power operation of the part. The SYNC line is kept low for 24 falling edges of SCLK, and the DAC is updated on the rising edge of SYNC.

When the data has been transferred into the input register of the addressed DAC, both DAC registers and outputs can be updated by taking LDAC low while the SYNC line is high.

**WRITE AND UPDATE COMMANDS**

**Write to Input Register n (Dependent on LDAC)**

Command 0001 allows the user to write to the dedicated input register of each DAC individually. When LDAC is low, the input register is transparent (if not controlled by the LDAC mask register).

**Update DAC Register n with Contents of Input Register n**

Command 0010 loads the DAC registers/outputs with the contents of the input registers selected and updates the DAC outputs directly.

**Write to and Update DAC Channel n (Independent of LDAC)**


Command 0011 allows the user to write to the DAC registers and update the DAC outputs directly.

**DAISY-CHAIN OPERATION**

For systems that contain several DACs, the SDO pin can be used to daisy-chain several devices together. SDO is enabled through a software executable daisy-chain enable (DCEN) command. Command 1000 is reserved for this DCEN function (see Table 9). Daisy-chain mode is enabled by setting Bit DB0 in the DCEN register. The default setting is standalone mode, where DB0 (LSB) = 0. Table 10 shows how the state of the bit corresponds to the mode of operation of the device.

Table 10. Daisy-Chain Enable (DCEN) Register

DB0 (LSB)	Description
0	Standalone mode (default)
1	DCEN mode



\*ADDITIONAL PINS OMITTED FOR CLARITY.

Figure 40. Daisy-Chaining Multiple AD5689/AD5687 Devices

The SCLK pin is continuously applied to the input shift register when SYNC is low. If more than 24 clock pulses are applied, the data ripples out of the input shift register and appears on the SDO line. This data is clocked out on the rising edge of SCLK and is valid on the falling edge. By connecting this line to the SDIN input on the next DAC in the chain, a daisy-chain interface is constructed. Each DAC in the system requires 24 clock pulses. Therefore, the total number of clock cycles must equal 24 × N, where N is the total number of devices that are updated. If SYNC is taken high at a clock that is not a multiple of 24, it is considered a valid frame and invalid data may be loaded to the DAC. When the serial transfer to all devices is complete, SYNC is taken high. This latches the input data in each device in the daisy chain and prevents any further data from being clocked into the input shift register. The serial clock can be continuous or a gated clock. A continuous SCLK source can be used only if SYNC can be held low for the correct number of clock cycles. In gated clock mode, a burst clock containing the exact number of clock cycles must be used, and SYNC must be taken high after the final clock to latch the data.

## READBACK OPERATION

Readback mode is invoked through a software executable readback command. If the SDO output is disabled via the daisy-chain mode disable bit in the control register, it is automatically enabled for the duration of the read operation, after which it is disabled again. Command 1001 is reserved for the readback function. This command, in association with selecting one of the address bits, DAC B or DAC A, selects the register to be read. Note that only one DAC register can be selected during readback. The remaining three address bits (which include the two don't care bits) must be set to Logic 0. The remaining data bits in the write sequence are ignored. If more than one address bit is selected or no address bit is selected, DAC Channel A is read back by default. During the next SPI write, the data that appears on the SDO output contains the data from the previously addressed register.

For example, to read back the DAC register for Channel A, implement the following sequence:

- Write 0x900000 to the [AD5689/AD5687](#) input register. This setting configures the part for read mode with the Channel A DAC register selected. Note that all data bits, DB15 to DB0, are don't care bits.
- Follow this write operation with a second write, a NOP condition, 0x000000 (0xF00000 in daisy-chain mode). During this write, the data from the register is clocked out on the SDO line. DB23 to DB20 contain undefined data, and the last 16 bits contain the DB19 to DB4 DAC register contents.

## POWER-DOWN OPERATION

The [AD5689/AD5687](#) contain three separate power-down modes. Command 0100 controls the power-down function (see Table 9). These power-down modes are software-programmable by setting eight bits, Bit DB7 to Bit DB0, in the input shift register. There are two bits associated with each DAC channel. Table 11 explains how the state of the two bits corresponds to the mode of operation of the device.

Either or both DACs (DAC B, DAC A) can be powered down to the selected mode by setting the corresponding bits. See Table 12 for the contents of the input shift register during the power-down/power-up operation.

**Table 12. 24-Bit Input Shift Register Contents of Power-Down/Power-Up Operation<sup>1</sup>**

DB23 (MSB)	DB22	DB21	DB20	DB19 to DB16	DB15 to DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0 (LSB)
0	1	0	0	X	X	PDB1	PDB0	1	1	1	1	PDA1	PDA0
Command bits (C3 to C0)				Address bits; don't care		Power-down, select DAC B		Set to 1		Set to 1		Power-down, select DAC A	

<sup>1</sup>X = don't care.

**Table 11. Modes of Operation**

Operating Mode	PDx1	PDx0
Normal Operation Mode	0	0
Power-Down Modes		
1 kΩ to GND	0	1
100 kΩ to GND	1	0
Three-State	1	1

When both Bit PDx1 and Bit PDx0 (where x is the channel that is selected) in the input shift register are set to 0, the parts work normally, with a normal power consumption of 4 mA at 5 V. However, for the three power-down modes of the [AD5689/AD5687](#), the supply current falls to 4 μA at 5 V. Not only does the supply current fall, but the output stage is also internally switched from the output of the amplifier to a resistor network of known values. This switchover has the advantage that the output impedance of the part is known while the part is in power-down mode. The three power-down options are as follows:

- The output is connected internally to GND through a 1 kΩ resistor.
- The output is connected internally to GND through a 100 kΩ resistor.
- The output is left open-circuited (three-state).

The output stage is illustrated in Figure 41.




Figure 41. Output Stage During Power-Down

The bias generator, output amplifier, resistor string, and other associated linear circuitry are shut down when the power-down mode is activated. However, the contents of the DAC register are unaffected when in power-down, and the DAC register can be updated while the device is in power-down mode. The time that is required to exit power-down is typically 4.5 μs for  $V_{DD} = 5\text{ V}$ .

**LOAD DAC (HARDWARE  $\overline{\text{LDAC}}$  PIN)**

The AD5689/AD5687 DACs have double buffered interfaces consisting of two banks of registers: input registers and DAC registers. The user can write to any combination of the input registers. Updates to the DAC register are controlled by the  $\overline{\text{LDAC}}$  pin.




Figure 42. Simplified Diagram of Input Loading Circuitry for a Single DAC

**Instantaneous DAC Updating ( $\overline{\text{LDAC}}$  Held Low)**

$\overline{\text{LDAC}}$  is held low while data is clocked into the input register using Command 0001. Both the addressed input register and the DAC register are updated on the rising edge of SYNC, and then the output begins to change (see Table 14 and Table 15).

Table 14. 24-Bit Input Shift Register Contents for  $\overline{\text{LDAC}}$  Operation<sup>1</sup>

DB23 (MSB)	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15 to DB4	DB3	DB2	DB1	DB0 (LSB)
0	1	0	1	X	X	X	X	X	DAC B	0	0	DAC A
Command bits (C3 to C0)				Address bits, don't care				Don't care	Setting the $\overline{\text{LDAC}}$ bit to 1 overrides the $\overline{\text{LDAC}}$ pin			

<sup>1</sup> X = don't care.

Table 15. Write Commands and  $\overline{\text{LDAC}}$  Pin Truth Table<sup>1</sup>

Command	Description	Hardware $\overline{\text{LDAC}}$ Pin State	Input Register Contents	DAC Register Contents
0001	Write to Input Register n (dependent on $\overline{\text{LDAC}}$ )	V <sub>LOGIC</sub>	Data update	No change (no update)
		GND <sup>2</sup>	Data update	Data update
0010	Update DAC Register n with contents of Input Register n	V <sub>LOGIC</sub>	No change	Updated with input register contents
		GND	No change	Updated with input register contents
0011	Write to and update DAC Channel n	V <sub>LOGIC</sub>	Data update	Data update
		GND	Data update	Data update

<sup>1</sup> A high-to-low hardware  $\overline{\text{LDAC}}$  pin transition always updates the contents of the DAC register with the contents of the input register on channels that are not masked (blocked) by the  $\overline{\text{LDAC}}$  mask register.

<sup>2</sup> When the  $\overline{\text{LDAC}}$  pin is permanently tied low, the  $\overline{\text{LDAC}}$  mask bits are ignored.

**Deferred DAC Updating ( $\overline{\text{LDAC}}$  Pulsed Low)**

$\overline{\text{LDAC}}$  is held high while data is clocked into the input register using Command 0001. Both DAC outputs are asynchronously updated by taking  $\overline{\text{LDAC}}$  low after SYNC is taken high. The update then occurs on the falling edge of  $\overline{\text{LDAC}}$ .

**$\overline{\text{LDAC}}$  MASK REGISTER**

Command 0101 is reserved for a software  $\overline{\text{LDAC}}$  mask function, which allows the address bits to be ignored. A write to the DAC using Command 0101 loads the 4-bit  $\overline{\text{LDAC}}$  mask register (DB3 to DB0). The default setting for each channel is 0; that is, the  $\overline{\text{LDAC}}$  pin works normally. Setting the selected bit to 1 forces the DAC channel to ignore transitions on the  $\overline{\text{LDAC}}$  pin, regardless of the state of the hardware  $\overline{\text{LDAC}}$  pin. This flexibility is useful in applications where the user wishes to select which channels respond to the  $\overline{\text{LDAC}}$  pin.

The  $\overline{\text{LDAC}}$  mask register gives the user extra flexibility and control over the hardware  $\overline{\text{LDAC}}$  pin (see Table 13). Setting an  $\overline{\text{LDAC}}$  bit (DB3, DB0) to 0 for a DAC channel means that the update of this channel is controlled by the hardware  $\overline{\text{LDAC}}$  pin.

Table 13.  $\overline{\text{LDAC}}$  Overwrite Definition

Load $\overline{\text{LDAC}}$ Register		$\overline{\text{LDAC}}$ Operation
$\overline{\text{LDAC}}$ Bits (DB3, DB0)	$\overline{\text{LDAC}}$ Pin	
0	1 or 0	Determined by the $\overline{\text{LDAC}}$ pin.
1	X <sup>1</sup>	DAC channels update and override the $\overline{\text{LDAC}}$ pin. DAC channels see the $\overline{\text{LDAC}}$ pin as set to 1.

<sup>1</sup> X = don't care.

### HARDWARE RESET ( $\overline{\text{RESET}}$ )

$\overline{\text{RESET}}$  is an active low reset that allows the outputs to be cleared to either zero scale or midscale. The clear code value is user selectable via the power-on reset select pin (RSTSEL).  $\overline{\text{RESET}}$  must be kept low for a minimum amount of time to complete the operation (see Figure 2). When the  $\overline{\text{RESET}}$  signal is returned high, the output remains at the cleared value until a new value is programmed. The outputs cannot be updated with a new value while the  $\overline{\text{RESET}}$  pin is low. There is also a software executable reset function that resets the DAC to the power-on reset code. Command 0110 is designated for this software reset function (see Table 9). Any events on  $\overline{\text{LDAC}}$  during a power-on reset are ignored. If the  $\overline{\text{RESET}}$  pin is pulled low at power-up, the device does not initialize correctly until the pin is released.

### RESET SELECT PIN (RSTSEL)

The AD5689/AD5687 contain a power-on reset circuit that controls the output voltage during power-up. When the RSTSEL pin is connected low (to GND), the output powers up to zero scale. Note that this is outside the linear region of the DAC. When the RSTSEL pin is connected high (to  $V_{\text{LOGIC}}$ ),  $V_{\text{OUTX}}$  powers up to midscale. The output remains powered up at this level until a valid write sequence is sent to the DAC.

# APPLICATIONS INFORMATION

## MICROPROCESSOR INTERFACING

Microprocessor interfacing to the AD5689/AD5687 is achieved via a serial bus using a standard protocol that is compatible with DSP processors and microcontrollers. The communications channel requires a 3-wire or 4-wire interface consisting of a clock signal, a data signal, and a synchronization signal. Each device requires a 24-bit data-word with data valid on the rising edge of SYNC.

### AD5689/AD5687 TO ADSP-BF531 INTERFACE

The SPI interface of the AD5689/AD5687 is designed to be easily connected to industry-standard DSPs and microcontrollers. Figure 43 shows the AD5689/AD5687 connected to an Analog Devices Blackfin® DSP. The Blackfin has an integrated SPI port that connects directly to the SPI pins of the AD5689/AD5687.




Figure 43. ADSP-BF531 Interface to the AD5689/AD5687

### AD5689/AD5687 TO SPORT INTERFACE

The Analog Devices ADSP-BF527 has one SPORT serial port. Figure 44 shows how one SPORT interface can be used to control the AD5689/AD5687.




Figure 44. SPORT Interface to the AD5689/AD5687

## LAYOUT GUIDELINES

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. Design the PCB on which the AD5689/AD5687 are mounted so that the AD5689/AD5687 lie on the analog plane.

Provide the AD5689/AD5687 with ample supply bypassing of 10 μF in parallel with 0.1 μF on each supply, located as close to the package as possible, ideally right up against the device. The 10 μF capacitor is of the tantalum bead type. Use a 0.1 μF capacitor with low effective series resistance (ESR) and low effective series inductance (ESI), such as the common ceramic types,

which provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching.

In systems where there are many devices on one board, it is often useful to provide some heat sinking capability to allow the power to dissipate easily.

Each AD5689 or AD5687 has an exposed paddle beneath the device. Connect this paddle to the GND supply for the part. For optimum performance, use special considerations to design the motherboard and to mount the package. For enhanced thermal, electrical, and board level performance, solder the exposed paddle on the bottom of the package to the corresponding thermal land paddle on the PCB. Design thermal vias into the PCB land paddle area to further improve heat dissipation.

The GND plane on the device can be increased (as shown in Figure 45) to provide a natural heat sinking effect.





Figure 45. Paddle Connection to Board

## GALVANICALLY ISOLATED INTERFACE


In many process control applications, it is necessary to provide an isolation barrier between the controller and the unit being controlled to protect and isolate the controlling circuitry from any hazardous common-mode voltages that may occur. The iCoupler® products from Analog Devices provide voltage isolation in excess of 2.5 kV. The serial loading structure of the AD5689/AD5687 makes these parts ideal for isolated interfaces because the number of interface lines is kept to a minimum. Figure 46 shows a 4-channel isolated interface to the AD5689/AD5687 using an ADuM1400. For more information, visit [www.analog.com/icouplers](http://www.analog.com/icouplers).



<sup>1</sup>ADDITIONAL PINS OMITTED FOR CLARITY.

Figure 46. Isolated Interface


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WEED-6.

Figure 47. 16-Lead Lead Frame Chip Scale Package [LFCSP\_WQ]  
3 mm x 3 mm Body, Very Very Thin Quad  
(CP-16-22)  
Dimensions shown in millimeters

08-16-2010-E



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 48. 16-Lead Thin Shrink Small Outline Package [TSSOP]  
(RU-16)  
Dimensions shown in millimeters

ORDERING GUIDE

Model <sup>1</sup>	Resolution	Temperature Range	Accuracy	Package Description	Package Option	Branding
AD5689BCPZ-RL7	16 Bits	-40°C to +105°C	±2 LSB INL	16-Lead LFCSP_WQ	CP-16-22	DKW
AD5689BRUZ	16 Bits	-40°C to +105°C	±2 LSB INL	16-Lead TSSOP	RU-16	
AD5689BRUZ-RL7	16 Bits	-40°C to +105°C	±2 LSB INL	16-Lead TSSOP	RU-16	
AD5687BCPZ-RL7	12 Bits	-40°C to +105°C	±1 LSB INL	16-Lead LFCSP_WQ	CP-16-22	DL0
AD5687BRUZ	12 Bits	-40°C to +105°C	±1 LSB INL	16-Lead TSSOP	RU-16	
AD5687BRUZ-RL7	12 Bits	-40°C to +105°C	±1 LSB INL	16-Lead TSSOP	RU-16	

<sup>1</sup> Z = RoHS Compliant Part.