
#### Abstract

General Description The MAX4536/MAX4537/MAX4538 are quad, low-voltage, single-pole/single-throw (SPST) analog switches with a common enable pin. They are pin compatible with the industry-standard 74HC4316. The MAX4536 has four normally open (NO) switches, and the MAX4537 has four normally closed (NC) switches. The MAX4538 has two NO switches and two NC switches. These switches operate from $\mathrm{a}+2 \mathrm{~V}$ to +12 V single supply, or from $\pm 2 \mathrm{~V}$ to $\pm 6 \mathrm{~V}$ dual supplies. On-resistance ( $200 \Omega$ max) is matched between switches to $4 \Omega$ (max) and is flat ( $10 \Omega$ max) over the specified signal range. Each switch can handle rail-to-rail analog signals. The off-leakage current is only 1 nA at $+25^{\circ} \mathrm{C}$ and 10 nA at $+85^{\circ} \mathrm{C}$. All digital inputs have 0.8 V to 2.4 V logic thresholds, ensuring TTL/CMOS-logic compatibility when using a single +5 V supply or dual $\pm 5 \mathrm{~V}$ supplies.


Applications
Battery-Operated Equipment
Low-Voltage Data Acquisition
Test Equipment
Avionics
Portable Equipment
Audio-Signal Routing
Networking

Features

- Pin Compatible with 74HC4316
- $\pm 2.0 \mathrm{~V}$ to $\pm 6 \mathrm{~V}$ Dual Supplies +2.0 V to +12V Single Supply
- Four Separately Controlled SPST Switches with Common Enable
- $100 \Omega$ Signal Paths with Dual $\pm 5 \mathrm{~V}$ Supplies $200 \Omega$ Signal Paths with Single +4.5V Supply
- Rail-to-Rail Signal Handling
- tON and tOFF $=100 \mathrm{~ns}$ and 80 ns at $\pm 4.5 \mathrm{~V}$ Supply
- Less than $1 \mu \mathrm{~W}$ Power Consumption
- >2kV ESD Protection per Method 3015.7
- TTL/CMOS-Compatible Inputs
- Small Packages: PDIP, QSOP, Narrow SO

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX4536CPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX4536CSE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX4536CEE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 QSOP |
| MAX4536C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{\star}$ |
| MAX4536EPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX4536ESE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX4536EEE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP |

Ordering Information continued at end of data sheet. *Contact factory for availability.

Pin Configurations/Functional Diagrams/Truth Tables


## Quad, Low-Voltage, SPST Analog Switches with Enable

## ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to GND

| V+ ..............................................................-0.3V to +13.0V |  |
| :---: | :---: |
|  | -13.0V to +0.3V |
| V+ to V-.......................................................-0.3V to +13.0V |  |
| All Other Pins (Note 1) ........................ $\mathrm{V}-\mathrm{V}^{-0.3 V}$ ) to ( $\mathrm{V}++0.3 \mathrm{~V}$ ) |  |
| Continuous Current into Any Terminal.......................... $\pm 10 \mathrm{~mA}$ |  |
| Peak Current into Any Terminal (pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle) | $. \pm 20 \mathrm{~mA}$ |
|  |  |


|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Note 1: Signals on NC_, NO_COM_ $\overline{E N}$, or IN_ exceeding V+ or V- are clamped by internal diodes. Limit forward-diode current to maximum current rating.
Note 2: All leads are soldered or welded to PC boards.
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS— $\pm 5 \mathrm{~V}$ Dual Supplies

$\left(\mathrm{V}+=4.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}-=-4.5 \mathrm{~V}$ to $-5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}, \mathrm{~V} \overline{\mathrm{EN}}=0.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | TA |  | $\begin{gathered} \text { TYP } \\ \text { (Note 3) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |  |  |
| Analog Signal Range | VCOM, $\mathrm{V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{NC}}$ | (Note 4) | C, E | V- |  | V+ | V |
| COM_NO_, COM_NC_ On-Resistance | Ron | $\begin{aligned} & \mathrm{V}_{+}=4.5 \mathrm{~V}, \mathrm{~V}-=-4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {cOM }}^{-}=3.5 \mathrm{~V}, \mathrm{ICOM}_{-}=1 \mathrm{~mA} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 55 | 100 | $\Omega$ |
|  |  |  | C, E |  |  | 125 |  |
| COM_NO_, COM_NC_ On-Resistance Match Between Channels (Note 5) | $\Delta \mathrm{RoN}$ | $\begin{aligned} & \mathrm{V}_{+}=4.5 \mathrm{~V}, \mathrm{~V}-=-4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}^{-}=3.5 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}^{-}=1 \mathrm{~mA} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 1 | 4 | $\Omega$ |
|  |  |  | C, E |  |  | 6 |  |
| COM_NO_, COM_NC_ On-Resistance Flatness (Note 6) | RFLAT(ON) | $\begin{aligned} & \mathrm{V}_{+}=5.0 \mathrm{~V}, \mathrm{~V}-=-5.0 \mathrm{~V}, \\ & \mathrm{~V}_{\text {COM }}=-3.0 \mathrm{~V}, 0,+3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1 \mathrm{~mA} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 4 | 10 | $\Omega$ |
|  |  |  | C, E |  |  | 15 |  |
| NO_ NC_Off-Leakage Current (Note 7) | INO_(OFF), INC_(OFF) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {COM }}= \pm 4.5 \mathrm{~V}, \mathrm{~V}_{N_{--}}=\mp 4.5 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -1 | 0.01 | 1 | nA |
|  |  |  | C, E | -10 |  | 10 |  |
| COM_Off-Leakage Current (Note 7) | ICOM_(OFF) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {COM }}= \pm 4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{N}_{--}}=\mp 4.5 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -1 | 0.01 | 1 | nA |
|  |  |  | C, E | -10 |  | 10 |  |
| COM_On-Leakage Current (Note 7) | ICOM_(ON) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {COM }}= \pm 4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{N}_{--}}= \pm 4.5 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -2 | 0.01 | 2 | nA |
|  |  |  | C, E | -20 |  | 20 |  |
| LOGIC INPUT |  |  |  |  |  |  |  |
| EN, IN_Input Logic Threshold High | VINH |  | C, E |  | 1.4 | 2.4 | V |
| EN, IN_Input Logic Threshold Low | VINL |  | C, E | 0.8 | 1.4 |  | V |
| $\overline{E N}, \operatorname{IN}$ _ Input Current Logic High or Low | $\mathrm{l} \mathrm{INH}_{\sim}$, $\mathrm{I} \mathrm{INL}_{\sim}$ | VIN_ $=0.8 \mathrm{~V}$ or 2.4 V | C, E | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |

## Quad, Low-Voltage, SPST Analog Switches with Enable

## ELECTRICAL CHARACTERISTICS— $\pm 5 \mathrm{~V}$ Dual Supplies (continued)

$\left(\mathrm{V}+=4.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}-=-4.5 \mathrm{~V}$ to $-5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | $\mathrm{T}_{\mathrm{A}}$ | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 3) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCH DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| Turn-On Time | ton | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}= \pm 3 \mathrm{~V}, \mathrm{~V}_{+}=4.5 \mathrm{~V}, \\ & \mathrm{~V}-=-\overline{4} .5 \mathrm{~V}(\text { Figure 1) } \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 35 | 100 | ns |
|  |  |  | C, E |  |  | 125 |  |
| Turn-Off Time | toff | $\begin{aligned} & \mathrm{V}_{\text {COM }}= \pm 3 \mathrm{~V}, \mathrm{~V}_{+}=4.5 \mathrm{~V}, \\ & \mathrm{~V}-=-\overline{4} .5 \mathrm{~V} \text { (Figure 1) } \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 15 | 50 | ns |
|  |  |  | C, E |  |  | 60 |  |
| Break-Before-Make Time Delay (MAX4538 Only) | $t_{\text {tBBM }}$ | $\begin{aligned} & \mathrm{V}_{\text {COM }}= \pm 3 \mathrm{~V}, \mathrm{~V}_{+}=5.5 \mathrm{~V}, \\ & \mathrm{~V}-=-\overline{5} .5 \mathrm{~V} \text { (Figure 2) } \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | 5 | 15 |  | ns |
| Charge Injection (Figure 3) | Q | $\mathrm{CLL}_{\mathrm{L}}=1.0 \mathrm{nF}, \mathrm{V}_{\mathrm{NO}}=0 \mathrm{~V}, \mathrm{RS}^{\prime}=0 \Omega$ | $+25^{\circ} \mathrm{C}$ |  | 1 | 5 | pC |
| NO_ NC_Off-Capacitance (Figure 6) | CN_(OFF) | $\mathrm{V}_{\mathrm{NO}}{ }^{\text {a }}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}$ | $+25^{\circ} \mathrm{C}$ |  | 2 |  | pF |
| COM_Off-Capacitance (Figure 6) | Ccom_(OFF) | VCOM_ $=$ GND, $\mathrm{f}=1 \mathrm{MHz}$ | $+25^{\circ} \mathrm{C}$ |  | 2 |  | pF |
| COM_On-Capacitance (Figure 7) | CCOM_(ON) | $\mathrm{V}_{\text {COM }}=\mathrm{V}_{\text {NO_ }}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}$ | $+25^{\circ} \mathrm{C}$ |  | 6 |  | pF |
| Off-Isolation (Note 8, Figure 4) | VISO | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{N}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | -65 |  | dB |
| Channel-to-Channel Crosstalk (Note 9, Figure 5) | $\mathrm{V}_{\mathrm{CT}}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{N}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | -75 |  | dB |
| POWER SUPPLY |  |  |  |  |  |  |  |
| Power-Supply Range | V+, V- |  | C, E | -6 |  | 6 | V |
| V+ Supply Current | I+ | $\mathrm{V}+=5.5 \mathrm{~V}$, all $\mathrm{V}_{1 \mathrm{~N}_{-}}=0 \mathrm{~V}$ or $\mathrm{V}_{+}$ | $+25^{\circ} \mathrm{C}$ | -1 | 0.05 | 1 | $\mu \mathrm{A}$ |
|  |  |  | C, E | -10 |  | 10 |  |
| V- Supply Current | I- | $\mathrm{V}-=-5.5 \mathrm{~V}$ | $+25^{\circ} \mathrm{C}$ | -1 | 0.05 | 1 | $\mu \mathrm{A}$ |
|  |  |  | C, E | -10 |  | 10 |  |

## Quad, Low-Voltage, SPST Analog Switches with Enable

## ELECTRICAL CHARACTERISTICS—+5V Single Supply

$\left(\mathrm{V}+=4.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\overline{\mathrm{EN}}}=0.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | TA $_{\text {A }}$ | MIN TYP MAX <br> (Note 3) | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |


| Analog Signal Range | $\begin{gathered} \mathrm{V}_{\mathrm{COM}}, \\ \mathrm{~V}_{\mathrm{NO}}, \mathrm{~V}_{\mathrm{NC}} \end{gathered}$ | (Note 4) | C, E | 0 |  | V+ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COM_-NO, COM_-NC_ On-Resistance | Ron | $\begin{aligned} & \mathrm{V}_{+}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=3.5 \mathrm{~V}, \\ & \mathrm{I}_{\text {com }}=1 \mathrm{~mA} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 90 | 200 | $\Omega$ |
|  |  |  | C, E |  |  | 225 |  |
| COM_-NO_, COM_-NC_ On-Resistance Match Between Channels (Note 5) | $\triangle \mathrm{RON}$ | $\begin{aligned} & \mathrm{V}_{+}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=3.5 \mathrm{~V}, \\ & \mathrm{I}_{\text {com }}=1 \mathrm{~mA} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 2 | 8 | $\Omega$ |
|  |  |  | C, E |  |  | 10 |  |
| NO_ NC_Off-Leakage Current (Notes 7, 10) | INO_(OFF), INC_(OFF) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, 4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{N}_{-}}=+4.5 \mathrm{~V}, 1 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -1 | 0.01 | 1 | nA |
|  |  |  | C, E | -10 |  | 10 |  |
| COM_Off-Leakage Current (Notes 7, 10) | ICOM_(OFF) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, 4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{N}_{-}}=+4.5 \mathrm{~V}, 1 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -1 | 0.01 | 1 | nA |
|  |  |  | C, E | -10 |  | 10 |  |
| COM_On-Leakage Current (Note 7, 10) | ICOM_(ON) | $\mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=1 \mathrm{~V}, 4.5 \mathrm{~V}$ | $+25^{\circ} \mathrm{C}$ | -2 | 0.01 | 2 | nA |
|  |  |  | C, E | -20 |  | 20 |  |

LOGIC INPUT

| $\overline{\mathrm{EN}}$, IN_Input Logic Threshold High | VINH |  | C, E |  | 1.4 | 2.4 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{EN}}$, IN_Input Logic Threshold Low | VINL |  | C, E | 0.8 | 1.4 |  | V |
| $\overline{\mathrm{EN}}, \mathrm{IN}$ _ Input Current Logic High or Low | IINH, lint_ | $\mathrm{V}_{1} \mathrm{~N}_{-}=0.8 \mathrm{~V}$ or 2.4 V | C, E | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |

SWITCH DYNAMIC CHARACTERISTICS

| Turn-On Time | ton | $\mathrm{V}_{\mathrm{COM}}^{-}=3 \mathrm{~V}, \mathrm{~V}_{+}=4.5 \mathrm{~V}$ <br> (Figure 1) | $+25^{\circ} \mathrm{C}$ |  | 50 | 100 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C, E |  | 20 | 125 |  |
| Turn-Off Time | toff | $\mathrm{V}_{\mathrm{COM}}^{-}=3 \mathrm{~V}, \mathrm{~V}_{+}=4.5 \mathrm{~V}$ <br> (Figure 1) | $+25^{\circ} \mathrm{C}$ |  |  | 80 | ns |
|  |  |  | C, E |  |  | 100 |  |
| Break-Before-Make Time Delay | $t_{\text {tBM }}$ | $\begin{aligned} & \text { MAX4538, } \mathrm{V}_{\text {COM }}=3 \mathrm{~V} \text {, } \\ & \mathrm{V}_{+}=5.5 \mathrm{~V}(\text { Figure 2) } \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | 5 | 25 |  | ns |
| Charge Injection (Figure 3) (Note 4) | Q | $\mathrm{CL}_{\mathrm{L}}=1.0 \mathrm{nF}, \mathrm{V}_{\mathrm{NO}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega$ | $+25^{\circ} \mathrm{C}$ |  | 1 | 5 | pC |
| POWER SUPPLY |  |  |  |  |  |  |  |
| V+ Supply Current | I+ | $\mathrm{V}_{+}=5.5 \mathrm{~V}$, all $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{+}$ | $+25^{\circ} \mathrm{C}$ | -1 | 0.05 | 1 | $\mu \mathrm{A}$ |
|  |  |  | C, E | -10 |  | 10 |  |

# Quad, Low-Voltage, SPST Analog Switches with Enable 

## ELECTRICAL CHARACTERISTICS—+3V Single Supply

$\left(\mathrm{V}+=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.5 \mathrm{~V}, \mathrm{~V}_{\overline{E N}}=0.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | $\mathrm{T}_{\mathrm{A}}$ | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 3) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |  |  |
| Analog Signal Range | VCOM, $\mathrm{V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{NC}}$ | (Note 4) | C, E | 0 |  | V+ | V |
| COM_-NO_, COM_-NC_ On-Resistance | Ron | $\begin{aligned} & \mathrm{V}_{+}=2.7 \mathrm{~V}, \mathrm{~V}_{\text {com }}=1.5 \mathrm{~V} \text {, } \\ & \mathrm{I}_{\text {com }}=0.1 \mathrm{~mA} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 210 | 500 | $\Omega$ |
|  |  |  | C, E |  |  | 600 |  |
| LOGIC INPUT |  |  |  |  |  |  |  |
| EN, IN_Input Logic Threshold High | VINH |  | C, E |  | 0.9 | 2.0 | V |
| $\overline{\mathrm{EN}}$, IN_Input Logic Threshold Low | VINL |  | C, E | 0.5 | 0.9 |  | V |
| $\overline{E N}, \operatorname{IN}$ _ Input Current Logic High or Low | $\mathrm{IINH}_{\sim}, \mathrm{l} \mathrm{INL}_{-}$ | $\mathrm{V}_{1} \mathrm{~N}_{-}=0.8 \mathrm{~V}$ or 2.4 V | C, E | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |
| SWITCH DYNAMIC CHARACTERISTICS (Note 4) |  |  |  |  |  |  |  |
| Turn-On Time | ton | $\mathrm{V}_{\mathrm{COM}}=1.5 \mathrm{~V}, \mathrm{~V}_{+}=2.7 \mathrm{~V}$ <br> (Figure 1) | $+25^{\circ} \mathrm{C}$ |  | 80 | 250 | ns |
|  |  |  | C, E |  |  | 300 |  |
| Turn-Off Time | tofF | $V_{C O M}=1.5 \mathrm{~V}, \mathrm{~V}_{+}=2.7 \mathrm{~V}$ <br> (Figure 1) | $+25^{\circ} \mathrm{C}$ |  | 40 | 100 | ns |
|  |  |  | C, E |  |  | 120 |  |
| Break-Before-Make Time Delay | tBBM | $\begin{aligned} & \mathrm{MAX4538}, \mathrm{VCOM}_{\text {Co }}=1.5 \mathrm{~V}, \\ & \mathrm{~V}+=3.6 \mathrm{~V} \text { (Figure 2) } \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | 10 | 40 |  | ns |
| Charge Injection (Figure 3) | Q | $\mathrm{CL}_{\mathrm{L}}=1.0 \mathrm{nF}, \mathrm{V}_{\mathrm{NO}}=0 \mathrm{~V}, \mathrm{RS}^{\prime}=0 \Omega$ | $+25^{\circ} \mathrm{C}$ |  |  | 3 | pC |
| POWER SUPPLY |  |  |  |  |  |  |  |
| V+ Supply Current | I+ | $\mathrm{V}_{+}=3.6 \mathrm{~V}$, all $\mathrm{V}_{1 \mathrm{~N}_{-}}=0 \mathrm{~V}$ or $\mathrm{V}_{+}$ | $+25^{\circ} \mathrm{C}$ | -1 | 0.05 | 1 | $\mu \mathrm{A}$ |
|  |  |  | C, E | -10 |  | 10 |  |

Note 3: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
Note 4: Guaranteed by design.
Note 5: $\Delta \mathrm{RON}_{\mathrm{ON}}=\Delta \mathrm{RON}(\mathrm{MAX})-\Delta \mathrm{RON}(\mathrm{MIN})$.
Note 6: Resistance flatness is defined as the difference between the maximum and the minimum value of on-resistance as measured over the specified analog-signal range.
Note 7: Leakage parameters are $100 \%$ tested at maximum rated hot temperature and guaranteed by correlation at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 8: Off-isolation = $20 \log _{10}\left[\mathrm{~V}_{\mathrm{COM}} / /\left(\mathrm{V}_{\mathrm{NC}_{-}}\right.\right.$or $\left.\left.\mathrm{V}_{\mathrm{NO}}\right]\right]$, $\mathrm{V}_{\mathrm{COM}}=$ output, $\mathrm{V}_{\mathrm{NC}}{ }_{-}$or $\mathrm{V}_{\mathrm{NO}_{-}}=$input to off switch.
Note 9: Between any two switches.
Note 10: Leakage testing for single-supply operation is guaranteed by testing with dual supplies.

## Quad, Low-Voltage, SPST Analog Switches with Enable

$\left(\mathrm{V}_{+}=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}\right.$ GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)
Typical Operating Characteristics


ON/OFF LEAKAGE CURRENT
vs. TEMPERATURE


ON/OFF TIME vs. SUPPLY VOLTAGE (DUAL SUPPLIES)



ON-RESISTANCE vs. VCOM AND TEMPERATURE (SINGLE SUPPLY)




POWER-SUPPLY CURRENT
vs. TEMPERATURE


CHARGE INJECTION vs. VCOM

$\left(\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}\right.$ GND $=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| $1,4,10,13$ | COM1-COM4 | Analog Switch Common* Terminals |
| $2,3,11,12$ | NO1-NO4, <br> or <br> NC1-NC4 | Analog Switch Normally Open* or Normally Closed* Terminals (see Truth Tables) |
| $5,6,14,15$ | IN1-IN4 | Logic-Control Digital Inputs. Control each switch (see Truth Tables), except when <br> EN is high. |
| 7 | GND | Disable Logic Input. Connect logic high to EN to disable (open) all switches. |
| 8 | V- | Ground. Connect to digital ground. (Analog signals have no ground reference; <br> they are limited to V+ and V-.) |
| 9 | V+ | Negative Analog Supply-Voltage Input. Connect V- to GND for single-supply operation. |
| 16 | Positive Analog and Digital Supply-Voltage Input. Internally connected to substrate. |  |

*NO_/NC_ and COM_pins are identical and interchangeable. Either may be considered as an input or an output; signals pass equally well in either direction.

# Quad, Low-Voltage, SPST Analog Switches with Enable 

## Applications Information

Power-Supply Considerations
Overview
The MAX4536/MAX4537/MAX4538 construction is typical of most CMOS analog switches. These devices have three supply pins: $\mathrm{V}_{+}$, $\mathrm{V}_{-}$-, and GND. $\mathrm{V}_{+}$and V - drive the internal CMOS switches and set the limits of the analog voltage on any switch. Reverse ESD-protection diodes are internally connected between each analog-signal pin, and both $\mathrm{V}+$ and V -. One of these diodes conducts if any analog signal exceeds $\mathrm{V}+$ or V -. These reversebiased ESD diodes leak during normal operation, forming the only current drawn from $\mathrm{V}+$ or V -.
Virtually all the analog leakage current is through the ESD diodes. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or V- and the analog signal. This means their leakages vary as the signal varies. The difference in the two diode leakages from the signal path to the $\mathrm{V}_{+}$and $V$ - pins constitutes the analog-signal path leakage current. All analog leakage current flows to the supply terminals, not to the other switch terminal. This explains how both sides of a given switch can show leakage currents of either the same or opposite polarity.
There is no connection between the analog-signal paths and GND. The analog-signal paths consist of an N-channel and P-channel MOSFET with their sources and drains paralleled and their gates driven out of phase to $\mathrm{V}_{+}$and V - by the logic-level translators.
$V_{+}$and GND power the internal logic and logic-level translators and set the input logic thresholds. The logic-level translators convert the logic levels to switched $\mathrm{V}_{+}$and V - signals to drive the analog switches' gates. This drive signal is the only connection between the logic supplies and the analog supplies. V+, and V- have ESD-protection diodes to GND. The logic-level inputs have ESD protection to V+ and to V-.
Increasing V- has no effect on the logic-level thresholds, but it does increase the drive to the P-channel switches, reducing their on-resistance. V- also sets the negative limit of the analog-signal voltage.

The logic-level thresholds are CMOS/TTL-compatible when $\mathrm{V}_{+}$is +5 V . The threshold increases slightly as $\mathrm{V}_{+}$ is raised. When $\mathrm{V}+$ reaches +12 V , the level threshold is about 3.1V, above the TTL output high-level minimum of 2.8 V , but still compatible with CMOS outputs.

## Bipolar Supplies

The MAX4536/MAX4537/MAX4538 operate with bipolar supplies between $\pm 2.0 \mathrm{~V}$ and $\pm 6 \mathrm{~V}$. The $\mathrm{V}+$ and V - supplies need not be symmetrical, but their sum cannot exceed the absolute maximum rating of 13.0 V . Do not connect the MAX4536/MAX4537/MAX4538's V+ to +3 V and then connect the logic-level input pins to TTL logic-level signals. TTL logic-level outputs in excess of the absolute maximum ratings can damage the part and/or external circuits.

CAUTION: The absolute maximum $\mathrm{V}+$ to V - differential voltage is 13.0 V . Typical $\pm 6 \mathrm{~V}$ or +12 V supplies with $\pm 10 \%$ tolerances can be as high as 13.2 V . This voltage can damage the MAX4536/MAX4537/MAX4538. Even $\pm 5 \%$ tolerance supplies may have overshoot or noise spikes that exceed 13.0 V .

Single Supplies The MAX4536/MAX4537/MAX4538 operate from single supplies between +2.0 V and +12 V when V - is connected to GND. All of the bipolar precautions must be observed.

High-Frequency Performance In $50 \Omega$ systems, signal response is reasonably flat up to 50 MHz (see Typical Operating Characteristics). Above 20 MHz , the on-response has several minor peaks that are highly layout dependent. The problem with high-frequency operation is not in turning the switch on, but in turning it off. The off-state switch acts like a capacitor and passes higher frequencies with less attenuation. At 10 MHz , off-isolation is about -44 dB in $50 \Omega$ systems, becoming worse (approximately 20 dB per decade) as frequency increases. Higher circuit impedances also make off-isolation worse. Adjacent channel attenuation is about 3dB above that of a bare IC socket, and is due entirely to capacitive coupling.

# Quad, Low-Voltage, SPST Analog Switches with Enable 

Test Circuits/Timing Diagrams


Figure 1. Switching Time


Figure 2. Break-Before-Make Interval (MAX4538 only)


Figure 3. Charge Injection

## Quad, Low-Voltage, SPST Analog Switches with Enable



Figure 4. Off Isolation


Figure 6. Channel-Off Capacitance


Figure 5. Crosstalk


Figure 7. Channel-On Capacitance

## Quad, Low-Voltage, SPST Analog Switches with Enable

_Ordering Information (continued)

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX4537CPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX4537CSE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX4537CEE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 QSOP |
| MAX4537C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{*}$ |
| MAX4537EPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX4537ESE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX4537EEE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP |
| MAX4538CPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX4538CSE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX4538CEE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 QSOP |
| MAX4538C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{*}$ |
| MAX4538EPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX4538ESE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX4538EEE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP |

*Contact factory for availability.


| MAX4536 |  | MAX4537 |  | MAX4538 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PIN | NAME | PIN | NAME | PIN | NAME |
| A | NO1 | A | NC1 | A | NO1 |
| B | NO2 | B | NC2 | B | NC2 |
| C | NO3 | C | NC3 | C | NC3 |
| D | NO4 | D | NC4 | D | NO4 |

TRANSISTOR COUNT: 121
SUBSTRATE IS INTERNALLY CONNECTED TO V+

## Quad, Low-Voltage, SPST Analog Switches with Enable



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 $\qquad$ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Maxim Integrated:
MAX4536CSE + MAX4536CSE +T MAX4536EEE + MAX4536EEE +T MAX4536ESE + MAX4536ESE +T
MAX4538ESE + MAX4538ESE + T

