



Sample &

Buy







#### TS3A24159

Reference

Design

SCDS238D - MARCH 2007 - REVISED JULY 2015

# TS3A24159 0.3-Ω 2-Channel SPDT Bidirectional Analog Switch **Dual-Channel 2:1 Multiplexer and Demultiplexer**

#### Features 1

- Specified Break-Before-Make Switching
- Low ON-State Resistance (0.3 Ω Max)
- Low Charge Injection
- Excellent ON-State Resistance Matching
- Low Total Harmonic Distortion (THD)
- 1.65-V to 3.6-V Single-Supply Operation
- Control Inputs Are 1.8-V Logic Compatible
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)

#### Applications 2

- **Cell Phones**
- **PDAs**
- Portable Instrumentation
- Audio and Video Signal Routing
- Low-Voltage Data-Acquisition Systems
- **Communication Circuits**
- Modems
- Hard Drives
- **Computer Peripherals**
- Wireless Terminals and Peripherals

# 3 Description


The TS3A24159 is a 2-channel single-pole doublethrow (SPDT) bidirectional analog switch that is designed to operate from 1.65 V to 3.6 V. It offers low ON-state resistance and excellent **ON-state** resistance matching with the break-before-make feature, to prevent signal distortion during the transferring of a signal from one channel to another. The device has excellent total harmonic distortion (THD) performance, low ON-state resistence, and consumes very low power. These are some of the features that make this device suitable for a variety of markets and many different applications.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	VSSOP (10)	3.00 mm × 3.00 mm
TS3A24159	VSON (10)	3.00 mm × 3.00 mm
	DSBGA (10)	1.86 mm × 1.35 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Functional Block Diagram





# Table of Contents

1	Feat	ures 1
2	App	lications 1
3	Desc	cription 1
4	Revi	sion History 2
5	Pin (	Configuration and Functions
6	Spec	cifications5
	6.1	Absolute Maximum Ratings 5
	6.2	ESD Ratings 5
	6.3	Recommended Operating Conditions 5
	6.4	Thermal Information 6
	6.5	Electrical Characteristics for 3-V Supply 6
	6.6	Electrical Characteristics for 2.5-V Supply7
	6.7	Electrical Characteristics for 1.8-V Supply
	6.8	Switching Characteristics for a 3-V Supply 10
	6.9	Switching Characteristics for a 2.5-V Supply 10
	6.10	Switching Characteristics for a 1.8-V Supply 10
	6.11	Typical Characteristics 11
7	Para	meter Measurement Information 13
8	Deta	iled Description 17

	8.1	Overview	
	8.2	Functional Block Diagram	17
	8.3	Feature Description	17
	8.4	Device Functional Modes	17
9	App	lication and Implementation	18
	9.1	Application Information	18
	9.2	Typical Application	18
10	Pow	ver Supply Recommendations	20
11	Lay	out	20
	11.1	Layout Guidelines	20
	11.2	Layout Example	20
12	Dev	ice and Documentation Support	21
	12.1	Documentation Support	21
	12.2	Community Resources	21
	12.3	Trademarks	21
	12.4	Electrostatic Discharge Caution	<mark>21</mark>
	12.5	Glossary	21
13	Mec	hanical, Packaging, and Orderable	
		rmation	21

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision C (February 2008) to Revision D

•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device	
	and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Changed V+ to V <sub>CC</sub> throughout the document to meet JEDEC standards 1	

## Copyright © 2007–2015, Texas Instruments Incorporated

# INSTRUMENTS


EXAS


www.ti.com

Page



# 5 Pin Configuration and Functions






#### **Pin Functions - VSSOP and VSON**

PIN		I/O	DESCRIPTION			
NO.	NAME	1/0	DESCRIPTION			
1	V <sub>CC</sub>	—	Power Supply			
2	NO1	I/O	ormally Open Signal Path			
3	COM1	I/O	ommon Signal Path			
4	IN1	I	gital Control to Connect COM to NO or NC			
5	NC1	I/O	ormally Closed Signal Path			
6	GND	_	round			
7	NC2	I/O	Normally Closed Signal Path			
8	IN2	I	Digital Control to Connect COM to NO or NC			
9	COM2	I/O	ommon Signal Path			
10	NO2	I/O	Normally Open Signal Path			





#### YZP Package Terminal Assignments

D	NO2	V <sub>CC</sub>	NO1
С	COM2		COM1
В	IN2		IN1
A	NC2	GND	NC1
	3	2	1

#### **Pin Functions - DSBGA**

	PIN	1/0	DESCRIPTION	
NO.	NAME	I/O	DESCRIPTION	
A1	NC1	I/O	Normally Closed Signal Path	
A2	GND	_	ind	
A3	NC2	I/O	mally Closed Signal Path	
B1	IN1	I	ital Control to Connect COM to NO or NC	
B3	IN2	I	ital Control to Connect COM to NO or NC	
C1	COM1	I/O	Common Signal Path	
C3	COM2	I/O	Common Signal Path	
D1	NO1	I/O	Normally Open Signal Path	
D2	V <sub>CC</sub>	_	ower Supply	
D3	NO2	I/O	Normally Open Signal Path	



### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage <sup>(3)</sup>		-0.5	3.6	V
V <sub>NC</sub> V <sub>NO</sub> V <sub>COM</sub>	/ <sub>NO</sub> Signal voltage <sup>(3) (4) (5)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>I/OK</sub>	Analog port diode current	$V_{NC}, V_{NO}, V_{COM} < 0$	-50	50	mA
I <sub>NC</sub>	ON-state switch current		-300	300	
I <sub>NO</sub> I <sub>COM</sub>	ON-state peak switch current <sup>(6)</sup>	$V_{\rm NC}$ , $V_{\rm NO}$ , $V_{\rm COM} = 0$ to $V_{\rm CC}$	-500	500	mA
V <sub>IN</sub>	Digital input voltage		-0.5	3.6	V
I <sub>IK</sub>	Digital input clamp current <sup>(3) (4)</sup>	V <sub>1</sub> < 0	-50		mA
I <sub>CC</sub>	Continuous current through V <sub>CC</sub>			100	mA
I <sub>GND</sub>	ND Continuous current through GND		-100		mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(3) All voltages are with respect to ground, unless otherwise specified.

(4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(5) This value is limited to 5.5 V maximum.

(6) Pulse at 1-ms duration <10% duty cycle

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatia discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	2000	N/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	1.65	3.6	V
V <sub>NC</sub> V <sub>NO</sub> V <sub>COM</sub>	Signal Voltage	0	V <sub>CC</sub>	V
V <sub>IN</sub>	Digital Input Voltage	0	V <sub>CC</sub>	V

#### TS3A24159

SCDS238D - MARCH 2007 - REVISED JULY 2015

www.ti.com

#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DGS (VSSOP)	DRC (VSON)	YZP (DSBGA)	UNIT
		10 PINS	10 PINS	10 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	154	49.4	90.9	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	37.9	71.2	0.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	83.6	23.8	8.3	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.4	2.2	3.2	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	82.2	23.8	8.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	6.1	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics for 3-V Supply

 $V_{CC} = 2.7$  V to 3.6 V,  $T_A = -40^{\circ}$ C to 85°C (unless otherwise noted) <sup>(1)</sup>

PARAMETER		TEST CONDITIONS		T <sub>A</sub>	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
ANALOG SWITCH									
Analog signal range	V <sub>COM</sub> , V <sub>NO</sub> , V <sub>NC</sub>					0		$V_{CC}$	V
Peak ON	<b>r</b> .	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$	Switch ON,	25°C	2.7 V		0.2	0.3	Ω
resistance	r <sub>peak</sub>	$I_{COM} = -100 \text{ mA},$	See Figure 10	Full	2.1 V			0.35	32
ON-state	r <sub>on</sub>	$V_{NO} \text{ or } V_{NC} = 2 \text{ V},$	Switch ON,	25°C	2.7 V		0.26	0.3	Ω
resistance	on	$I_{COM} = -100 \text{ mA},$	See Figure 10	Full	2.1 V			0.34	32
ON-state		$V_{NO} \text{ or } V_{NC} = 2 V, 0.8 V,$	Switch ON.	25°C	071		0.01	0.05	0
resistance match between channels	Δr <sub>on</sub>	$I_{COM} = -100 \text{ mA},$	See Figure 10	Full	2.7 V			0.05	Ω
ON-state		$\begin{array}{l} 0 \leq (V_{NO} \text{ or } V_{NC}) \leq V_{CC}, \\ I_{COM} = -100 \text{ mA}, \end{array}$	Switch ON, See Figure 10	25°C			0.13		Ω
resistance flatness	r <sub>on(flat)</sub>	$V_{NO} \text{ or } V_{NC} = 2 \text{ V}, 0.8 \text{ V},$	Switch ON,	25°C	2.7 V		0.01	0.04	Ω
		$I_{COM} = -100 \text{ mA},$ See Figure 10	Full				0.05	32	
NC, NO	I <sub>NC(OFF)</sub> ,	$V_{NC}$ or $V_{NO}$ = 1 V, $V_{COM}$ = 3 V,	Switch OFF.	25°C		-10		10	
OFF leakage current	I <sub>NO(OFF)</sub>	or $V_{NC}$ or $V_{NO}$ = 3 V, $V_{COM}$ = 1 V,	See Figure 11	Full	3.6 V	-50		50	nA
NC, NO	I <sub>NC(ON)</sub> ,	$V_{NC}$ or $V_{NO}$ = 1 V, $V_{COM}$ = Open,	Switch ON.	25°C		-10		10	
ON leakage current	I <sub>NO(ON)</sub>	or $V_{NC}$ or $V_{NO} = 3 V$ , $V_{COM} = Open$ ,	See Figure 12	Full	3.6 V	-100		100	nA
COM		$V_{NC}$ or $V_{NO}$ = Open, $V_{COM}$ = 1 V,	Switch ON.	25°C		-10		10	_
ON leakage current	I <sub>COM(ON)</sub>	or $V_{NC}$ or $V_{NO}$ = Open, $V_{COM}$ = 3 V,	See Figure 12	Full	3.6 V	-100		100	nA
DIGITAL CONTROL	L INPUTS (IN1,	, IN2) <sup>(2)</sup>							
Input logic high	V <sub>IH</sub>			Full		1.4			V
Input logic low	VIL			Full				0.5	V
Input leakage	lus lu	$V_1 = 3.6 V \text{ or } 0$		25°C	3.6 V	-40	5	40	nA
current	I <sub>IH</sub> , I <sub>IL</sub>			Full	3.0 V	-50		50	11A

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# Electrical Characteristics for 3-V Supply (continued)

PARAME	TER	TEST CONDITI	ONS	TA	Vcc	MIN TYP	MAX	UNIT
DYNAMIC								
Charge injection	Q <sub>C</sub>	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0,	C <sub>L</sub> = 1 nF, See Figure 19	25°C	3 V	9		рС
NC, NO OFF capacitance	$C_{NC(OFF)}, C_{NO(OFF)}$	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch OFF,	See Figure 13	25°C	3 V	90		pF
NC, NO ON capacitance	C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch ON,	See Figure 13	25°C	3 V	224		pF
COM ON capacitance	C <sub>COM(ON)</sub>	$V_{COM} = V_{CC}$ or GND, Switch ON,	See Figure 13	25°C	3 V	250		pF
Digital input capacitance	CI	$V_{IN} = V_{CC}$ or GND,	See Figure 13	25°C	3 V	2		pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 16	25°C	3 V	23		MHz
OFF isolation	O <sub>ISO</sub>	$R_{L} = 50 \ \Omega,$ f = 1 MHz,	See Figure 17	25°C	3 V	-72		dB
Crosstalk	X <sub>TALK</sub>	$R_{L} = 50 \ \Omega,$ f = 1 MHz,	See Figure 18	25°C	3 V	-96		dB
Total harmonic distortion	THD		f = 20 Hz to 20 kHz, See Figure 20	25°C	3 V	0.003%		
SUPPLY		·		-				
Positive supply	I <sub>CC</sub>	$V_{IN} = V_{CC}$ or GND		25°C	3.6 V	15	100	nA
current	·CC			Full		1		μA

#### 6.6 Electrical Characteristics for 2.5-V Supply

 $V_{CC}$  = 2.3 V to 2.7 V,  $T_{A}$  = –40°C to 85°C (unless otherwise noted)  $^{(1)}$ 

PARAME	TER	TEST CONDITIONS	;	T <sub>A</sub>	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
ANALOG SWITCH		-							
Analog signal range	V <sub>COM</sub> , V <sub>NO</sub> , V <sub>NC</sub>					0		$V_{CC}$	V
Peak ON		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$	Switch ON,	25°C				0.35	
resistance	r <sub>peak</sub>	$I_{COM} = -8 \text{ mA},$	See Figure 10	Full	2.3 V			0.45	Ω
ON-state		$V_{NO}$ or $V_{NC}$ = 1.8 V,	Switch ON,	25°C					
resistance	r <sub>on</sub>	$I_{COM} = -8 \text{ mA},$	See Figure 10	Full	2.3 V			0.4	Ω
ON-state		V <sub>NO</sub> or V <sub>NC</sub> = 1.8 V, 0.8 V,	Switch ON,	25°C			0.01	0.05	Ω
resistance match between channels	∆r <sub>on</sub>	$I_{\text{COM}} = -8 \text{ mA},$	See Figure 10	Full	2.3 V		0.05	0.05	
ON-state	_	$ \begin{array}{l} 0 \leq (V_{NO} \text{ or } V_{NC}) \leq V_{CC}, \\ I_{COM} = -8 \text{ mA}, \end{array} $	Switch ON, See Figure 10	25°C	0.0.1/		0.05		0
resistance flatness	r <sub>on(flat)</sub>	V <sub>NO</sub> or V <sub>NC</sub> = 0.8 V, 1.8 V,	Switch ON,	25°C	2.3 V		0.03	0.08	Ω
		$I_{\text{COM}} = -8 \text{ mA},$	See Figure 10	Full				0.1	
NC, NO	I <sub>NC(OFF)</sub> ,	$V_{\text{NC}} \text{ or } V_{\text{NO}}$ = 0.5 V, $V_{\text{COM}}$ = 2.2 V,	Switch OFF,	25°C		-10		10	
OFF leakage current		Full	2.7 V	-50		50	nA		
NC, NO	I <sub>NC(ON)</sub> ,	$V_{NC}$ or $V_{NO} = 0.5 V$ , $V_{COM} = Open$ , SV	Switch ON,			-10		10	1
ON leakage current	I <sub>NO(ON)</sub>	or $V_{NC}$ or $V_{NO}$ = 2.2 V, $V_{COM}$ = Open,	See Figure 12	Full	2.7 V	-100		100	nA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

### Electrical Characteristics for 2.5-V Supply (continued)

 $V_{CC}$  = 2.3 V to 2.7 V,  $T_A$  = -40°C to 85°C (unless otherwise noted) <sup>(1)</sup>

PARAME	TER	TEST CONDITIONS	5	TA	Vcc	MIN TY	P MAX	UNIT
ANALOG SWITCH (	(continued)							
СОМ		$V_{NC}$ or $V_{NO}$ = Open, $V_{COM}$ = 0.5 V,		25°C		-10	10	
ON leakage current	I <sub>COM(ON)</sub>	or $V_{NC}$ or $V_{NO}$ = Open, $V_{COM}$ = 2.2 V,	See Figure 12	Full	2.7 V	-100	100	nA
DIGITAL CONTROL	. INPUTS (IN1,	IN2) <sup>(2)</sup>						
Input logic high	V <sub>IH</sub>			Full		1.25		V
Input logic low	VIL			Full			0.5	V
Input leakage				25°C	071	-40	5 40	
current	I <sub>IH</sub> , I <sub>IL</sub>	$V_{I} = 2.7 V \text{ or } 0$		Full	2.7 V	-50	50	nA
DYNAMIC					1			
Charge injection	Q <sub>C</sub>	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C <sub>L</sub> = 1 nF, See Figure 19	25°C	2.5 V		8	pC
NC, NO OFF capacitance	C <sub>NC(OFF)</sub> , C <sub>NO(OFF)</sub>	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch OFF,	See Figure 13	25°C	2.5 V	ę	0	pF
NC, NO ON capacitance	C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch ON,	See Figure 13	25°C	2.5 V	25	0	pF
COM ON capacitance	C <sub>COM(ON)</sub>	$V_{COM} = V_{CC}$ or GND, Switch ON,	See Figure 13	25°C	2.5 V	25	0	pF
Digital input capacitance	CI	$V_I = V_{CC}$ or GND,	See Figure 13	25°C	2.5 V		2	pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 16	25°C	2.5 V	2	3	MHz
OFF isolation	O <sub>ISO</sub>	$\begin{array}{l} R_{L} = 50 \ \Omega, \\ f = 1 \ MHz, \end{array}$	See Figure 17	25°C	2.5 V	-7	2	dB
Crosstalk	X <sub>TALK</sub>	$\begin{array}{l} R_{L} = 50 \ \Omega, \\ f = 1 \ MHz, \end{array}$	See Figure 18	25°C	2.5 V	-9	6	dB
Total harmonic distortion	THD	$R_{L} = 600 \Omega,$ $C_{L} = 50 \text{ pF},$	f = 20 Hz to 20 kHz, See Figure 20	25°C	2.5 V	0.003	%	
SUPPLY				•	•			
Positive supply				25°C	0711	1	0 100	
current	I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND		Full	2.7 V	70	0	nA

(2) All unused digital inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### 6.7 Electrical Characteristics for 1.8-V Supply

 $V_{CC}$  = 1.65 V to 1.95 V,  $T_{A}$  = –40°C to 85°C (unless otherwise noted)  $^{(1)}$ 

00	· 7		,						
PARAM	IETER	TEST CONDI	TIONS	T <sub>A</sub>	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
ANALOG SWITC	H								
Analog signal range	V <sub>COM</sub> , V <sub>NO</sub> , V <sub>NC</sub>					0		V <sub>CC</sub>	V
Peak ON	<b>r</b> .	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$ $I_{COM} = -2 \text{ mA},$	Switch ON,	25°C	1.65 V		0.4 (	0.7	Ω
resistance	r <sub>peak</sub>	$I_{COM} = -2 \text{ mA},$	See Figure 10	Full	1.05 V			0.8	12
ON-state	-	$V_{NO}$ or $V_{NC} = 1.5 V$ ,	Switch ON,	25°C	1.65 V		0.3	0.45	Ω
resistance	r <sub>on</sub>	$V_{NO} \text{ or } V_{NC} = 1.5 \text{ V}, \qquad \qquad \text{Switch ON}, \\ I_{COM} = -2 \text{ mA}, \qquad \qquad \text{See Figure 10}$	Full	1.05 V			0.5	12	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



#### TS3A24159 SCDS238D – MARCH 2007 – REVISED JULY 2015

# Electrical Characteristics for 1.8-V Supply (continued)

 $V_{CC}$  = 1.65 V to 1.95 V,  $T_{A}$  = –40°C to 85°C (unless otherwise noted)  $^{(1)}$ 

PARAME	TER	TEST CONDITIONS	5	TA	Vcc	MIN	TYP	MAX	UNIT
ANALOG SWITCH	(continued)								
ON-state				25°C			0.02	0.04	
resistance match between channels	$\Delta r_{on}$	$V_{NO}$ or $V_{NC} = 0.6$ V, 1.5 V, I <sub>COM</sub> = -2 mA,	Switch ON, See Figure 10	Full	1.65 V			0.05	Ω
ON-state		$\begin{array}{l} 0 \leq (V_{NO} \text{ or } V_{NC}) \leq V_{CC}, \\ I_{COM} = -2 \text{ mA}, \end{array}$	Switch ON, See Figure 10	25°C	4.05.14		0.13		
resistance flatness	r <sub>on(flat)</sub>	$V_{NO} \text{ or } V_{NC}$ = 0.6 V, 1.5 V, $I_{COM}$ = $-8$ mA,	Switch ON, See Figure 10	25°C Full	1.65 V		0.08	0.15	Ω
NC, NO		$V_{NC}$ or $V_{NO} = 0.3 \text{ V}, V_{COM} = 1.65 \text{ V},$	Switch OFF	25°C		-10		10	
OFF leakage current	I <sub>NC(OFF)</sub> , I <sub>NO(OFF)</sub>	or $V_{NC}$ or $V_{NO} = 1.65$ V, $V_{COM} = 0.3$ V,	Switch OFF, See Figure 11	Full	1.95	-50		50	nA
NC, NO	. ,	$V_{\rm NC}$ or $V_{\rm NO} = 0.3$ V, $V_{\rm COM} = 0.3$ V, V <sub>NC</sub> or V <sub>NO</sub> = 0.3 V, V <sub>COM</sub> = Open,	Switch ON,	25°C		-10		10	
ON leakage current	I <sub>NC(ON)</sub> , I <sub>NO(ON)</sub>	or $V_{NC}$ or $V_{NO}$ = 1.65 V, $V_{COM}$ = Open,	See Figure 12	Full	1.95 V	-100		100	nA
COM		$V_{NC}$ or $V_{NO}$ = Open, $V_{COM}$ = 0.3 V,	Switch ON.	25°C		-10		10	
ON leakage current	I <sub>COM(ON)</sub>	or $V_{NC}$ or $V_{NO}$ = Open, $V_{COM}$ = 1.65 V,	See Figure 12	Full	1.95 V	-100		100	nA
DIGITAL CONTRO	L INPUTS (IN	1, IN2) <sup>(2)</sup>							
Input logic high	V <sub>IH</sub>			Full		1			V
Input logic low	V <sub>IL</sub>			Full				0.4	V
Input leakage current	I <sub>IH</sub> , I <sub>IL</sub>	V <sub>I</sub> = 1.95 V or 0	·	25°C Full	1.95 V	-40 -50	5	40 50	nA
DYNAMIC				i un		00		00	
Charge injection	Q <sub>C</sub>	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C <sub>L</sub> = 1 nF, See Figure 19	25°C	1.8 V		5		рС
NC, NO OFF capacitance	$\begin{array}{c} C_{NC(OFF)},\\ C_{NO(OFF)} \end{array}$	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch OFF,	See Figure 13	25°C	1.8 V		90		pF
NC, NO ON capacitance	C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch ON,	See Figure 13	25°C	1.8 V		250		pF
COM ON capacitance	C <sub>COM(ON)</sub>	$V_{COM} = V_{CC}$ or GND, Switch ON,	See Figure 13	25°C	1.8 V		250		pF
Digital input capacitance	C <sub>IN</sub>	$V_I = V_{CC}$ or GND,	See Figure 13	25°C	1.8 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 16	25°C	1.8 V		23		MHz
OFF isolation	O <sub>ISO</sub>	$ \begin{array}{l} R_L = 50 \ \Omega, \\ f = 1 \ MHz, \end{array} $	See Figure 17	25°C	1.8 V		-73		dB
Crosstalk	X <sub>TALK</sub>	$ \begin{array}{l} R_L = 50 \ \Omega, \\ f = 1 \ MHz, \end{array} $	See Figure 18	25°C	1.8 V		-97		dB
Total harmonic distortion	THD		f = 20 Hz to 20 kHz, See Figure 20	25°C	1.8 V	0.0	005%		
SUPPLY					1				
Positive supply	I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND	ŀ	25°C	1.95 V		100	50	nA
current	-00			Full				700	

(2) All unused digital inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SCDS238D-MARCH 2007-REVISED JULY 2015

www.ti.com

### 6.8 Switching Characteristics for a 3-V Supply

 $V_{CC} = 2.7$  V to 3.6 V,  $T_{A} = -40^{\circ}$ C to 85°C (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONDITIONS		TA	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
Dynamic									
				25°C	2.5 V		20	35	
Turnon time	t <sub>ON</sub>	$V_{COM} = V_{CC},$ R <sub>L</sub> = 50 Ω	C <sub>L</sub> = 35 pF, See Figure 14	Full	2.3 V to 2.7 V			40	ns
			25°C	2.5 V		12	25		
Turnoff time	t <sub>OFF</sub>	$V_{COM} = V_{CC},$ R <sub>L</sub> = 50 Ω	C <sub>L</sub> = 35 pF, See Figure 14	Full	2.3 V to 2.7 V			30	ns
				25°C	2.5 V	1	10	25	
Break-before- make time	t <sub>BBM</sub>	$\label{eq:VNC} \begin{split} V_{\text{NC}} &= V_{\text{NO}} = V_{\text{CC}}, \\ R_{\text{L}} &= 50 \ \Omega \end{split}$	C <sub>L</sub> = 35 pF, See Figure 15	Full	2.3 V to 2.7 V	0.5		30	ns

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

### 6.9 Switching Characteristics for a 2.5-V Supply

 $V_{CC}$  = 2.3 V to 2.7 V,  $T_A$  = –40°C to 85°C (unless otherwise noted)  $^{(1)}$ 

PARAME	ETER	TEST CO	TEST CONDITIONS		V <sub>cc</sub>	MIN	TYP	MAX	UNIT
Dynamic									
				25°C	1.8 V		23	45	
Turnon time	t <sub>ON</sub>	$V_{COM} = V_{CC},$ R <sub>L</sub> = 50 Ω	C <sub>L</sub> = 35 pF, See Figure 14	Full	1.65 V to 1.96 V			50	ns
	Turnoff time $t_{OFF}$ $V_{COM} = V_{CC}$ , $C_L = 35 \text{ pF}$ , $R_L = 50 \Omega$ See Figure 14		25°C	1.8 V		17	27		
Turnoff time		Full	1.65 V to 1.96 V			30	ns		
				25°C	1.8 V	2	14	30	
Break-before- make time	t <sub>BBM</sub>	$\label{eq:VNC} \begin{split} V_{NC} &= V_{NO} = V_{CC}, \\ R_L &= 50 \ \Omega \end{split}$	C <sub>L</sub> = 35 pF, See Figure 15	Full	1.65 V to 1.96 V	1		35	ns

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

### 6.10 Switching Characteristics for a 1.8-V Supply


 $V_{CC}$  = 1.65 V to 1.95 V,  $T_{A}$  =  $-40^{\circ}C$  to 85°C (unless otherwise noted)  $^{(1)}$ 

PARAMETER		TEST CO	ONDITIONS	T <sub>A</sub>	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
Dynamic									
				25°C	1.8 V		53	75	
Turnon time	t <sub>ON</sub>	$V_{COM} = V_{CC},$ $R_{L} = 50 \ \Omega$	C <sub>L</sub> = 35 pF, See Figure 14	Full	1.65 V to 1.96 V			80	ns
				25°C	1.8 V		24	35	
Turnoff time	t <sub>OFF</sub>	$V_{COM} = V_{CC},$ R <sub>L</sub> = 50 Ω	C <sub>L</sub> = 35 pF, See Figure 14	Full	1.65 V to 1.96 V			40	ns
				25°C	1.8 V	2	30	40	
Break-before- make time	t <sub>BBM</sub>	$V_{\text{NC}} = V_{\text{NO}} = V_{\text{CC}},$ $R_{\text{L}} = 50 \ \Omega$	C <sub>L</sub> = 35 pF, See Figure 15	Full	1.65 V to 1.96 V	1		50	ns

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum




#### 6.11 Typical Characteristics



TS3A24159 SCDS238D – MARCH 2007–REVISED JULY 2015 TEXAS INSTRUMENTS

www.ti.com

### **Typical Characteristics (continued)**





#### 7 Parameter Measurement Information




Figure 10. ON-State Resistance







Figure 11. OFF-State Leakage Current (I<sub>NC(OFF)</sub>, I<sub>NC(PWROFF)</sub>, I<sub>NO(OFF)</sub>, I<sub>NO(PWROFF)</sub>, I<sub>COM(PWROFF)</sub>)













- (1) All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> < 5 ns, t<sub>f</sub> < 5 ns.
- (2) C<sub>L</sub> includes probe and jig capacitance.





- (1) All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> < 5 ns, t<sub>f</sub> < 5 ns.
- (2)  $C_L$  includes probe and jig capacitance.

#### Figure 15. Break-Before-Make Time (t<sub>BBM</sub>)






Figure 16. Bandwidth (BW)




Figure 17. OFF Isolation (O<sub>ISO</sub>)





Figure 18. Crosstalk (X<sub>TALK</sub>)


Channel OFF: NC to COM V <sub>I</sub> = V <sub>CC</sub> or GND
Network Analyzer Setup
Source Power = 0 dBm (632-mV P-P at 50-Ωload)
DC Bias = 350 mV



# Network Analyzer Setup


Source Power = 0 dBm (632-mV P-P at 50-Ωload) DC Bias = 350 mV





- A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> < 5 ns, t<sub>f</sub> < 5 ns.
- B. C<sub>L</sub> includes probe and jig capacitance.





A. C<sub>L</sub> includes probe and jig capacitance.

#### Figure 20. Total Harmonic Distortion (THD)




### 8 Detailed Description

#### 8.1 Overview

The TS3A24159 is a 2-channel single-pole double-throw (SPDT) bidirectional analog switch that is designed to operate from 1.65 V to 3.6 V. It offers low ON-state resistance and excellent ON-state resistance matching with the break-before-make feature, to prevent signal distortion during the transferring of a signal from one channel to another. The device has excellent total harmonic distortion (THD) performance, low ON-state resistence, and consumes very low power. These are some of the features make this device suitable for a variety of markets and many different applications.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

The TS3A24159 device is bidirectional with two single-pole, double-throw switches. Each of the two switches are controlled independently by two digital signals.

#### 8.4 Device Functional Modes

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON

#### **Table 1. Function Table**



#### 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The switch of the TS3A23159 device is bidirectional. Hence, NO, NC and COM pins can be used as both inputs or outputs.

#### 9.2 Typical Application



#### 9.2.1 Design Requirements

Ensure that all of the signals passing through the switch are with in the specified ranges to ensure proper performance.

#### **Table 2. Design Parameters**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	1.65	3.6	V
V <sub>NC</sub> V <sub>NO</sub> V <sub>COM</sub>	Signal Voltage	0	V <sub>CC</sub>	V
V <sub>IN</sub>	Digital Input Voltage	0	V <sub>CC</sub>	V



#### 9.2.2 Detailed Design Procedure

The TS3A23159 device can be properly operated without any external components. However, it is recommended that unused pins must be connected to ground through a  $50-\Omega$  resistor to prevent signal reflections back into the device. It is also recommended that the digital control pins (IN1 and IN2) be pulled up to VCC or down to GND to avoid undesired switch positions that could result from the floating pin.

Select the appropriate supply voltage to cover the entire voltage swing of the signal passing through the switch because the TS3A23159 input/output signal swing through NO and COM are dependent of the supply voltage VCC.

# 9.2.3 Application Curve




Figure 21. r<sub>on</sub> vs V<sub>COM</sub>

# **10** Power Supply Recommendations


- Proper power-supply sequencing is recommended for all CMOS devices.
- Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device.
- Always sequence VCC on first, followed by NO or COM.
- Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the VCC supply to other components.
- A 0.1- $\mu$ F capacitor, connected from VCC to GND, is adequate for most applications.


# 11 Layout

# 11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended. Bypass capacitors must be used on power supplies. Short trace lengths should be used to avoid excessive loading.

# 11.2 Layout Example









### 12 Device and Documentation Support

#### **12.1** Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following: Implications of Slow or Floating CMOS Inputs, SCBA004

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TS3A24159DGSR	(1) ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 85	(L8Q ~ L8R)	Samples
TS3A24159DGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L8Q ~ L8R)	Samples
TS3A24159DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWS	Samples
TS3A24159DRCRG4	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWS	Samples
TS3A24159YZPR	ACTIVE	DSBGA	YZP	10	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	L87	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# PACKAGE OPTION ADDENDUM

1-Dec-2015

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A24159DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TS3A24159DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TS3A24159YZPR	DSBGA	YZP	10	3000	178.0	9.2	1.49	1.99	0.63	4.0	8.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A24159DGSR	VSSOP	DGS	10	2500	358.0	335.0	35.0
TS3A24159DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TS3A24159YZPR	DSBGA	YZP	10	3000	220.0	220.0	35.0

# **MECHANICAL DATA**



- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features
- and dimensions, if present



# DRC (S-PVSON-N10)


# PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.





4206987-2/P 04/16

DRC (S-PVSON-N10) PLASTIC SMALL OUTLINE NO-LEAD Example Stencil Design **Example Board Layout** (Note E) Note D -🗕 8x0,5 8x0,5 4x1 38 4x0,26 4X 2x0,22 0.5 3,8 2,1 1,65 2,15 3,75 2x0,22 0,25 4x1,05 4x0,68 10x0,8 -10x0,23 2,40 72% solder coverage on center pad Exposed Pad Geometry Non Solder Mask Defined Pad 5xø0,3 Solder Mask Opening 4x0,28 R0,14 0,08 (Note F) 0.5 0,5 1,0 Pad Geometry 0,85 0.28 (Note C) 0,07 -All around 4x 0.75 0,7 1.5

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.




# YZP0010



# PACKAGE OUTLINE

# DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




# YZP0010

# EXAMPLE BOARD LAYOUT

# DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).




# YZP0010

# EXAMPLE STENCIL DESIGN

# DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated