

Sample &

Buy



LMH6642, LMH6643, LMH6644

SNOS966Q - MAY 2001 - REVISED SEPTEMBER 2014

LMH664x Low Power, 130 MHz, 75 mA Rail-to-Rail Output Amplifiers

Technical

Documents

1 Features

(V_S = ± 5 V, T_A = 25° C, R_L = 2 k Ω , A_V = +1. Typical Values Unless Specified).

- $-3 \text{ dB BW} (A_V = +1) 130 \text{ MHz}$
- Supply Voltage Range 2.7 V to 12.8 V
- Slew Rate, $(A_V = -1) 130V/\mu s^{(1)}$
- Supply Current (no load) 2.7 mA/amp
- Output Short Circuit Current +115 mA to 145 mA
- Linear Output Current ±75 mA
- Input Common Mode Volt. 0.5 V Beyond V⁻, 1 V from V⁺
- Output Voltage Swing 40 mV from Rails
- Input Voltage Noise (100 kHz) 17nV/√Hz
- Input Current Noise (100 kHz) 0.9pA/VHz
- THD (5MHz, $R_L = 2k\Omega$, $V_O = 2V_{PP}$, $A_V = +2$) -62 dBc
- Settling Time 68 ns
- Fully Characterized for 3 V, 5 V, and ±5 V
- Overdrive Recovery 100 ns
- Output Short Circuit Protected⁽²⁾
- No Output Phase Reversal with CMVR Exceeded

⁽¹⁾ Slew rate is the average of the rising and falling slew rates

 $^{(2)}$ Output short circuit duration is infinite for V_S < 6 V at room temperature and below. For V_S > 6 V, allowable short circuit duration is 1.5 ms.

Applications 2

- Active Filters
- CD/DVD ROM
- ADC Buffer Amp
- Portable Video
- **Current Sense Buffer**

3 Description

Tools &

Software

The LMH664X family true single supply voltage feedback amplifiers offer high speed (130 MHz), low distortion (-62 dBc), and exceptionally high output current (approximately 75 mA) at low cost and with reduced power consumption when compared against existing devices with similar performance.

Support &

Community


Input common mode voltage range extends to 0.5 V below V⁻ and 1 V from V⁺. Output voltage range extends to within 40 mV of either supply rail, allowing wide dynamic range especially desirable in low voltage applications. The output stage is capable of approximately 75 mA in order to drive heavy loads. Fast output Slew Rate (130 V/µs) ensures large peak-to-peak output swings can be maintained even at higher speeds, resulting in exceptional full power bandwidth of 40 MHz with a 3 V supply. These characteristics, along with low cost, are ideal features a multitude of industrial and commercial for applications.

Device miormation *							
PART NUMBER	PACKAGE	BODY SIZE (NOM)					
LMH6642	SOT-23 (5)	2.90 mm × 1.60 mm					
	SOIC (8)	4.90 mm × 3.91 mm					
1 141 100 40	SOIC (8)	2.00					
LMH6643	VSSOP (8)	3.00 mm × 3.00 mm					
LMH6644	SOIC (14)	8.64 mm × 3.91 mm					
	TSSOP (14)	5.00 mm × 4.40 mm					

Device Information⁽¹⁾

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Closed Loop Gain vs. Frequency for Various Supplies





Page

Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Des	cription (continued) 3
6	Pin	Configuration and Functions 4
7	Spe	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	Handling Ratings5
	7.3	Recommended Operating Conditions 5
	7.4	Thermal Information 5
	7.5	3V Electrical Characteristics 6
	7.6	5V Electrical Characteristics 8
	7.7	±5V Electrical Characteristics 10
	7.8	Typical Performance Characteristics 12
8	Deta	ailed Description
	8.1	Overview 21

8.3 Feature Description 2 8.4 Device Functional Modes 2 9 Application and Implementation 2 9.1 Application Information 2 9.2 Typical Application 2 10 Power Supply Recommendations 2 11 Layout 2 11.1 Layout Guidelines 2 11.2 Layout Example 2 12 Device and Documentation Support 2 12.1 Related Links 2 12.2 Trademarks 2 12.3 Electrostatic Discharge Caution 2 12.4 Glossary 2 13 Mechanical, Packaging, and Orderable 2		8.2	Functional Block Diagram	<mark>21</mark>
9 Application and Implementation 2 9.1 Application Information 2 9.2 Typical Application 2 10 Power Supply Recommendations 2 11 Layout 2 11.1 Layout Guidelines 2 11.2 Layout Example 2 12 Device and Documentation Support 2 12.1 Related Links 2 12.2 Trademarks 2 12.3 Electrostatic Discharge Caution 2 12.4 Glossary 2 13 Mechanical, Packaging, and Orderable		8.3	Feature Description	21
9.1 Application Information		8.4	Device Functional Modes	21
9.2 Typical Application 2 10 Power Supply Recommendations 2 11 Layout 2 11.1 Layout Guidelines 2 11.2 Layout Example 2 12 Device and Documentation Support 2 12.1 Related Links 2 12.2 Trademarks 2 12.3 Electrostatic Discharge Caution 2 12.4 Glossary 2 13 Mechanical, Packaging, and Orderable	9	App	lication and Implementation	22
10 Power Supply Recommendations 2 11 Layout 2 11.1 Layout Guidelines 2 11.2 Layout Example 2 11.2 Layout Example 2 12 Device and Documentation Support 2 12.1 Related Links 2 12.2 Trademarks 2 12.3 Electrostatic Discharge Caution 2 12.4 Glossary 2 13 Mechanical, Packaging, and Orderable		9.1	Application Information	22
11 Layout 2 11.1 Layout Guidelines 2 11.2 Layout Example 2 12 Device and Documentation Support 2 12.1 Related Links 2 12.2 Trademarks 2 12.3 Electrostatic Discharge Caution 2 12.4 Glossary 2 13 Mechanical, Packaging, and Orderable		9.2	Typical Application	22
11.1 Layout Guidelines 2 11.2 Layout Example 2 12 Device and Documentation Support 2 12.1 Related Links 2 12.2 Trademarks 2 12.3 Electrostatic Discharge Caution 2 12.4 Glossary 2 13 Mechanical, Packaging, and Orderable	10	Pow	er Supply Recommendations	24
11.2 Layout Example 2 12 Device and Documentation Support 2 12.1 Related Links 2 12.2 Trademarks 2 12.3 Electrostatic Discharge Caution 2 12.4 Glossary 2 13 Mechanical, Packaging, and Orderable	11	Lay	out	25
12 Device and Documentation Support 2 12.1 Related Links 2 12.2 Trademarks 2 12.3 Electrostatic Discharge Caution 2 12.4 Glossary 2 13 Mechanical, Packaging, and Orderable		11.1	Layout Guidelines	25
12.1 Related Links 2 12.2 Trademarks 2 12.3 Electrostatic Discharge Caution 2 12.4 Glossary 2 13 Mechanical, Packaging, and Orderable		11.2	Layout Example	25
12.2 Trademarks 2 12.3 Electrostatic Discharge Caution 2 12.4 Glossary 2 13 Mechanical, Packaging, and Orderable	12	Dev	ice and Documentation Support	26
 12.3 Electrostatic Discharge Caution		12.1	Related Links	26
12.4 Glossary 2 13 Mechanical, Packaging, and Orderable		12.2	Trademarks	26
13 Mechanical, Packaging, and Orderable		12.3	Electrostatic Discharge Caution	<mark>26</mark>
		12.4	Glossary	26
	13			26

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Ch	anges from Revision P (March 2013) to Revision Q P	age
•	Added, revised, or updated the following sections: Device Information Table, Application and Implementation; Power Supply Recommendations; Device and Documentation Support; Mechanical, Packaging, and Ordering Information	1
•	Changed "Junction Temperature Range" to "Operating Temperature Range"	5
•	Deleted T _J = 25°C for Electrical Characteristics tables.	6
•	Changed from "R _L " to "Rf"	6
	Deleted T _J = 25°C for Typical Performance Characteristics	

Changes from Revision O (March 2013) to Revision P

•	Changed layout of National Data Sheet to TI format
---	--




5 Description (continued)

Careful attention has been paid to ensure device stability under all operating voltages and modes. The result is a very well behaved frequency response characteristic (0.1dB gain flatness up the 12 MHz under 150 Ω load and A_V = +2) with minimal peaking (typically 2dB maximum) for any gain setting and under both heavy and light loads. This along with fast settling time (68ns) and low distortion allows the device to operate well in an ADC buffer as well as high frequency filter applications.


This device family offers professional quality video performance with low DG (0.01%) and DP (0.01°) characteristics. Differential Gain and Differential Phase characteristics are also well maintained under heavy loads (150 Ω) and throughout the output voltage range. The LMH664X family is offered in single (LMH6642), dual (LMH6643), and quad (LMH6644) options.




6 Pin Configuration and Functions










14-Pin SOIC and 14-Pin TSSOP (LMH6644) Package D14A, PW14A Top View



Pin Functions

PIN						
	LMH	6642	LMH6643	LMH6644	I/O	DESCRIPTION
NAME	DBV05A	D08A	DGK08A	D14A and PW14A		
-IN	4	2			I	Inverting Input
+IN	3	3			I	Non-inverting Input
-IN A			2	2	I	ChA Inverting Input
+IN A			3	3	I	ChA Non-inverting Input
-IN B			6	6	I	ChB Inverting Input
+IN B			5	5	I	ChB Non-inverting Input
-IN C				9	I	ChC Inverting Input
+IN C				10	I	ChC Non-inverting Input
-IN D				13	I	ChD Inverting Input
+IN D				12	I	ChD Non-inverting Input
N/C		1,5,8				No connection
OUT A			1	1	0	ChA Output
OUT B			7	7	0	ChB Output
OUT C				8	0	ChC Output
OUT D				14	0	ChD Output
OUTPUT	1	6			0	Output
V-	2	4	4	11	I	Negative Supply
V ⁺	5	7	8	4	I	Positive Supply

4



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

		MIN MAX	UNIT
V _{IN} Differential		±2.5	V
Output Short Circuit Duration		See $^{(3)}$ and $^{(4)}$	
Supply Voltage (V ⁺ - V ⁻)		13.5	V
Voltage at Input/Output pins			V
Input Current		±10	mA
Junction Temperature ⁽⁵⁾		+150	°C
Coldoring Information	Infrared or Convection Reflow (20 sec)	V ⁺ +0.8 V [−] -0.8 V ±10 mA +150 °C ction Reflow (20 sec) 235 °C	°C
Soldering Information	Wave Soldering Lead Temp.(10 sec)	260	°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
 (3) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

(4) Output short circuit duration is infinite for $V_S < 6V$ at room temperature and below. For $V_S > 6V$, allowable short circuit duration is 1.5ms.

(5) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/R_{\theta JA}$. All numbers apply for packages soldered directly onto a PC board.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	stg Storage temperature range			+150	°C
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽²⁾		2000	
V _(ESD)	Electrostatic discharge ⁽¹⁾	Machine model (MM) ⁽³⁾		200	V
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽⁴⁾		1000	

(1) Human body model, 1.5 k Ω in series with 100 pF. Machine Model, 0 Ω in series with 200 pF.

(2) JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process.

(3) JEDEC document JEP157 states that 200-V MM allows safe manufacturing with a standard ESD control process.

(4) JEDEC document JEP157 states that 1000-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT	
Supply Voltage $(V^+ - V^-)$	2.7	12.8	V	
Operating Temperature Range ⁽²⁾	-40	+85	°C	

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.

(2) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/R_{\theta JA}$. All numbers apply for packages soldered directly onto a PC board.

7.4 Thermal Information

		LMH	6642	LMH6643	LMH	6644	
	THERMAL METRIC ⁽¹⁾	DBV05A	D08A	DGK08A	D14A	PW14A	UNIT
		5 PINS	8 PINS	8 PINS	14 PINS	14 PINS	
R_{\thetaJA}	Junction-to-ambient Thermal Resistance ⁽²⁾	265	190	235	145	155	°C/W

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
 The maximum power dissipation is a function of T_{J(MAX)}, R_{θJA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A)/ R_{θJA}. All numbers apply for packages soldered directly onto a PC board.

LMH6642, LMH6643, LMH6644

SNOS966Q - MAY 2001 - REVISED SEPTEMBER 2014



www.ti.com

7.5 **3V Electrical Characteristics**

Unless otherwise specified, all limits ensured for V⁺ = 3V, V⁻ = 0V, V_{CM} = V₀ = V⁺/2, V_{ID} (input differential voltage) as noted (where applicable) and $R_1 = 2k\Omega$ to V⁺/2.

	PARAMETER	TEST CONDITIONS		AT MPERATU EXTREME	_	V _{CM} =	3V, V ⁻ = V _O = V ⁺ /2 2 kΩ to \	2, V _{ID}	UNIT
			MIN	TYP	MAX	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	
BW	-3dB BW	$A_V = +1, V_{OUT} = 200 mV_{PP}$				80	115		MHz
		$A_V = +2, -1, V_{OUT} = 200 mV_{PP}$					46		
$BW_{0.1dB}$	0.1dB Gain Flatness	$A_V = +2$, $R_L = 150\Omega$ to V+/2, Rf = 402 Ω , $V_{OUT} = 200mV_{PP}$					19		MHz
PBW	Full Power Bandwidth	$A_V = +1$, $-1dB$, $V_{OUT} = 1V_{PP}$					40		MHz
e _n	Input-Referred	f = 100kHz					17		nV/√Hz
	Voltage Noise	f = 1kHz					48		nv/vHz
i _n	Input-Referred	f = 100kHz					0.90		pA/√Hz
	Current Noise	f = 1kHz					3.3		рал па
THD	Total Harmonic Distortion	$ f = 5MHz, V_O = 2V_{PP}, A_V = -1, \\ R_L = 100\Omega \text{ to } V^+\!/2 $					-48		dBc
DG	Differential Gain	V_{CM} = 1V, NTSC, A_V = +2 R _L =150 Ω to V ⁺ /2					0.17%		
		$R_L = 1k\Omega$ to V ⁺ /2					0.03%		
DP	Differential Phase	V_{CM} = 1V, NTSC, A_V = +2 R _L =150 Ω to V ⁺ /2					0.05		deg
		$R_L = 1k\Omega$ to V ⁺ /2					0.03		-
CT Rej.	Cross-Talk Rejection	f = 5MHz, Receiver: $R_f = R_g = 510\Omega$, $A_V = +2$					47		dB
Τ _S	Settling Time	$V_O = 2V_{PP}, \pm 0.1\%$, 8pF Load, $V_S = 5V$					68		ns
SR	Slew Rate (3)	$A_V = -1, V_I = 2V_{PP}$				90	120		V/µs
V _{OS}	Input Offset	For LMH6642 and LMH6644			±7		±1	±5	mV
Vol	Voltage	For LMH6643			±7		±1	±3.4	IIIV
TC V _{OS}	Input Offset Average Drift	See ⁽⁴⁾					±5		µV/°C
I _B	Input Bias Current	See ⁽⁵⁾			-3.25		-1.50	-2.60	μA
I _{OS}	Input Offset Current				1000		20	800	nA
R _{IN}	Common Mode Input Resistance						3		MΩ

All limits are ensured by testing or statistical analysis. (1)

(2)

Typical values represent the most likely parametric norm. Slew rate is the average of the rising and falling slew rates. (3)

(4) (5) Offset voltage average drift determined by dividing the change in Vos at temperature extremes by the total temperature change.

Positive current corresponds to current flowing into the device.

6



3V Electrical Characteristics (continued)

Unless otherwise specified, all limits ensured for V⁺ = 3V, V⁻ = 0V, V_{CM} = V_O = V⁺/2, V_{ID} (input differential voltage) as noted (where applicable) and R_L = $2k\Omega$ to V⁺/2.

	PARAMETER	AMETER TEST CONDITIONS AT TEMPERATURE EXTREMES			-	$V^+ = 3V, V^- = 0V,$ $V_{CM} = V_0 = V^+/2, V_{ID}$ $R_L = 2 k\Omega$ to V ⁺ /2			UNIT
			MIN	TYP	MAX	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	
C _{IN}	Common Mode Input Capacitance						2		pF
CMVR	Input Common- Mode Voltage	CMRR ≥ 50dB			-0.1		-0.5	-0.2	V
	Range		1.6			1.8	2.0		v
CMRR	Common Mode Rejection Ratio	V _{CM} Stepped from 0V to 1.5V				72	95		dB
A _{VOL}	Large Signal Voltage Gain	$V_{O} = 0.5V \text{ to } 2.5V$ R _L = 2k\Omega to V ⁺ /2	75			80	96		
		$V_O = 0.5V$ to 2.5V R _L = 150 Ω to V ⁺ /2	70			74	82		dB
Vo	Output Swing	$R_L = 2k\Omega$ to V ⁺ /2, $V_{ID} = 200mV$				2.90	2.98		V
	High	$R_{L} = 150\Omega$ to V ⁺ /2, V _{ID} = 200mV				2.80	2.93		V
	Output Swing	$R_L = 2k\Omega$ to V ⁺ /2, $V_{ID} = -200mV$					25	75	mV
	Low	$R_L = 150\Omega$ to V ⁺ /2, $V_{ID} = -200$ mV					75	150	mv
I _{SC}	Output Short Circuit Current	Sourcing to V ⁺ /2 V _{ID} = 200mV ⁽⁶⁾	35			50	95		mA
		Sinking to V ⁺ /2 V _{ID} = -200 mV ⁽⁶⁾	40			55	110		ША
I _{OUT}	Output Current	V _{OUT} = 0.5V from either supply					±65		mA
+PSRR	Positive Power Supply Rejection Ratio	$V^{+} = 3.0V$ to 3.5V, $V_{CM} = 1.5V$				75	85		dB
I _S	Supply Current (per channel)	No Load			4.50		2.70	4.00	mA

(6) Short circuit test is a momentary test. See Note 7 under 5 V Electrical Characteristics.

Copyright © 2001–2014, Texas Instruments Incorporated

Submit Documentation Feedback 7

LMH6642, LMH6643, LMH6644

SNOS966Q - MAY 2001 - REVISED SEPTEMBER 2014



www.ti.com

7.6 5V Electrical Characteristics

Unless otherwise specified, all limits ensured for $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$, V_{ID} (input differential voltage) as noted (where applicable) and $R_L = 2k\Omega$ to V⁺/2.

		TEST CONDITIONS	AT TEMPERATUR EXTREMES	E,	/ _{см} =	= 5V, V [−] = 0 = V ₀ = V ⁺ /2 = 2kΩ to V [−]	, V _{ID}	UNIT
			MIN TYP M	MAX M	N ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	
BW	-3dB BW	$A_V = +1, V_{OUT} = 200 m V_{PP}$			90	120		
		$A_V = +2, -1, V_{OUT} = 200 mV_{PP}$				46		MHz
BW _{0.1dB}	0.1dB Gain Flatness	$A_V =$ +2, $R_L =$ 150 Ω to V+/2, $R_f =$ 402 Ω , $V_{OUT} =$ 200m V_{PP}				15		MHz
PBW	Full Power Bandwidth	$A_V = +1$, -1dB, $V_{OUT} = 2V_{PP}$				22		MHz
en	Input-Referred	f = 100kHz				17		nV/√ Hz
	Voltage Noise	f = 1kHz				48		
i _n	Input-Referred	f = 100kHz				0.90		~ ^ / / I =
	Current Noise	f = 1kHz				3.3		pA/√Hz
THD	Total Harmonic Distortion	$f = 5MHz, V_O = 2V_{PP}, A_V = +2$				-60		dBc
DG	Differential Gain	NTSC, $A_V = +2$ R _L =150 Ω to V ⁺ /2				0.16%		
		$R_L = 1k\Omega$ to V ⁺ /2				0.05%		
DP	Differential Phase	NTSC, $A_V = +2$ R _L = 150Ω to V ⁺ /2				0.05		deg
		$R_L = 1k\Omega$ to V ⁺ /2				0.01		
CT Rej.	Cross-Talk Rejection	f = 5MHz, Receiver: $R_f = R_g = 510\Omega$, $A_V = +2$				47		dB
Ts	Settling Time	V _O = 2V _{PP} , ±0.1%, 8pF Load				68		ns
SR	Slew Rate (3)	$A_V = -1, V_I = 2V_{PP}$			95	125		V/µs
V _{OS}	Input Offset	For LMH6642 and LMH6644		±7		±1	±5	
	Voltage	For LMH6643		±7		±1	±3.4	mV
TC V _{OS}	Input Offset Average Drift	See ⁽⁴⁾				±5		µV/°C
I _B	Input Bias Current	See ⁽⁵⁾		3.25		-1.70	-2.60	μA
I _{OS}	Input Offset Current		1	000		20	800	nA
R _{IN}	Common Mode Input Resistance					3		MΩ
C _{IN}	Common Mode Input Capacitance					2		pF
CMVR	Input Common-	CMRR ≥ 50dB	-	-0.1		-0.5	-0.2	
	Mode Voltage Range		3.6		3.8	4.0		V
CMRR	Common Mode Rejection Ratio	V_{CM} Stepped from 0V to 3.5V			72	95		dB
A _{VOL}	Large Signal Voltage Gain		82		86	98		40
		$V_{O} = 0.5V$ to 4.25V R _L = 150 Ω to V ⁺ /2	72		76	82		dB

All limits are ensured by testing or statistical analysis. (1)

(2)

Typical values represent the most likely parametric norm. Slew rate is the average of the rising and falling slew rates. (3)

Offset voltage average drift determined by dividing the change in V_{OS} at temperature extremes by the total temperature change. (4)

(5) Positive current corresponds to current flowing into the device.

Submit Documentation Feedback 8



5V Electrical Characteristics (continued)

Unless otherwise specified, all limits ensured for V⁺ = 5V, V⁻ = 0V, V_{CM} = V₀ = V⁺/2, V_{ID} (input differential voltage) as noted (where applicable) and R_L = $2k\Omega$ to V⁺/2.

	PARAMETER	TEST CONDITIONS		MPERA XTREME		V ⁺ = V _{СМ} = R _L =	, V _{ID}	UNIT	
			MIN	TYP	MAX	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	
Vo	Output Swing	$R_L = 2k\Omega$ to V ⁺ /2, $V_{ID} = 200mV$				4.90	4.98		V
	High	$R_L = 150\Omega$ to V ⁺ /2, $V_{ID} = 200mV$				4.65	4.90		v
	Output Swing	$R_L = 2k\Omega$ to V ⁺ /2, $V_{ID} = -200mV$					25	100	~\/
Low		$R_L = 150\Omega$ to V ⁺ /2, $V_{ID} = -200$ mV					100	150	mV
I _{SC}	Output Short Circuit Current	Sourcing to V ⁺ /2 V _{ID} = 200mV $^{(6)(7)}$	40			55	115		0
		Sinking to V ⁺ /2 V _{ID} = -200 mV ⁽⁶⁾⁽⁷⁾	55			70	140		mA
I _{OUT}	Output Current	$V_{O} = 0.5V$ from either supply					±70		mA
+PSRR	Positive Power Supply Rejection Ratio	V ⁺ = 4.0V to 6V				79	90		dB
I _S	Supply Current (per channel)	No Load			5.00		2.70	4.25	mA

(6) Short circuit test is a momentary test. See Note 7.

(7) Output short circuit duration is infinite for V_S < 6V at room temperature and below. For V_S > 6V, allowable short circuit duration is 1.5ms.

SNOS966Q - MAY 2001 - REVISED SEPTEMBER 2014



www.ti.com

7.7 ±5V Electrical Characteristics

Unless otherwise specified, all limits ensured for V⁺ = 5V, V⁻ = -5V, V_{CM} = V_O = 0V, V_{ID} (input differential voltage) as noted (where applicable) and R_L = $2k\Omega$ to ground.

	PARAMETER	TEST CONDITIONS		MPERATI TREMES			5V, V ⁻ = - = V _O = 0V,		UNIT
			MIN	TYP	MAX	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	
BW	-3dB BW	$A_V = +1$, $V_{OUT} = 200 m V_{PP}$				95	130		N 41 1-
		$A_V = +2, -1, V_{OUT} = 200 mV_{PP}$					46		MHz
BW _{0.1dB}	0.1dB Gain Flatness	$A_V = +2, R_L = 150\Omega \text{ to V+/2}, R_f = 806\Omega, V_{OUT} = 200mV_{PP}$					12		MHz
PBW	Full Power Bandwidth	$A_V = +1$, -1dB, $V_{OUT} = 2V_{PP}$					24		MHz
en	Input-Referred	f = 100kHz					17		nV/√ Hz
	Voltage Noise	f = 1kHz					48		
i _n	Input-Referred	f = 100kHz					0.90		pA/√Hz
	Current Noise	f = 1kHz					3.3		ра/ т
THD	Total Harmonic Distortion	f = 5MHz, $V_O = 2V_{PP}$, $A_V = +2$					-62		dBc
DG	Differential Gain	NTSC, $A_V = +2$ $R_L = 150\Omega$ to V ⁺ /2					0.15%		
		$R_L = 1k\Omega$ to V ⁺ /2					0.01%		
DP	Differential Phase	NTSC, $A_V = +2$ $R_L = 150\Omega$ to V ⁺ /2					0.04		deg
		$R_L = 1k\Omega$ to V ⁺ /2					0.01		5
CT Rej.	Cross-Talk Rejection	f = 5MHz, Receiver: $R_f = R_g = 510\Omega$, $A_V = +2$					47		dB
Τ _S	Settling Time	$V_O = 2V_{PP}, \pm 0.1\%, 8pF Load, V_S = 5V$					68		ns
SR	Slew Rate (3)	$A_V = -1, V_I = 2V_{PP}$				100	135		V/µs
V _{OS}	Input Offset	For LMH6642 and LMH6644			±7		±1	±5	m)/
	Voltage	For LMH6643			±7		±1	±3.4	mV
TC V_{OS}	Input Offset Average Drift	See (4)					±5		µV/°C
I _B	Input Bias Current	See ⁽⁵⁾			-3.25		-1.60	-2.60	μA
I _{OS}	Input Offset Current				1000		20	800	nA
R _{IN}	Common Mode Input Resistance						3		MΩ
C _{IN}	Common Mode Input Capacitance						2		pF
CMVR	Input Common-	CMRR ≥ 50dB			-5.1		-5.5	-5.2	
	Mode Voltage Range		3.6			3.8	4.0		V
CMRR	Common Mode Rejection Ratio	V_{CM} Stepped from –5V to 3.5V				74	95		dB

(1) All limits are ensured by testing or statistical analysis.

(2) Typical values represent the most likely parametric norm.

(3) Slew rate is the average of the rising and falling slew rates.

(4) Offset voltage average drift determined by dividing the change in V_{OS} at temperature extremes by the total temperature change.

(5) Positive current corresponds to current flowing into the device.



±5V Electrical Characteristics (continued)

Unless otherwise specified, all limits ensured for V⁺ = 5V, V⁻ = -5V, V_{CM} = V_O = 0V, V_{ID} (input differential voltage) as noted (where applicable) and $R_L = 2k\Omega$ to ground.

	PARAMETER	TEST CONDITIONS		MPERATI TREMES	-		5V, V ⁻ = - = V _O = 0V,		UNIT
			MIN	ТҮР	MAX	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	
A _{VOL}	Large Signal Voltage Gain	$V_{O} = -4.5V$ to 4.5V, $R_{L} = 2k\Omega$	84			88	96		dB
	$V_{O} = -4.0V$ to 4.0V, R _L = 150 Ω	74			78	82		uв	
Vo	Output Swing	$R_L = 2k\Omega$, $V_{ID} = 200mV$				4.90	4.96		V
	High	$R_{L} = 150\Omega, V_{ID} = 200mV$				4.65	4.80		v
	Output Swing	$R_L = 2k\Omega, V_{ID} = -200mV$					-4.96	-4.90	V
	Low	R _L = 150Ω, V _{ID} = −200mV					-4.80	-4.65	v
I _{SC}	Output Short Circuit Current	Sourcing to Ground $V_{ID} = 200 \text{mV}^{(6)(7)}$	35			60	115		0
		Sinking to Ground $V_{ID} = -200 \text{mV}^{(6)(7)}$	65			85	145		mA
I _{OUT}	Output Current	$V_{O} = 0.5V$ from either supply				±75			mA
PSRR	Power Supply Rejection Ratio	(V ⁺ , V [−]) = (4.5V, −4.5V) to (5.5V, −5.5V)				78	90		dB
I _S	Supply Current (per channel)	No Load			5.50		2.70	4.50	mA

(6) Short circuit test is a momentary test. See $^{(7)}$. (7) Output short circuit duration is infinite for V_S < 6V at room temperature and below. For V_S > 6V, allowable short circuit duration is 1.5ms.




TEXAS INSTRUMENTS

www.ti.com

7.8 Typical Performance Characteristics


V⁺ = +5, V⁻ = -5V, R_F = R_L = 2 k Ω . Unless otherwise specified.






Typical Performance Characteristics (continued)

 V^+ = +5, V^- = -5V, R_F = R_L = 2 k Ω . Unless otherwise specified.



Typical Performance Characteristics (continued)


 V^+ = +5, V^- = -5V, R_F = R_L = 2 k Ω . Unless otherwise specified.





Typical Performance Characteristics (continued)

 V^+ = +5, V^- = -5V, R_F = R_L = 2 k Ω . Unless otherwise specified.




TEXAS INSTRUMENTS

www.ti.com


Typical Performance Characteristics (continued)


 V^+ = +5, V^- = -5V, $R_F = R_L = 2 \text{ k}\Omega$. Unless otherwise specified.





Typical Performance Characteristics (continued)






Copyright © 2001–2014, Texas Instruments Incorporated

Typical Performance Characteristics (continued)


 V^+ = +5, V^- = -5V, R_F = R_L = 2 k Ω . Unless otherwise specified.





Typical Performance Characteristics (continued)

 V^+ = +5, V^- = -5V, R_F = R_L = 2 k Ω . Unless otherwise specified.



Typical Performance Characteristics (continued)




Figure 53. Large Signal Step Response

Copyright © 2001–2014, Texas Instruments Incorporated



8 Detailed Description

8.1 Overview

The LMH664X family is based on proprietary VIP10 dielectrically isolated bipolar process. This device family architecture features the following:

- Complimentary bipolar devices with exceptionally high f_t (~8 GHz) even under low supply voltage (2.7 V) and low bias current.
- A class A-B "turn-around" stage with improved noise, offset, and reduced power dissipation compared to similar speed devices (patent pending).
- Common Emitter push-push output stage capable of 75 mA output current (at 0.5 V from the supply rails) while consuming only 2.7 mA of total supply current per channel. This architecture allows output to reach within mV of either supply rail.
- Consistent performance over the entire operating supply voltage range with little variation for the most important specifications (for example, BW, SR, I_{OUT}, and so forth)
- Significant power saving (~40%) compared to competitive devices on the market with similar performance.

8.2 Functional Block Diagram




Figure 54. Input Equivalent Circuit

8.3 Feature Description

The LMH664X family is a drop-in replacement for the AD805X family of high speed Op Amps in most applications. In addition, the LMH664X will typically save about 40% on power dissipation, due to lower supply current, when compared to competition. All AD805X family's specified parameters are included in the list of LMH664X ensured specifications in order to ensure equal or better level of performance. However, as in most high performance parts, due to subtleties of applications, it is strongly recommended that the performance of the part to be evaluated is tested under actual operating conditions to ensure full compliance to all specifications.

8.4 Device Functional Modes

With 3-V supplies and a common mode input voltage range that extends 0.5 V below V⁻, the LMH664X find applications in low voltage/low power applications. Even with 3-V supplies, the -3dB BW (@ A_V = +1) is typically 115 MHz with a tested limit of 80 MHz. Production testing guarantees that process variations will not compromise speed. High frequency response is exceptionally stable, confining the typical -3dB BW over the industrial temperature range to ±2.5%.

As seen in *Typical Performance Characteristics*, the LMH664X output current capability (~75 mA) is enhanced compared to AD805X. This enhancement increases the output load range, adding to the LMH664X's versatility. Since LMH664X is capable of high output current, device junction temperature should not to exceed the Absolute Maximum Ratings.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

This device family was designed to avoid output phase reversal. With input overdrive, the output is kept near supply rail (or as closed to it as mandated by the closed loop gain setting and the input voltage). See Figure 56.

However, if the input voltage range of -0.5 V to 1 V from V⁺ is exceeded by more than a diode drop, the internal ESD protection diodes will start to conduct. The current in the diodes should be kept at or below 10 mA.

Output overdrive recovery time is less than 100 ns as can be seen in Figure 57.

9.2 Typical Application




Figure 55. Single Supply Photodiode I-V Converter

9.2.1 Design Requirements

The circuit shown in Figure 55 is used to amplify the current from a photodiode into a voltage output. In this circuit, the emphasis is on achieving high bandwidth and the transimpedance gain setting is kept relatively low. Because of its high slew rate limit and high speed, the LMH664X family lends itself well to such an application. This circuit achieves approximately 1V/mA of transimpedance gain and capable of handling up to 1mApp from the photodiode. Q1, in a common base configuration, isolates the high capacitance of the photodiode (Cd) from the Op Amp input in order to maximize speed. Input is AC coupled through C1 to ease biasing and allow single supply operation. With 5-V single supply, the device input/output is shifted to near half supply using a voltage divider from VCC. Note that Q1 collector does not have any voltage swing and the Miller effect is minimized. D1, tied to Q1 base, is for temperature compensation of Q1's bias point. Q1 collector current was set to be large enough to handle the peak-to-peak photodiode excitation and not too large to shift the U1 output too far from mid-supply.



Typical Application (continued)

9.2.1.1 Input and Output Topology

All input / output pins are protected against excessive voltages by ESD diodes connected to V⁺ and V⁻ rails (see Figure 54). These diodes start conducting when the input / output pin voltage approaches $1V_{be}$ beyond V⁺ or V⁻ to protect against over voltage. These diodes are normally reverse biased. Further protection of the inputs is provided by the two resistors (R in Figure 54), in conjunction with the string of anti-parallel diodes connected between both bases of the input stage. The combination of these resistors and diodes reduces excessive differential input voltages approaching $2V_{be}$. This occurs most commonly when the device is used as a comparator (or with little or no feedback) and the device inputs no longer follow each other. In such a case, the diodes may conduct. As a consequence, input current increases and the differential input voltage is clamped. It is important to make sure that the subsequent current flow through the device input pins does not violate the Absolute Maximum Ratings of the device. To limit the current through this protection circuit, extra series resistors can be placed. Together with the built-in series resistors of several hundred ohms, these external resistors can limit the input current to a safe number (that is, less than 10mA). Be aware that these input series resistors may impact the switching speed of the device and could slow down the device.

9.2.1.2 Single Supply, Low Power Photodiode Amplifier

The circuit shown in Figure 55 is used to amplify the current from a photodiode into a voltage output. In this circuit, the emphasis is on achieving high bandwidth and the transimpedance gain setting is kept relatively low. Because of its high slew rate limit and high speed, the LMH664X family lends itself well to such an application.

This circuit achieves approximately 1V/mA of transimpedance gain and capable of handling up to $1mA_{pp}$ from the photodiode. Q1, in a common base configuration, isolates the high capacitance of the photodiode (C_d) from the Op Amp input in order to maximize speed. Input is AC coupled through C1 to ease biasing and allow single supply operation. With 5V single supply, the device input/output is shifted to near half supply using a voltage divider from V_{CC}. Note that Q1 collector does not have any voltage swing and the Miller effect is minimized. D1, tied to Q1 base, is for temperature compensation of Q1's bias point. Q1 collector current was set to be large enough to handle the peak-to-peak photodiode excitation and not too large to shift the U1 output too far from mid-supply.

No matter how low an R_f is selected, there is a need for C_f in order to stabilize the circuit. The reason for this is that the Op Amp input capacitance and Q1 equivalent collector capacitance together (C_{IN}) will cause additional phase shift to the signal fed back to the inverting node. C_f will function as a zero in the feedback path counteracting the effect of the C_{IN} and acting to stabilized the circuit. By proper selection of C_f such that the Op Amp open loop gain is equal to the inverse of the feedback factor at that frequency, the response is optimized with a theoretical 45° phase margin.

$$C_F = \sim \text{SQRT} \left[(C_{IN}) / (2\pi \cdot \text{GBWP} \cdot \text{R}_F) \right]$$

where

GBWP is the Gain Bandwidth Product of the Op Amp

Optimized as such, the I-V converter will have a theoretical pole, fp, at:

$$f_{P} = SQRT [GBWP/(2\pi R_{F} \cdot C_{IN})]$$

(2)

(3)

(1)

With Op Amp input capacitance of 3pF and an estimate for Q1 output capacitance of about 3pF as well, $C_{IN} = 6$ pF. From the typical performance plots, LMH6642/6643 family GBWP is approximately 57 MHz. Therefore, with $R_f = 1k$, from Equation 1 and Equation 2:

$$C_f = \sim 4.1 \text{ pF}$$
 and $f_p = 39 \text{ MHz}$

For this example, optimum C_f was empirically determined to be around 5 pF. This time domain response is shown in Figure 58 below showing about 9 ns rise/fall times, corresponding to about 39 MHz for f_p . The overall supply current from the +5 V supply is around 5 mA with no load.




Typical Application (continued)

9.2.2 Detailed Design Procedure

No matter how low an Rf is selected, there is a need for C_f in order to stabilize the circuit. The reason for this is that the Op Amp input capacitance and Q1 equivalent collector capacitance together (C_{IN}) will cause additional phase shift to the signal fed back to the inverting node. C_f will function as a zero in the feedback path counteracting the effect of the C_{IN} and acting to stabilized the circuit. By proper selection of C_f such that the Op Amp open loop gain is equal to the inverse of the feedback factor at that frequency, the response is optimized with a theoretical 45° phase margin where GBWP is the Gain Bandwidth Product of the Op Amp, Optimized as such, the I-V converter will have a theoretical pole, fp, at: (2) With Op Amp input capacitance of 3pF and an estimate for Q1 output capacitance of about 3pF as well, C_{IN} = 6 pF. From the typical performance plots, LMH6642/6643 family GBWP is approximately 57 MHz. Therefore, with Rf = 1k, from Equation 2 and Equation 3 : C_f = ~4.1 pF and fp = 39 MHz.

Single Supply Photodiode I-V Converter For this example, optimum C_f was empirically determined to be around 5 pF. This time domain response is shown in Figure 58 showing about 9 ns rise/fall times, corresponding to about 39 MHz for fp. The overall supply current from the +5 V supply is around 5 mA with no load.



9.2.3 Application Curves

10 Power Supply Recommendations

The LMH664x device family can operate off a single supply or with dual supplies. The input CM capability of the parts (CMVR) extends all the way down to the V- rail to simplify single supply applications. Supplies should be decoupled with low inductance, often ceramic, capacitors to ground less than 0.5 inches from the device pins. The use of ground plane is recommended, and as in most high speed devices, it is advisable to remove ground plane close to device sensitive pins such as the inputs.



11 Layout

LMH6642, LMH6643, LMH6644

Generally, a good high frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillations (see Application Note OA-15, "Frequent Faux Pas in Applying Wideband Current Feedback Amplifiers", SNOA367, for more information). Texas Instruments suggests the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization:

DEVICE	PACKAGE	EVALUATION BOARD PN
LMH6642MF	5-Pin SOT-23	LMH730216
LMH6642MA	8-Pin SOIC	LMH730227
LMH6643MA	8-Pin SOIC	LMH730036
LMH6643MM	8-Pin VSSOP	LMH730123
LMH6644MA	14-Pin SOIC	LMH730231
LMH6644MT	14-Pin TSSOP	LMH730131

Table 1. Printed Circuit Board Layout And Component Values

Another important parameter in working with high speed/high performance amplifiers, is the component values selection. Choosing external resistors that are large in value will effect the closed loop behavior of the stage because of the interaction of these resistors with parasitic capacitances. These capacitors could be inherent to the device or a by-product of the board layout and component placement. Either way, keeping the resistor values lower, will diminish this interaction to a large extent. On the other hand, choosing very low value resistors could load down nodes and will contribute to higher overall power dissipation.

11.2 Layout Example




Figure 59. LMH6642/LMH6643/LMH6644 Layer 1




Figure 60. LMH6642/LMH6643/LMH6644 Layer 2

12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER SAMPLE & BUY TECHNICAL DOCUMENTS			TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LMH6642	Click here	Click here	Click here	Click here	Click here
LMH6643	Click here	Click here	Click here	Click here	Click here
LMH6644	Click here	Click here	Click here	Click here	Click here

Table 2. Related Links

12.2 Trademarks

All trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMH6642MA/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMH66 42MA	Samples
LMH6642MAX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMH66 42MA	Samples
LMH6642MF	NRND	SOT-23	DBV	5	1000	Non-RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 85	A64A	
LMH6642MF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A64A	Samples
LMH6642MFX/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A64A	Samples
LMH6643MA	NRND	SOIC	D	8	95	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	-40 to 85	LMH66 43MA	
LMH6643MA/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMH66 43MA	Samples
LMH6643MAX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMH66 43MA	Samples
LMH6643MM	NRND	VSSOP	DGK	8	1000	Non-RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 85	A65A	
LMH6643MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A65A	Samples
LMH6643MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A65A	Samples
LMH6644MA/NOPB	ACTIVE	SOIC	D	14	55	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMH6644MA	Samples
LMH6644MAX/NOPB	ACTIVE	SOIC	D	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LMH6644MA	Samples
LMH6644MT/NOPB	ACTIVE	TSSOP	PW	14	94	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	LMH66 44MT	Samples
LMH6644MTX/NOPB	ACTIVE	TSSOP	PW	14	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	LMH66 44MT	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal										-	-	
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6642MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMH6642MF	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6642MF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6642MFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6643MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMH6643MM	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMH6643MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMH6643MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMH6644MAX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMH6644MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1
LMH6644MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION


5-Jan-2022



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6642MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMH6642MF	SOT-23	DBV	5	1000	208.0	191.0	35.0
LMH6642MF/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LMH6642MFX/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LMH6643MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMH6643MM	VSSOP	DGK	8	1000	208.0	191.0	35.0
LMH6643MM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LMH6643MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMH6644MAX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0
LMH6644MTX/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0
LMH6644MTX/NOPB	TSSOP	PW	14	2500	853.0	449.0	35.0



TUBE



*All dimensions are nomina	al
----------------------------	----

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LMH6642MA/NOPB	D	SOIC	8	95	495	8	4064	3.05
LMH6643MA	D	SOIC	8	95	495	8	4064	3.05
LMH6643MA	D	SOIC	8	95	495	8	4064	3.05
LMH6643MA/NOPB	D	SOIC	8	95	495	8	4064	3.05
LMH6644MA/NOPB	D	SOIC	14	55	495	8	4064	3.05
LMH6644MT/NOPB	PW	TSSOP	14	94	495	8	2514.6	4.06
LMH6644MT/NOPB	PW	TSSOP	14	94	530	10.2	3600	3.5

DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.




DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated