## Low Power, High Output Current, Quad Op Amp, Dual-Channel ADSL/ADSL2+ Line Driver

## Data Sheet

## FEATURES

Four current feedback, high current amplifiers
Ideal for use as ADSL/ADSL2+ dual-channel central office
(CO) line drivers
Low power operation
Power supply operation from $\pm 5 \mathrm{~V}(+10 \mathrm{~V})$ up to $\pm 12 \mathrm{~V}(+24 \mathrm{~V})$
Less than $\mathbf{3} \mathbf{~ m A / a m p ~ q u i e s c e n t ~ s u p p l y ~ c u r r e n t ~ f o r ~ f u l l ~}$ power ADSL/ADSL2+ CO applications ( 20.4 dBm line power, 5.5 CF)
Three active power modes plus shutdown
High output voltage and current drive
500 mA peak output drive current
42.6 V p-p differential output voltage

Low distortion
-93 dBc @1 MHz second harmonic
-103 dBc @ 1 MHz third harmonic
High speed: $515 \mathrm{~V} / \mu$ s differential slew rate
Additional functionality of AD8392AACP
On-chip, common-mode voltage generation

## APPLICATIONS

## ADSL/ADSL2+ CO line drivers

XDSL line drivers

## GENERAL DESCRIPTION

The AD8392A is comprised of four high output current, low power consumption, operational amplifiers. It is particularly well suited for the CO driver interface in digital subscriber line systems, such as ADSL and ADSL2+. The driver is capable of providing enough power to deliver 20.4 dBm to a line, while compensating for losses due to hybrid insertion and back termination resistors.

The AD8392A is available in two thermally enhanced packages, a 28-lead TSSOP_EP (AD8392AARE) and a $5 \mathrm{~mm} \times 5 \mathrm{~mm}$, 32-lead LFCSP (AD8392AACP). Four bias modes are available via the use of two digital bits (PD1, PD0).

Additionally, the AD8392AACP provides $\mathrm{V}_{\text {сом }}$ pins for on-chip, common-mode voltage generation.

The low power consumption, high output current, high output voltage swing, and robust thermal packaging enable the AD8392A to be used as the CO line drivers in ADSL and other xDSL systems.

## TABLE OF CONTENTS

Features ..... 1
Applications. .....  1
General Description ..... 1
Pin Configurations ..... 1
Revision History ..... 2
Specifications. .....  3
Absolute Maximum Ratings. ..... 4
Thermal Resistance .....  4
ESD Caution. ..... 4
Typical Performance Characteristics .....  5
Theory of Operation .....  7
REVISION HISTORY
6/2016-Rev. 0 to Rev. AChanged CP-32-2 to CP-32-7
$\qquad$ Throughout
Change to Applications Section, Figure 1, and Figure 2 ..... 1
Updated Outline Dimensions ..... 12
Changes to Ordering Guide ..... 12
10/2006-Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{S}}= \pm 12 \mathrm{~V}$ or $+24 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{G}=+5, \mathrm{PD}=(0,0), \mathrm{T}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 1.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Small Signal Bandwidth <br> -3 dB Large Signal Bandwidth <br> Peaking <br> Slew Rate | $\begin{aligned} & 25 \\ & 23 \end{aligned}$ | $\begin{aligned} & 37 \\ & 30 \\ & 0.06 \\ & 515 \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \\ & \mathrm{~dB} \\ & \mathrm{~V} / \mu \mathrm{s} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\text {out }}=0.1 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{F}}=2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\text {out }}=4 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{F}}=2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\text {out }}=0.1 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{F}}=2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\text {out }}=20 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{F}}=2 \mathrm{k} \Omega \end{aligned}$ |
| NOISE/DISTORTION PERFORMANCE <br> Second Harmonic Distortion <br> Third Harmonic Distortion <br> Multitone Input Power Ratio <br> Voltage Noise (RTI) <br> +Input Current Noise <br> -Input Current Noise |  | $\begin{aligned} & -93 \\ & -103 \\ & 70 \\ & 2.5 \\ & 7.6 \\ & 12.5 \end{aligned}$ |  | dBc <br> dBC <br> dBC <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ <br> $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz}, V_{\text {out }}=2 \mathrm{~V} p-\mathrm{p} \\ & \mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz}, \mathrm{~V}_{\text {out }}=2 \mathrm{~V} \text { p-p } \\ & 26 \mathrm{kHz} \text { to } 2.2 \mathrm{MHz}, \text { ZLINE }=100 \Omega \text { differential load } \\ & \mathrm{f}=10 \mathrm{kHz} \\ & \mathrm{f}=10 \mathrm{kHz} \\ & \mathrm{f}=10 \mathrm{kHz} \end{aligned}$ |
| INPUT CHARACTERISTICS <br> RTI Offset Voltage <br> +Input Bias Current <br> -Input Bias Current <br> Input Resistance <br> Input Capacitance <br> Common-Mode Rejection Ratio | $-4$ $63$ | $\begin{aligned} & \pm 2 \\ & 2 \\ & 3 \\ & 8 \\ & 1 \\ & 66 \end{aligned}$ | $\begin{aligned} & +4 \\ & 7 \\ & 10 \end{aligned}$ | mV <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mathrm{M} \Omega$ <br> pF <br> dB | $V_{+1 N}-V_{-I N}$ $\left(\Delta \mathrm{V}_{\mathrm{OS}, \mathrm{DM}(\mathrm{RTI})}\right) /\left(\Delta \mathrm{V}_{\text {IN, CM }}\right)$ |
| OUTPUT CHARACTERISTICS <br> Differential Output Voltage Swing Single-Ended Output Voltage Swing Linear Output Current | $\begin{aligned} & 41.2 \\ & 20.6 \end{aligned}$ | $\begin{aligned} & 42.6 \\ & 21.3 \\ & 500 \end{aligned}$ |  | $\begin{aligned} & \text { Vp-p } \\ & \text { Vp-p } \\ & m A \end{aligned}$ | $\Delta V_{\text {OUT }}$ $\begin{aligned} & \Delta V_{\text {out, }} \mathrm{R}_{\mathrm{L}}=50 \Omega \\ & \mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{f}_{\mathrm{C}}=100 \mathrm{kHz} \end{aligned}$ |
| POWER SUPPLY <br> Operating Range (Dual Supply) <br> Operating Range (Single Supply) <br> Total Quiescent Current <br> PD1, PD0 $=(0,0)$ <br> PD1, $\mathrm{PD} 0=(0,1)$ <br> PD1, PD0 $=(1,0)$ <br> PD1, PD0 $=(1,1)$ (Shutdown State) <br> PD $=0$ Threshold <br> PD = 1 Threshold <br> +Power Supply Rejection Ratio <br> -Power Supply Rejection Ratio | $\begin{aligned} & \pm 5 \\ & 10 \end{aligned}$ <br> 1.8 <br> 72 <br> 65 | 5.8 <br> 3.0 <br> 2.6 <br> 0.4 <br> 74 <br> 69 | $\begin{aligned} & \pm 12 \\ & 24 \\ & \\ & 6.5 \\ & 3.5 \\ & 3.0 \\ & 0.08 \\ & 0.8 \end{aligned}$ | V <br> V <br> mA/amp <br> mA/amp <br> mA/amp <br> mA/amp <br> V <br> V <br> dB <br> dB | $\Delta \mathrm{V}_{\mathrm{OS}, \mathrm{DM}(\mathrm{RTI})} / \Delta \mathrm{V}_{\mathrm{CC}}, \Delta \mathrm{V}_{\mathrm{CC}}= \pm 1 \mathrm{~V}$ <br> $\Delta \mathrm{V}_{\mathrm{OS}, \mathrm{DM}(\mathrm{RTI})} / \Delta \mathrm{V}_{\mathrm{EE},} \Delta \mathrm{V}_{\mathrm{EE}}= \pm 1 \mathrm{~V}$ |

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | $\pm 13 \mathrm{~V}(+26 \mathrm{~V})$ |
| Power Dissipation | See Figure 3 |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering 10 sec$)$ | $300^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for the worst-case conditions, that is, $\theta_{\mathrm{JA}}$ is specified for the device soldered in the circuit board for surface-mount packages.

Table 3.

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| LFCSP-32 (CP) | 27.27 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| TSSOP_EP (RE) | 35.33 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Maximum Power Dissipation

The power dissipated in the package $\left(\mathrm{P}_{\mathrm{D}}\right)$ is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive for all outputs. The quiescent power is the voltage between the supply pins ( $\mathrm{V}_{\mathrm{s}}$ ) times the quiescent current ( $\mathrm{I}_{\mathrm{s}}$ ). Assuming that the load $\left(\mathrm{R}_{\mathrm{L}}\right)$ is midsupply, the total drive power is $\mathrm{V}_{\mathrm{S}} / 2 \times$ Iout, some of which is dissipated in the package and some in the load $\left(\mathrm{V}_{\text {out }} \times \mathrm{I}_{\text {out }}\right)$.

RMS output voltages should be considered. If $\mathrm{R}_{\mathrm{L}}$ is referenced to $\mathrm{V}_{\mathrm{s}-}$ as in single-supply operation, the total power is $\mathrm{V}_{\mathrm{s}} \times$ Iout.

In single supply with $R_{\mathrm{L}}$ to $\mathrm{V}_{\mathrm{S}}$, worst case is $\mathrm{V}_{\text {out }}=\mathrm{V}_{\mathrm{s}} / 2$.
Airflow increases heat dissipation, effectively reducing $\theta_{\mathrm{JA}}$. In addition, more metal directly in contact with the package leads from metal traces, through holes, ground, and power planes reduces the $\theta_{\text {IA }}$.

Figure 3 shows the maximum safe power dissipation in the package vs. the ambient temperature for the LFCSP-32 and TSSOP_EP packages on a JEDEC standard 4-layer board. $\theta_{\mathrm{IA}}$ values are approximations.


Figure 3. Maximum Power Dissipation vs. Temperature for a 4-Layer Board
See the Thermal Considerations section for additional thermal design guidance.

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. Power Consumption vs. Output Power ( 138 kHz to 2.2 MHz ),
ADSL/ADSL2+ Circuit (Figure 15), $V_{s}= \pm 12$ V, RLOAD $=100 \Omega, C F=5.5$


Figure 5. Small Signal Frequency Response
$V_{S}= \pm 12 \mathrm{~V}, R_{\text {LOAD }}=100 \Omega, G=+5, V_{\text {OUT }}=100 \mathrm{mV} p-p, R_{F}=2 \mathrm{k} \Omega$


Figure 6. Large Signal Frequency Response $V_{S}= \pm 12 \mathrm{~V}, R_{\text {LOAD }}=100 \Omega, G=+5, V_{\text {OUT }}=4 \mathrm{Vp}-p, R_{F}=2 \mathrm{k} \Omega$


Figure 7. Signal Feedthrough vs. Frequency $V_{s}= \pm 12 \mathrm{~V}, G=+5, V_{I N}=800 \mathrm{mV} p-p, P D(1,1), R_{F}=2 \mathrm{k} \Omega$


Figure 8. Power-Up Time: PD $(1,1)$ to $P D(0,0)$ $V_{s}= \pm 12 \mathrm{~V}, R_{\text {LOAD }}=100 \Omega, G=+5, V_{\text {OUT }}=1 \mathrm{Vp}-p, R_{F}=2 \mathrm{k} \Omega$


Figure 9. Power-Down Time: $P D(0,0)$ to $P D(1,1)$ $V_{S}= \pm 12 \mathrm{~V}, R_{\text {LOAD }}=100 \Omega, G=+5, V_{\text {OUT }}=1 \mathrm{Vp}-p, R_{F}=2 \mathrm{k} \Omega$


Figure 10. Output Overdrive Recovery, ADSL/ADSL2+ Circuit (Figure 15), DMT Waveform, $V_{s}= \pm 12 \mathrm{~V}$


Figure 11. Crosstalk vs. Frequency, Dual Differential Driver Circuit (Figure 14), $V_{s}= \pm 12 \mathrm{~V}, V_{I N}=800 \mathrm{mV} p-p$


Figure 12. Differential Output Swing vs. Rload
Dual Differential Driver Circuit (Figure 14)


Figure 13. Output Impedance vs. Frequency $V_{S}= \pm 12 \mathrm{~V}, \mathrm{G}=+5, R_{F}=2 \mathrm{k} \Omega$


Figure 14. Dual Differential Driver Circuit


Figure 15. ADSL/ADSL2+ Circuit

## THEORY OF OPERATION

The AD8392A is a current feedback amplifier with high $(500 \mathrm{~mA})$ output current capability. With a current feedback amplifier, the current into the inverting input is the feedback signal, and the open-loop behavior is that of a transimpedance, $\mathrm{d} \mathrm{V}_{\mathrm{o}} / \mathrm{dI}_{\text {IN }}$ or $\mathrm{T}_{\mathrm{z}}$.

The open-loop transimpedance is analogous to the open-loop voltage gain of a voltage feedback amplifier. Figure 16 shows a simplified model of a current feedback amplifier. Because $\mathrm{R}_{\mathrm{IN}}$ is proportional to $1 / g_{m}$, the equivalent voltage gain is $\mathrm{T}_{\mathrm{z}} \times \mathrm{g}_{\mathrm{m}}$, where $\mathrm{g}_{\mathrm{m}}$ is the transconductance of the input stage. Basic analysis of the follower with gain circuit yields

$$
\frac{V_{O}}{V_{I N}}=G \times \frac{T_{Z}(S)}{T_{Z}(S)+G \times R_{I N}+R_{F}}
$$

where:

$$
\begin{aligned}
& G=1+\frac{R_{F}}{R_{G}} \\
& R_{I N}=\frac{1}{g_{m}} \approx 50 \Omega
\end{aligned}
$$

Because $G \times \mathbf{R}_{\mathrm{N}} \ll \mathrm{R}_{\mathrm{F}}$ for low gains, a current feedback amplifier has relatively constant bandwidth vs. gain, the 3 dB point being set when $\left|T_{Z}\right|=R_{F}$.

Of course, for a real amplifier there are additional poles that contribute excess phase, and there is a value for $\mathrm{R}_{\mathrm{F}}$ below which the amplifier is unstable. Tolerance for peaking and desired flatness determines the optimum $\mathrm{R}_{\mathrm{F}}$ in each application.


Figure 16. Simplified Block Diagram
The AD8392A is capable of delivering 500 mA of output current while swinging to within 2 V of either power supply rail. The AD8392A also has a power management system included on-chip. It features four user-programmable power levels (three active power modes as well as the provision for complete shutdown).

## APPLICATIONS

## SUPPLIES, GROUNDING, AND LAYOUT

The AD8392A can be powered from either single or dual supplies, with the total supply voltage ranging from 10 V to 24 V . For optimum performance, a well regulated low ripple supply should be used.

As with all high speed amplifiers, close attention should be paid to supply decoupling, grounding, and overall board layout. Low frequency supply decoupling should be provided with $10 \mu \mathrm{~F}$ tantalum capacitors from each supply to ground. In addition, all supply pins should be decoupled with $0.1 \mu \mathrm{~F}$ quality ceramic chip capacitors placed as close as possible to the driver. An internal low impedance ground plane should be used to provide a common ground point for all driver and decoupling capacitor ground requirements. Whenever possible, separate ground planes should be used for analog and digital circuitry.

High speed layout techniques should be followed to minimize parasitic capacitance around the inverting inputs. Some practical examples of these techniques are keeping feedback traces as short as possible and clearing away ground plane in the area of the inverting inputs. Input and output traces should be kept short and as far apart from each other as practical to avoid crosstalk. When used as a differential driver, all differential signal traces should be kept as symmetrical as possible.

## POWER MANAGEMENT

The AD8392A can be configured in any of three active bias states as well as a shutdown state via the use of two sets of digitally programmable logic pins. Pin PD0 $(1,2)$ and Pin PD1 $(1,2)$ control Amplifier 1 and Amplifier 2, while PD0 $(3,4)$ and Pin PD1 $(3,4)$ control Amplifier 3 and Amplifier 4. These pins can be controlled directly with either 3.3 V or 5 V CMOS logic by using the GND pins as a reference. If left unconnected, the PD pins float low, placing the amplifier in the full bias mode. Refer to the Specifications for the per amplifier quiescent current for each of the available bias states.

As is shown in Figure 13, the AD8392A exhibits low output impedance for the three active states. The shutdown state (PD1, PD0 $=1,1$ ) provides a high impedance output.

## THERMAL CONSIDERATIONS

When using a quad, high output current amplifier, such as the AD8392A, special consideration should be given to system level thermal design. In applications such as the ADSL/ADSL2+, the AD8392A could be required to dissipate as much as 1.4 W or more on-chip. Under these conditions, particular attention should be paid to the thermal design to maintain safe operating temperatures on the die. To aid in the thermal design, the thermal information in the Thermal Resistance section can be combined with what follows here.

The information in Table 3 and Figure 3 is based on a standard JEDEC 4-layer board and a maximum die temperature of $150^{\circ} \mathrm{C}$. To provide additional guidance and design suggestions, a thermal study was performed under a set of conditions more closely aligned with an actual ADSL/ADSL2+ application.

In a typical ADSL/ADSL2+ line card, component density usually dictates that most of the copper plane used for thermal dissipation be internal. Additionally, each ADSL/ADSL2+ port may be allotted only 1 square inch, or even less, of board space. For these reasons, a special thermal test board was constructed for this study. The 4-layer board measured approximately 4 inches $\times 4$ inches and contained two internal 1 oz copper ground planes, each measuring 2 inches $\times 3$ inches. The top layer contained signal traces and an exposed copper strip $1 / 4$ inch $\times 3$ inches to accommodate heat sinking, with no other copper on the top or bottom of the board.

Three 28-lead TSSOPs were placed on the board representing six ADSL channels, or one channel per square inch of copper, with each channel dissipating 700 mW on-chip (1.4 W per package). The die temperature is then measured in still air and in a wind tunnel with calibrated airflow of 100 LFM, 200 LFM, and 400 LFM. Figure 17 shows the power dissipation vs. the ambient temperature for each airflow condition. The figure assumes a maximum die temperature of $135^{\circ} \mathrm{C}$. No heat sink was used.


Figure 17. Power Dissipation vs. Ambient Temperature and Air Flow 28-Lead TSSOP/EP

This data is only provided as guidance to assist in the thermal design process. Due diligence should be performed with regards to power dissipation because there are many factors that can affect thermal performance.

## TYPICAL ADSL/ADSL2+ APPLICATION

In a typical ADSL/ADSL2+ application, a differential line driver is used to take the signal from the analog front end (AFE) and drive it onto the twisted pair telephone line. Referring to the typical circuit representation in Figure 18, the differential input appears at $\mathrm{V}_{\text {IN }+}$ and $\mathrm{V}_{\text {IN- }}$ from the AFE, while the differential output is transformer coupled to the telephone line at tip and ring. The common-mode operating point, generally midway between the supplies, is set through $\mathrm{V}_{\text {сом }}$.


Figure 18. Typical ADSL/ADSL2+ Application Circuit
In ADSL/ADSL2+ applications, it is common practice to conserve power by using positive feedback to synthesize the output resistance, thereby lowering the required ohmic value of the line matching resistors, $\mathrm{R}_{\mathrm{m}}$. The circuit in Figure 18 is somewhat unique in that the positive feedback introduced via R3 has the effect of synthesizing the input resistance as well. The following definitions and equations can be used to calculate the resistor values necessary to obtain the desired gain, input resistance, and output resistance for a given application. For simplicity, the following calculations assume a lossless transformer.

The following values are used in the design equations and are assumed already known or chosen by the designer.

| Value | Definition |
| :---: | :---: |
| $V_{\text {IN }}$ | Differential input voltage |
| $R_{\text {IN }}$ | Desired differential input resistance |
| $N$ | Transformer turns ratio |
| $V_{\text {LINE }}$ | Differential output voltage at tip and ring |
| $R_{m}$ | Each is typically $5 \%$ to $15 \%$ of the transformer reflected line impedance |
| R2 | Recommended in the amplifier data sheet |
| $V_{P}$ | Voltage at the + inputs to the amplifier, approximately $1 / 2 \mathrm{~V}_{\mathbb{I N}}$ (must be less than $\mathrm{V}_{\text {IN }}$ for positive input resistance) |
| $R_{L}$ | Transformer reflected line impedance |

Additional definitions for calculating resistor values include:

| Value | Definition |
| :--- | :--- |
| $V_{O A}$ | Voltage at the amplifier outputs |
| $K$ | Matching resistance reduction factor |
| $A_{V}$ | Gain from VIN to transformer primary |
| $\beta$ | Negative feedback factor |
| $\alpha$ | Positive feedback factor |

Note: R1 must be calculated before $\beta$ and $\alpha$.

$$
\begin{array}{lll}
V_{O A}=\frac{V_{\text {LINE }}(1+k)}{N} & k=\frac{2 R_{m}}{R_{L}} & A_{V}=\frac{V_{L I N E}}{N V_{I N}} \\
\beta=\frac{R 1}{R 1+2 R 2} & & \alpha=\beta(1-k)
\end{array}
$$

With the above known quantities and definitions, the remaining resistors can readily be calculated.

$$
\begin{aligned}
& R 1=\frac{2 V_{P} R 2}{V_{O A}-V_{P}} \\
& R 4=\frac{R_{I N}\left(V_{I N}-V_{P}\right)}{2 V_{I N}} \\
& R 3=\frac{A_{V} R 4\left(2 R 1 R_{m}+R 1 R_{L}-\alpha R 1 R_{L}-2 \alpha R 2 R_{L}\right)}{\alpha R_{L}(R 1+2 R 2)} \\
& R_{B I A S}=\frac{\alpha R 3 R 4}{R 4-\alpha(R 3+R 4)}
\end{aligned}
$$

After building the circuit with the closest $1 \%$ resistor values, the actual gain, input resistance, and output resistance can be verified with the following equations.

$$
\begin{aligned}
& \operatorname{GAIN}_{\left(V_{\text {IN }} \text { to LINE }\right)}=\frac{N}{\beta(k+1)\left(1+\frac{R 4}{R 3}+\frac{R 4}{R_{B I A S}}\right)-\frac{R 4}{R 3}} \\
& R_{\text {IN }}=\frac{2}{\frac{1}{R 4}-A_{V} \beta\left(\frac{2 R_{m}+R_{L}}{R 4 R_{L}}\right)} \\
& R_{\text {OUT }}=\frac{2 R_{m} N^{2}}{1-\left(\frac{R 4 R_{\text {BIAS }}}{R 1\left(R 4+R_{B I A S}\right)}\right)\left(\frac{R 1+2 R 2}{R 3+\frac{R 4 R_{\text {BIAS }}}{R 4+R_{B I A S}}}\right)}
\end{aligned}
$$

## mULTITONE POWER RATIO

The DMT signal used in ADSL/ADSL2+ systems carries data in discrete tones or bins, which appear in the frequency domain in evenly spaced 4.3125 kHz intervals. In applications using this type of waveform, multitone power ratio (MTPR) is a commonly used measure of linearity. MTPR is defined as the measured difference from the peak of one tone that is loaded with data to the peak of an adjacent tone that is intentionally left empty.
Figure 19 and Figure 20 show the AD8392A MTPR for a 5.5 crest factor waveform for empty bins in the ADSL and extended ADSL2+ bandwidths.


## OUTLINE DIMENSIONS



Figure 21. 28-Lead Thin Shrink Small Outline with Exposed Pad [TSSOP_EP] (RE-28-1)
Dimensions shown in millimeters


THE EXPOSED PAD, REFER TO THE EXPOSED PAD, REEER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET.

,

COMPLIANT TO JEDEC STANDARDS MO-220-WHHD.

Figure 22. 32-Lead Lead Frame Chip Scale Package [LFCSP]
$5 \mathrm{~mm} \times 5 \mathrm{~mm}$ Body and 0.75 mm Package Height (CP-32-7)
Dimensions shown in millimeters
ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD8392AAREZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline Package (TSSOP_EP) | RE-28-1 |
| AD8392AAREZ-RL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline Package (TSSOP_EP) | RE-28-1 |
| AD8392AAREZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline Package (TSSOP_EP) | RE-28-1 |
| AD8392AACPZ-R2 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 -Lead Lead Frame Chip Scale Package (LFCSP) | CP-32-7 |
| AD8392AACPZ-RL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 -Lead Lead Frame Chip Scale Package (LFCSP) | CP-32-7 |
| AD8392AACPZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 -Lead Lead Frame Chip Scale Package (LFCSP) | CP-32-7 |

[^0]
## NOTES


[^0]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

