# High Current IGBT Gate Drivers

The NCD5701A, NCD5701B and NCD5701C are high-current, high-performance stand-alone IGBT drivers for high power applications that include solar inverters, motor control and uninterruptible power supplies. The devices offer a cost-effective solution by eliminating external output buffer. Devices protection features include accurate Under-voltage-lockout (UVLO), desaturation protection (DESAT) and Active Low FAULT output. The drivers also feature an accurate 5.0 V output. The drivers are designed to accommodate a wide voltage range of bias supplies including unipolar and NCD5701B even bipolar voltages.

Depending on the pin configuration the devices also include Active Miller Clamp (NCD5701A) and separate high and low ( $V_{OH}$  and  $V_{OL}$ ) driver outputs for system design convenience (NCD5701C).

All three available pin configuration variants have 8-pin SOIC package.

### Features

- High Current Output (+4/-6 A) at IGBT Miller Plateau voltages
- Low Output Impedance for Enhanced IGBT Driving
- Short Propagation Delay with Accurate Matching
- Direct Interface to Digital Isolator/Opto-coupler/Pulse Transformer for Isolated Drive, Logic Compatibility for Non-isolated Drive
- DESAT Protection with Programmable Delay
- Tight UVLO Thresholds for Bias Flexibility
- Wide Bias Voltage Range
- This Device is Pb-Free, Halogen-Free and RoHS Compliant

### NCD5701A Features

• Active Miller Clamp to Prevent Spurious Gate Turn-on

### NCD5701B Features

• Negative Output Voltage for Enhanced IGBT Driving

### NCD5701C Features

 $\bullet\,$  Separate Outputs for  $V_{OL}$  and  $V_{OH}$ 


### **Typical Applications**


- Solar Inverters
- Motor Control
- Uninterruptible Power Supplies (UPS)
- Rapid Shutdown for Photovoltaic Systems



# **ON Semiconductor®**


### www.onsemi.com






### ORDERING INFORMATION

See detailed ordering and shipping information on page 9 of this data sheet.













Figure 1. Simplified Application Schematics



NCD5701A







Figure 2(b). Simplified Block Diagram NCD5701A









NCD5701C




Figure 4(b). Simplified Block Diagram NCD5701C

Pin Name	No.	I/O/x	Description
VIN	1	I	Input signal to control the output. In applications which require galvanic isolation, VIN is generated at the opto output, the pulse transformer secondary or the digital isolator output. There is a signal inversion from VIN to VO (VOH/VOL). VIN is internally clamped to 5.5 V and has a pull-up resistor of 1 M $\Omega$ to ensure that an output is low in the absence of an input signal. A minimum pulse–width is required at VIN before VO (VOH/VOL) is activated.
VREF	2	0	5 V Reference generated within the driver is brought out to this pin for external bypassing and for powering low bias circuits (such as digital isolators).
FLT	3	0	Fault output (active low) that allows communication to the main controller that the driver has encountered a fault condition and has deactivated the output. Capable of driving optos or digital isolators when isolation is required. (Truth Table is provided in the datasheet to indicate conditions under which this signal is asserted.)
DESAT	4	I	Input for detecting the desaturation of IGBT due to a fault condition. A capacitor connected to this pin allows a programmable blanking delay every ON cycle before DESAT fault is processed, thus preventing false triggering.
VCC	5	х	Positive bias supply for the driver. The operating range for this pin is from UVLO to the maxi- mum. A good quality bypassing capacitor is required from this pin to GND and should be placed close to the pins for best results.
VO (NCD5701A, NCD5701B)	6	0	Driver output that provides the appropriate drive voltage, source and sink current to the IGBT gate. VO is actively pulled low during start-up and under Fault conditions.
VOH (NCD5701C)	6	0	Driver high output that provides the appropriate drive voltage and source current to the IGBT gate.
VOL (NCD5701C)	7	0	Driver low output that provides the appropriate drive voltage and sink current to the IGBT gate. VOL is actively pulled low during start–up and under Fault conditions.
GND (NCD5701A, NCD5701B)	7	x	This pin should connect to the IGBT Emitter with a short trace. All power pin bypass capacitors should be referenced to this pin and kept at a short distance from the pin.
GND (NCD5701C)	8	х	This pin should connect to the IGBT Emitter with a short trace. All power pin bypass capacitors should be referenced to this pin and kept at a short distance from the pin.
VEE (NCD5701B)	8	×	A negative voltage with respect to GND can be applied to this pin and that will allow VO to go to a negative voltage during OFF state. A good quality bypassing capacitor is needed from VEE to GND. If a negative voltage is not applied or available, this pin must be connected to GND.
CLAMP (NCD5701A)	8	I/O	Provides clamping for the IGBT gate during the off period to protect it from parasitic turn-on. To be tied directly to IGBT gate with minimum trace length for best results.

### Table 1. PIN FUNCTION DESCRIPTION

### Table 2. ABSOLUTE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Minimum	Maximum	Unit
Differential Power Supply	V <sub>CC</sub> -V <sub>EE</sub> (V <sub>max</sub> )	0	36	V
Positive Power Supply	V <sub>CC</sub> –GND	-0.3	22	V
Negative Power Supply	V <sub>EE</sub> –GND	-18	0.3	V
Gate Output High	(V <sub>O</sub> , V <sub>OH</sub> )–GND		V <sub>CC</sub> + 0.3	V
Gate Output Low	(V <sub>O</sub> , V <sub>OL</sub> )–GND	V <sub>EE</sub> – 0.3		V
Input Voltage	V <sub>IN</sub> –GND	-0.3	5.5	V
DESAT Voltage	V <sub>DESAT</sub> –GND	-0.3	V <sub>CC</sub> + 0.3	V
FLT current Sink Source	I <u>FLT</u> -SINK IFLT-SRC		20 25	mA
Power Dissipation SO–8 package	PD		700	mW
Maximum Junction Temperature	T <sub>J(max)</sub>		150	°C
Storage Temperature Range	TSTG		-65 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESDHBM		4	kV
ESD Capability, Machine Model (Note 2)	ESDMM		200	V
Moisture Sensitivity Level	MSL		1	-
Lead Temperature Soldering Reflow (SMD Styles Only), Pb-Free Versions (Note 3)	T <sub>SLD</sub>		260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

2. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per AEC-Q100-002 (EIA/JÉSD22-A114)

ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115)

Latchup Current Maximum Rating: ≤100 mA per JEDEC standard: JÉSD78, 25°C

3. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### **Table 3. THERMAL CHARACTERISTICS**

Parameter	Symbol	Value	Unit
Thermal Characteristics, SOIC-8 (Note 4)			°C/W
Thermal Resistance, Junction-to-Air (Note 5)	$R_{ hetaJA}$	176	

4. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

5. Values based on copper area of 100 mm<sup>2</sup> (or 0.16 in<sup>2</sup>) of 1 oz copper thickness and FR4 PCB substrate.

#### Table 4. OPERATING RANGES (Note 6)

Parameter	Symbol	Min	Мах	Unit
Differential Power Supply	V <sub>CC</sub> –V <sub>EE</sub> (V <sub>max</sub> )		30	V
Positive Power Supply	V <sub>CC</sub>	UVLO	20	V
Negative Power Supply	V <sub>EE</sub>	-15	0	V
Input Voltage	V <sub>IN</sub>	0	5	V
Input pulse width	t <sub>on</sub>	40		ns
Ambient Temperature	T <sub>A</sub>	-40	125	°C

6. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Parameter	Test Conditions	Symbol	Min	Тур	Мах	Unit
LOGIC INPUT and OUTPUT						
Input Threshold Voltages High-state (Logic 1) Required Low-state (Logic 0) Required No state change	V <sub>IN-H1</sub> V <sub>IN-L1</sub> V <sub>IN-NC</sub>	4.3 1.2		0.75 3.7	V	
Input Internal Pull–Up Resistance to VREF		R <sub>IN-H</sub>		1		MΩ
Input Current High-state Low-state	V <sub>IN-H</sub> = 4.5 V V <sub>IN-L</sub> = 0.5 V	I <sub>IN-H</sub> I <sub>IN-L</sub>			1 10	μΑ
Input Pulse–Width No Response at the Output Guaranteed Response at the Output	Voltage thresholds consistent with input specs	t <sub>on-min1</sub> t <sub>on-min2</sub>	30		10	ns
FLT Threshold Voltage Low State High State	$(I_{\overline{FLT}-SINK} = 15 \text{ mA})$ $(I_{\overline{FLT}-SRC} = 20 \text{ mA})$	V <sub>FLT</sub> -L V <sub>FLT</sub> -H	12	0.5 13.9	1.0	V
DRIVE OUTPUT				1	1	
Output Low State	$I_{sink} = 200 \text{ mA}, T_A = 25^{\circ}\text{C}$ $I_{sink} = 200 \text{ mA}, T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ $I_{sink} = 1.0 \text{ A}, T_A = 25^{\circ}\text{C}$	V <sub>OL1</sub> V <sub>OL2</sub> V <sub>OL3</sub>		0.1 0.2 0.8	0.2 0.5 1.2	V
Output High State	$I_{src} = 200 \text{ mA}, T_A = 25^{\circ}\text{C}$ $I_{src} = 200 \text{ mA}, T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ $I_{src} = 1.0 \text{ A}, T_A = 25^{\circ}\text{C}$	V <sub>OH1</sub> V <sub>OH2</sub> V <sub>OH3</sub>	14.5 14.2 13.8	14.8 14.7 14.1		V
Peak Driver Current, Sink (Note 7)	$\label{eq:RG} \begin{array}{l} R_G = 0.1 \ \Omega, \ V_{CC} = 15 \ V, \ V_{EE} = -8 \ V \\ V_O = 13 \ V \\ V_O = 9 \ V \ (\text{near Miller Plateau}) \end{array}$	I <sub>PK-snk1</sub> I <sub>PK-snk2</sub>		6.8 6.1		A
Peak Driver Current, Source (Note 7)	$\begin{split} R_{G} &= 0.1 \ \Omega, \ V_{CC} = 15 \ V, \ V_{EE} = -8 \ V \\ V_{O} &= -5 \ V \\ V_{O} &= 9 \ V \ (\text{near Miller Plateau}) \end{split}$	I <sub>PK-src1</sub> I <sub>PK-src2</sub>		7.8 4.0		A
DYNAMIC CHARACTERISTICS				1	1	
Turn–on Delay (see timing diagram)	Negative input pulse width = 10 $\mu$ s	t <sub>pd–on</sub>	45	56	75	ns
Turn–off Delay (see timing diagram)	Positive input pulse width = 10 $\mu$ s	t <sub>pd-off</sub>	45	63	75	ns
Propagation Delay Distortion (=t <sub>pd-on</sub> - t <sub>pd-off</sub> )	For input or output pulse width > 150 ns, $T_A = 25^{\circ}C$ $T_A = -40^{\circ}C$ to $125^{\circ}C$	t <sub>distort1</sub> t <sub>distort2</sub>	-15 -25	-7	5 25	ns
Prop Delay Distortion between Parts (Note 7)		t <sub>distort –tot</sub>	-30	0	30	ns
Rise Time (Note 7) (see timing diagram)	C <sub>load</sub> = 1.0 nF	t <sub>rise</sub>		9.2		ns
Fall Time (Note 7) (see timing diagram) C <sub>load</sub> = 1.0 nF		t <sub>fall</sub>		7.9		ns
Delay from FLT under UVLO/ TSD to VO/VOL		t <sub>d1–OUT</sub>	10	12	15	μs

**Table 5. ELECTRICAL CHARACTERISTICS**  $V_{CC}$  = 15 V,  $V_{EE}$  = 0 V, Kelvin GND connected to  $V_{EE}$ . For typical values  $T_A$  = 25°C,for min/max values,  $T_A$  is the operating ambient temperature range that applies, unless otherwise noted.

7. Values based on design and/or characterization.

	Test Conditions	Symbol	Min	Тур	Max	Unit
YNAMIC CHARACTERISTICS						
Delay from DESAT to VO/VOL Note 7)		t <sub>d2–OUT</sub>		220		ns
Delay from UVLO/TSD to FLT Note 7)		t <sub>d3-</sub> FLT		7.3		μs
MILLER CLAMP (NCD5701A ON	ILY)					
Clamp Voltage	$I_{sink} = 500 \text{ mA}, T_A = 25^{\circ}\text{C}$ $I_{sink} = 500 \text{ mA}, T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	V <sub>clamp</sub>		1.2	1.4 2.2	V
Clamp Activation Threshold		V <sub>MC-THR</sub>	1.8	2.0	2.2	V
DESAT PROTECTION						
DESAT Threshold Voltage		V <sub>DESAT-THR</sub>	6.0	6.35	7.0	V
Blanking Charge Current		IDESAT-CHG	0.20	0.24	0.28	mA
Blanking Discharge Current		I <sub>DESAT-DIS</sub>		30		mA
IVLO						
JVLO Startup Voltage		V <sub>UVLO-OUT-ON</sub>	13.2	13.5	13.8	V
JVLO Disable Voltage		V <sub>UVLO-OUT-OFF</sub>	12.2	12.5	12.8	V
JVLO Hysteresis		V <sub>UVLO-HYST</sub>		1.0		V
/REF						
/oltage Reference	I <sub>REF</sub> = 10 mA	V <sub>REF</sub>	4.85	5.00	5.15	V
Reference Output Current Note 7)		I <sub>REF</sub>			20	mA
Recommended Capacitance		C <sub>VREF</sub>	100			nF
SUPPLY CURRENT						
Current Drawn from V <sub>CC</sub>	$V_{CC} = 15 V$ Standby (No load on output, FLT, VREF)	I <sub>CC–SB</sub>		0.9	1.5	mA
Current Drawn from V <sub>EE</sub> NCD5701B ONLY)	$V_{EE} = -10 V$ Standby (No load on output, FLT, VREF)	I <sub>EE-SB</sub>	-0.2	-0.14		mA
HERMAL SHUTDOWN						-
Thermal Shutdown Temperature Note 7)		T <sub>SD</sub>		188		°C
Thermal Shutdown Hysteresis Note 7)		T <sub>SH</sub>		33		°C

**Table 5. ELECTRICAL CHARACTERISTICS**  $V_{CC} = 15 \text{ V}$ ,  $V_{EE} = 0 \text{ V}$ , Kelvin GND connected to  $V_{EE}$ . For typical values  $T_A = 25^{\circ}C$ , for min/max values,  $T_A$  is the operating ambient temperature range that applies, unless otherwise noted.


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

### ORDERING INFORMATION


Device	Package	Shipping <sup>†</sup>
NCD5701ADR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NCD5701BDR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NCD5701CDR2G	SOIC–8 (Pb–Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


### **TYPICAL CHARACTERISTICS**








### **TYPICAL CHARACTERISTICS**



### **TYPICAL CHARACTERISTICS**



#### **Applications and Operating Information**

This section lists the details about key features and operating guidelines for the NCD5701.

#### **High Drive Current Capability**

The NCD5701 driver family is equipped with many features which facilitate a superior performance IGBT driving circuit. Foremost amongst these features is the high drive current capability. The drive current of an IGBT driver is a function of the differential voltage on the output pin (V<sub>CC</sub>-VOH/VO for source current, VOL/VO-V<sub>EE</sub> for sink current) as shown in Figure 20. Figure 20 also indicates that for a given VOH/VOL value, the drive current can be increased by using higher  $V_{CC}/V_{EE}$  power supply). The drive current tends to drop off as the output voltage goes up (for turn-on event) or goes down (for turn-off event). As explained in many IGBT application notes, the most critical phase of IGBT switching event is the Miller plateau region where the gate voltage remains constant at a voltage (typically in 9-11 V range depending on IGBT design and the collector current), but the gate drive current is used to charge/discharge the Miller capacitance (C<sub>GC</sub>). By providing a high drive current in this region, a gate driver can significantly reduce the duration of the phase and help reducing the switching losses. The NCD5701 addresses this requirement by providing and specifying a high drive current in the Miller plateau region. Most other gate driver ICs merely specify peak current at the start of switching which may be a high number, but not very relevant to the application requirement. It must be remembered that other considerations such as EMI, diode reverse recovery performance, etc., may lead to a system level decision to trade off the faster switching speed against low EMI and reverse recovery. However, the use of NCD5701 does not preclude this trade–off as the user can always tune the drive current by employing external series gate resistor. Important thing to remember is that by providing a high internal drive current capability, the NCD5701 facilitates a wide range of gate resistors. Another value of the high current at the Miller plateau is that the initial switching transition phase is shorter and more controlled. Finally, the high gate driver current (which is facilitated by low impedance internal FETs), ensures that even at high switching frequencies, the power dissipation from the drive circuit is primarily in the external series resistor and more easily manageable. Experimental results have shown that the high current drive results in reduced turn-on energy (EON) for the IGBT switching.




Figure 20. Output Current vs. Output Voltage Drop

When driving larger IGBTs for higher current applications, the drive current requirement is higher, hence lower  $R_G$  is used. Larger IGBTs typically have high input capacitance. On the other hand, if the NCD5701 is used to drive smaller IGBT (lower input capacitance), the drive current requirement is lower and a higher  $R_G$  is used. Thus, for most typical applications, the driver load RC time constant remains fairly constant. Caution must be exercised when using the NCD5701 with a very low load RC time constant. Such a load may trigger internal protection circuitry within the driver and disable the device. Figure 21 shows the recommended minimum gate resistance as a function of IGBT gate capacitance and gate drive trace inductance.




Figure 21. Recommended Minimum Gate Resistance as a Function of IGBT Gate Capacitance

### Gate Voltage Range

The negative drive voltage for gate (with respect to GND, or Emitter of the IGBT) is a robust way to ensure that the gate voltage does not rise above the threshold voltage due to the Miller effect. In systems where the negative power supply is available, the VEE option offered by NCD5701B allows not only a robust operation, but also a higher drive current for turn–off transition. Adequate bypassing between VEE pin and GND pin is essential if this option is used.

The  $V_{CC}$  range for the NCD5701 is quite wide and allows the user the flexibility to optimize the performance or use available power supplies for convenience.

### Under Voltage Lock Out (UVLO)

This feature ensures reliable switching of the IGBT connected to the driver output. At the start of the driver's operation when  $V_{CC}$  is applied to the driver, the output remains turned–off. This is regardless of the signals on  $V_{IN}$  until the  $V_{CC}$  reaches the UVLO Output Enabled ( $V_{UVLO-OUT-ON}$ ) level. After the  $V_{CC}$  rises above the  $V_{UVLO-OUT-ON}$  level, the driver is in normal operation. The state of the output is controlled by signal at  $V_{IN}$ .

If the V<sub>CC</sub> falls below the UVLO Output Disabled (V<sub>UVLO-OUT-OFF</sub>) level during the normal operation of the driver, the Fault output is activated and the output is shut-down (after a delay) and remains in this state. The driver output does not start to react to the input signal on V<sub>IN</sub> until the V<sub>CC</sub> rises above the V<sub>UVLO-OUT-ON</sub> again. The waveform showing the UVLO behavior of the driver is in Figure 22.

In an IGBT drive circuit, the drive voltage level is important for drive circuit optimization. If VUVLO-OUT-OFF is too low, it will lead to IGBT being driven with insufficient gate voltage. A quick review of IGBT characteristics can reveal that driving IGBT with low voltage (in 10-12 V range) can lead to a significant increase in conduction loss. So, it is prudent to guarantee V<sub>UVLO-OUT-OFF</sub> at a reasonable level (above 12 V), so that the IGBT is not forced to operate at a non-optimum gate voltage. On the other hand, having a very high drive voltage ends up increasing switching losses without much corresponding reduction in conduction loss. So, the V<sub>UVLO-OUT-ON</sub> value should not be too high (generally, well below 15 V). These conditions lead to a tight band for UVLO enable and disable voltages, while guaranteeing a minimum hysteresis between the two values to prevent hiccup mode operation. The NCD5701 meets these tight requirements and ensures smooth IGBT operation. It ensures that a 15 V supply with  $\pm 8\%$  tolerance will work without degrading IGBT performance, and guarantees that a fault will be reported and the IGBT will be turned off when the supply voltage drops below 12.2 V.

A UVLO event (V<sub>CC</sub> voltage going below V<sub>UVLO-OUT-OFF</sub>) also triggers activation of FLT output after a delay of  $t_{d3-FLT}$ . This indicates to the controller that the driver has encountered an issue and corrective action needs to be taken. However, a nominal delay  $t_{d1-OUT} = 12 \,\mu s$  is introduced between the initiation of the FLT output and actual turning off of the output. This delay provides adequate time for the

controller to initiate a more orderly/sequenced shutdown. In case the controller fails to do so, the driver output shutdown ensures IGBT protection after  $t_{d1-OUT}$ .




Figure 22. UVLO Function and Limits

#### **Timing Delays and Impact on System Performance**

The gate driver is ideally required to transmit the input signal pulse to its output without any delay or distortion. In the context of a high-power system where IGBTs are typically used, relatively low switching frequency (in tens of kHz) means that the delay through the driver itself may not be as significant, but the matching of the delay between different drivers in the same system as well as between different edges has significant importance. With reference to Figure 23(a), two input waveforms are shown. They are typical complementary inputs for high-side (HS) and low-side (LS) of a half-bridge switching configuration. The dead-time between the two inputs ensures safe transition between the two switches. However, once these inputs are through the driver, there is potential for the actual gate voltages for HS and LS to be quite different from the intended input waveforms as shown in Figure 23(a). The end result could be a loss of the intended dead-time and/or pulse-width distortion. The pulse-width distortion can create an imbalance that needs to be corrected, while the loss of dead-time can eventually lead to cross-conduction of the switches and additional power losses or damage to the system.

The NCD5701 driver is designed to address these timing challenges by providing a very low pulse–width distortion and excellent delay matching. As an example, the delay matching is guaranteed to  $t_{DISTORT2} = \pm 25$  ns while many of competing driver solutions can be >250 ns.




Figure 23(a). Timing Waveforms (Other Drivers)

### **Active Miller Clamp Protection**

This feature (offered by NCD5701A) is a cost savvy alternative to a negative gate voltage. The main requirement is to hold the gate of the turned-off (for example low-side) IGBT below the threshold voltage during the turn-on of the opposite-side (in this example high-side) IGBT in the half bridge. The turn-on of the high-side IGBT causes high dv/dt transition on the collector of the turned-off low-side IGBT. This high dv/dt then induces current (Miller current) through the CGC capacitance (Miller capacitance) to the gate capacitance of the low-side IGBT as shown in Figure 24. If the path from gate to GND has critical impedance (caused by  $R_{G}$ ) the Miller current could rise the gate voltage above the threshold level. As a consequence the low-side IGBT could be turned on for a few tens or hundreds of nanoseconds. This causes higher switching losses. One way to avoid this situation is to use negative gate voltage, but this requires second DC source for the negative gate voltage.

NCD570x




Figure 23(b). NCD5701 Timing Waveforms

An alternative way is to provide an additional path from gate to GND with very low impedance. This is exactly what Active Miller Clamp protection does. Additional trace from the gate of the IGBT to the Clamp pin of the gate driver is introduced. After the  $V_O$  output has gone below the Active Miler Clamp threshold  $V_{MC-THR}$  the Clamp pin is shorted to GND and thus prevents the voltage on the gate of the IGBT to rise above the threshold voltage as shown in Figure 25. The Clamp pin is disconnected from GND as soon as the signal to turn on the IGBT arrives to the gate driver input. The fact that the Clamp pin is engaged only after the gate voltage drops below the  $V_{MC-THR}$  threshold ensures that the function of this pin does not interfere with the normal turn–off switching performance that is user controllable by choice of  $R_G$ .




Figure 24. Current Path without Miller Clamp Protection

#### **Desaturation Protection (DESAT)**

This feature monitors the collector–emitter voltage of the IGBT in the turned–on state. When the IGBT is fully turned on, it operates in a saturation region. Its collector–emitter voltage (called saturation voltage) is usually low, well below 3 V for most modern IGBTs. It could indicate an overcurrent or similar stress event on the IGBT if the collector–emitter voltage rises above the saturation voltage, after the IGBT is fully turned on. Therefore the DESAT protection circuit compares the collector–emitter voltage with a voltage level V<sub>DESAT–THR</sub> to check if the IGBT didn't leave the saturation region. It will activate FLT output and shut down driver output (thus turn–off the IGBT), if the saturation voltage rises above the V<sub>DESAT–THR</sub>. This protection works on every turn–on phase of the IGBT switching period.

At the beginning of turning–on of the IGBT, the collector–emitter voltage is much higher than the saturation voltage level which is present after the IGBT is fully turned on. It takes almost 1  $\mu$ s between the start of the IGBT turn–on and the moment when the collector–emitter voltage falls to the saturation level. Therefore the comparison is delayed by a configurable time period (blanking time) to prevent false triggering of DESAT protection before the IGBT collector–emitter voltage falls below the saturation level. Blanking time is set by the value of the capacitor C<sub>BLANK</sub>.

The exact principle of operation of DESAT protection is described with reference to Figure 26.

At the turned–off output state of the driver, the DESAT pin is shorted to ground via the discharging transistor ( $Q_{DIS}$ ). Therefore, the inverting input holds the comparator output at low level.




Figure 25. Current Path with Miller Clamp Protection

At the turned–on output state of the driver, the current I<sub>DESAT–CHG</sub> from current source starts to flow to the blanking capacitor C<sub>BLANK</sub>, connected to DESAT pin. Appropriate value of this capacitor has to be selected to ensure that the DESAT pin voltage does not rise above the threshold level V<sub>DESAT–THR</sub> before the IGBT fully turns on. The blanking time is given by following expression. According to this expression, a 47 pF C<sub>BLANK</sub> will provide a blanking time of (47p \*6.5/0.25m =) 1.22  $\mu$ s.

$$t_{\text{BLANK}} = C_{\text{BLANK}} \cdot \frac{V_{\text{DESAT-THR}}}{I_{\text{DESAT-CHG}}}$$

After the IGBT is fully turned–on, the  $I_{DESAT-CHG}$  flows through the DESAT pin to the series resistor  $R_{S-DESAT}$  and through the high voltage diode and then through the collector and IGBT to the emitter. Care must be taken to select the resistor  $R_{S-DESAT}$  value so that the sum of the saturation voltage, drop on the HV diode and drop on the  $R_{S-DESAT}$  caused by current  $I_{DESAT-CHG}$  flowing from DESAT source current is smaller than the DESAT threshold voltage. Following expression can be used:

Important part for DESAT protection to work properly is the high voltage diode. It must be rated for at least same voltage as the low side IGBT. The safety margin is application dependent.

The typical waveforms for IGBT overcurrent condition are outlined in Figure 27.




Figure 26. Desaturation Protection Schematic




Figure 27. Desaturation Protection Waveforms

#### Input Signal

The input signal controls the gate driver output. Figure 28 shows the typical connection diagrams for isolated

applications where the input is coming through an opto-coupler or a pulse transformer.




Figure 28. Opto-coupler or Pulse Transformer At Input

The relationship between gate driver input signal from a pulse transformer (Figure 29) or opto-coupler (Figure 30) and the output is defined by many time and voltage values. The time values include output turn-on and turn-off delays ( $t_{pd-on}$  and  $t_{pd-off}$ ), output rise and fall times ( $t_{rise}$  and  $t_{fall}$ ) and minimum input pulse-width ( $t_{on-min}$ ). Note that the

delay times are defined from 50% of input transition to first 10% of the output transition to eliminate the load dependency. The input voltage parameters include input high ( $V_{IN-H1}$ ) and low ( $V_{IN-L1}$ ) thresholds as well as the input range for which no output change is initiated ( $V_{IN-NC}$ ).




Figure 29. Input and Output Signal Parameters for Pulse Transformer




Figure 30. Input and Output Signal Parameters for Opto-coupler

### Use of VREF Pin

The NCD5701 provides an additional 5.0 V output (VREF) that can serve multiple functions. This output is capable of sourcing up to 10 mA current for functions such as opto-coupler interface or external comparator interface. The VREF pin should be bypassed with at least a 100 nF capacitor (higher the better) irrespective of whether it is being utilized for external functionality or not. VREF is

highly stable over temperature and line/load variations (*see characteristics curves for details*)

### Fault Output Pin

This pin provides the feedback to the controller about the driver operation. The situations in which the  $\overline{FLT}$  signal becomes active (low value) are summarized in the Table 6.

VIN	UVLO	DESAT	Internal TSD	VOUT	FLT	Notes
L	Inactive	L	L	Н	Н	Normal operation – Output High
Н	Inactive	L	L	L	Н	Normal operation – Output Low
х	Active	Х	L	L	L	UVLO activated – $\overline{FLT}$ Low (t <sub>d3-<math>\overline{FLT}</math></sub> ), Output Low (t <sub>d3-<math>\overline{FLT}</math></sub> ) + t <sub>d1-OUT</sub> )
L	Inactive	Н	L	L	L	DESAT activated (only when $V_{\text{IN}}$ is low) – Output Low $(t_{\text{d2}_{OUT}}), \ \overline{FLT}$ Low
Х	Inactive	Х	Н	L	L	Internal Thermal Shutdown – $\overline{FLT}$ Low (t <sub>d3-FLT</sub> ), Output Low (t <sub>d3-FLT</sub> + t <sub>d1-OUT</sub> )

### Table 6. FLT LOGIC TRUTH TABLE

### Thermal Shutdown

The NCD5701 also offers thermal shutdown function that is primarily meant to self–protect the driver in the event that the internal temperature gets excessive. Once the temperature crosses the  $T_{SD}$  threshold, the FLT output is activated after a delay of  $t_{d3-FLT}$ . After a delay of  $t_{d1-OUT}$   $(12 \ \mu s)$ , the output is pulled low and many of the internal circuits are turned off. The 12  $\mu s$  delay is meant to allow the controller to perform an orderly shutdown sequence as appropriate. Once the temperature goes below the second threshold, the part becomes active again.





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2		
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product on acidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically		

#### SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER EMITTER 5. BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: CATHODE 1 PIN 1. 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC COMMON CATHODE/VCC 3 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND 8. STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 DRAIN 1 7. 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION: SOIC-8 NB PAGE 2 OF							
ON Semiconductor reserves the right the suitability of its products for any pa	ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the						

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.

8

rights of others

COLLECTOR, #1

COLLECTOR, #1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: NCD5701CDR2G NCD5701ADR2G NCD5701BDR2G