

STL25N15F4

N-channel 150 V, 0.057 Ω, 6 A, PowerFLAT™(5x6) STripFET™ DeepGATE™ Power MOSFET

Features

Туре	V _{DSS}	R _{DS(on)} max	I _D
STL25N15F4	150 V	< 0.063 Ω	6 A

- N-channel enhancement mode
- 100% avalanched rated
- Low gate charge
- Very low on-resistance



■ Switching applications

Description

This STripFET™ DeepGATE™ Power MOSFET technology is among the latest improvements, which have been especially tailored to minimize on-state resistance, with a new gate structure, providing superior switching performance.




Figure 1. Internal schematic diagram




Table 1. Device summary

30lete

Order code	Marking	Package	Packaging
STL25N15F4	25N15F4	PowerFLAT™ (5x6)	Tape and reel

September 2009 Doc ID 16220 Rev 1 1/12

Contents STL25N15F4

Contents

1	Electrical ratings
2	Electrical characteristics
	2.1 Electrical characteristics (curves) 5
3	Electrical characteristics 32.1 Electrical characteristics (curves) 55 Test circuits 7 Package mechanical data 8 Revision history 10
4	Package mechanical data 8
5	Revision history
	Pro
	leje.
	00501
	O
	ct(5)
	adulo
	Pro
	Site of the same o
0/050	
O.	



STL25N15F4 Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage (V _{GS} = 0)	150	V
V _{GS}	Gate-source voltage	± 20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	25	Α
I _D ⁽²⁾	Drain current (continuous) at T _C = 25 °C	6	Α
I _D ⁽²⁾	Drain current (continuous) at T _C =100 °C	3.75	Α
I _{DM} ⁽³⁾	Drain current (pulsed)	24	Α
P _{TOT} (1)	Total dissipation at T _C = 25 °C	80	W
P _{TOT} (2)	Total dissipation at T _C = 25 °C	4	W
T _{stg}	Storage temperature	-55 to 150	°C
T _j	Operating junction temperature	-55 to 150	

^{1.} The value is rated according to $R_{\text{thj-c}}$

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-pcb} (1)	Thermal resistance junction-pcb max	31.3	°C/W
R _{thj-case}	Thermal resistance junction-case (drain) (steady state) max.	1.56	°C/W

^{1.} When mounted on FR-4 board of 1 inch 2 , 2 oz Cu, t < 10 sec

Table 4. Avalanche characteristics

Symbol	Parameter	Max value	Unit
I _{AS}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max)	12.5	Α
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AS}$, $V_{DD} = 50$ V)	125	mJ

^{2.} The value is rated according to $R_{\mbox{\scriptsize thj-pcb}}$

^{3.} Pulse width limited by safe operating area

2 Electrical characteristics

(T_J = 25 °C unless otherwise specified)

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	150			٧
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = 150 V, V _{DS} = 150 V, @125 °C			1 10	μ Α μ Α
I _{GSS}	Gate body leakage current (V _{DS} = 0)	V _{GS} = ±20 V		. (±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2	YO.	4	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 3 A	OVC	0.057	0.063	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	V _{DS} =25 V, f = 1 MHz, V _{GS} = 0	-	2710 180 69.5	-	pF pF pF
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	V_{DD} = 75 V, I_{D} = 6 A V_{GS} =10 V (see <i>Figure 14</i>)	-	48 10.8 13.7	-	nC nC nC
R_g	Gate input resistance	f=1 MHz Gate DC Bias=0 test signal level=20 mV open drain	-	1.9	-	Ω

Table 7. Switching times

	Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
-	$t_{ m d(on)} \ t_{ m r} \ t_{ m d(off)} \ t_{ m f}$	Turn-on delay time Rise time Turn-off delay time Fall time	V_{DD} = 75 V, I_D = 3 A, R_G =4.7 Ω , V_{GS} =10 V (see <i>Figure 13</i>)	-	13.5 5.1 39.7 11.4	-	ns ns ns ns

Table 8. Source drain diode

	Parameter	Test conditions	Min.	Тур.	Max	Unit
I _{SD}	Source-drain current		1		6	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		ı		24	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 6 A, V _{GS} = 0	ı		1.3	٧
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 6 \text{ A},$ di/dt = 100 A/ μ s, $V_{DD} = 120 \text{ V}, T_{J} = 150 ^{\circ}\text{C}$ (see <i>Figure 15</i>)	-	85 351 8.2		ns nC A
Pulse wi	l dth limited by safe operating area	(Cook against 10)				
2. Pulsed:	oulse duration=300µs, duty cycle 1.5	5%			*/6)
				(5	
				9D		
			C C C			
		46				
		76,				
		~0/				
		202				
	101					
	Cillar					
	Aucile					
	oducites					
	roducites					
P	roducites					
*eP	roducities					
ete P	roducities					
sie P	roducite					
ate P	roducites					
ate P	roducites					
ate P	roducities					
eteP	roducite					
ate P	Reverse recovery current dth limited by safe operating area bulse duration=300µs, duty cycle 1.5					



Electrical characteristics STL25N15F4

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area

Figure 3. Thermal impedance




Figure 4. Output characteristics

Figure 5. Transfer characteristics





Figure 6. Normalized B_{VDSS} vs temperature

Figure 7. Static drain-source on resistance



AM04990v1 AM04991v1 Vgs C (pF) (V) T_{.J}=25°C VDD=75V 2500 12 f=1MHz ID=5A 2000 Ciss 10 2000 8 1500 6 1000 4 Crss 500 2 Coss 10 20 30 40 50 Qg(nC) 20 40 60 80 100 120 140 VDS(V)

Figure 8. Gate charge vs gate-source voltage Figure 9. Capacitance variations

Figure 10. Normalized gate threshold voltage vs temperature

Figure 11. Normalized on resistance vs temperature





Figure 12. Source-drain diode forward characteristics



47/

Test circuits STL25N15F4

3 Test circuits

Figure 13. Switching times test circuit for resistive load

Figure 14. Gate charge test circuit




Figure 15. Test circuit for inductive load switching and diode recovery times

Figure 16. Unclamped inductive load test circuit





Figure 17. Unclamped inductive waveform

Figure 18. Switching time waveform



4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.


Obsolete Product(s). Obsolete Product(s)

577

Doc ID 16220 Rev 1

PowerFLAT™ (5x6) MECHANICAL DATA

DIM		mm.			inch	
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
A	0.80	0.83	0.93	0.031	0.032	0.036
A1		0.02	0.05		0.0007	0.0019
A3		0.20			0.007	
b	0.35	0.40	0.47	0.013	0.015	0.018
D		5.00			0.196	16
D1		4.75			0.187	-1
D2	4.15	4.20	4.25	0.163	0.165	0.167
E		6.00			0.236	
E1		5.75		8	0.226	
E2	3.43	3.48	3.53	0.135	0.137	0.139
E4	2.58	2.63	2.68	0	0.103	0.105
е		1.27	WS		0.050	
L	0.70	0.80	0.90	0.027	0.031	0.035



STL25N15F4 Revision history

5 Revision history

Table 9. Document revision history

Date	Revision	Changes
09-Sep-2009	1	First release



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

