SCCS018B - MAY 1994 - REVISED NOVEMBER 2001

- **Function, Pinout, and Drive Compatible** With FCT and F Logic
- Reduced V<sub>OH</sub> (Typically = 3.3 V) Versions of Equivalent FCT Functions
- **Edge-Rate Control Circuitry for** Significantly Improved Noise Characteristics
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- **Matched Rise and Fall Times**
- Fully Compatible With TTL Input and **Output Logic Levels**
- CY54FCT245T
  - 48-mA Output Sink Current 12-mA Output Source Current
- CY74FCT245T
  - 64-mA Output Sink Current 32-mA Output Source Current
- 3-State Outputs

#### description

The 'FCT245T devices contain eight noninverting


bidirectional buffers with 3-state outputs and are intended for bus-oriented applications. The transmit/receive  $(T/\overline{R})$  input determines the direction of data flow through these bidirectional transceivers.

the A and B ports by putting them in the high-impedance state.


These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Transmit (active high) enables data from A ports to B ports. The output enable  $(\overline{OE})$ , when high, disables both

CY54FCT245T . . . D PACKAGE CY74FCT245T . . . P. Q. OR SO PACKAGE (TOP VIEW)



CY54FCT245T...L PACKAGE (TOP VIEW)





PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

#### **ORDERING INFORMATION**

TA	PAC	KAGE†	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE Marking
	QSOP - Q	Tape and reel	3.8	CY74FCT245DTQCT	FCT245D
	QSOP - Q	Tape and reel	4.1	CY74FCT245CTQCT	FCT245C
	SOIC - SO	Tube	4.1	CY74FCT245CTSOC	FCT245C
	3010 - 30	Tape and reel	4.1	CY74FCT245CTSOCT	FC1245C
	DIP – P	Tube	4.6	CY74FCT245ATPC	CY74FCT245ATPC
–40°C to 85°C	QSOP - Q	Tape and reel	4.6	CY74FCT245ATQCT	FCT245A
	SOIC - SO	Tube	4.6	CY74FCT245ATSOC	FCT245A
	3010 - 30	Tape and reel	4.6	CY74FCT245ATSOCT	FC1245A
	QSOP - Q	Tape and reel	7	CY74FCT245TQCT	FCT245
	SOIC - SO	Tube	7	CY74FCT245TSOC	FCT245
	3010 - 30	Tape and reel	7	CY74FCT245TSOCT	FC1245
	CDIP - D	Tube	4.5	CY54FCT245CTDMB	
	LCC – L	Tube	4.5	CY54FCT245CTLMB	
–55°C to 125°C	CDIP – D	Tube	4.9	CY54FCT245ATDMB	
-55 C to 125 C	LCC – L	Tube	4.9	CY54FCT245ATLMB	
	CDIP - D	Tube	7.5	CY54FCT245TDMB	
	LCC – L	Tube	7.5	CY54FCT245TLMB	


<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### **FUNCTION TABLE**

INP	UTS	OPERATION					
OE	T/R	OPERATION					
L	L	B data to bus A					
L	Н	A data to bus B					
Н	Χ	Z					

H = High logic level, L = Low logic level,X = Don't care, Z = High-impedancestate

## logic diagram (positive logic)





SCCS018B - MAY 1994 - REVISED NOVEMBER 2001

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential		0.5	V to 7 V
DC input voltage range		0.5	$V$ to $7\ V$
DC output voltage range		0.5	$\mbox{V}$ to 7 $\mbox{V}$
DC output current (maximum sink current/pin)			120 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1):	: P package		69°C/W
•	Q package		68°C/W
	SO package		58°C/W
Ambient temperature range with power applied	, T <sub>A</sub>	–65°C ¹	to 135°C
Storage temperature range, T <sub>stq</sub>	· · · · · · · · · · · · · · · · · · ·	–65°C ¹	to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 2)

		CY	54FCT24	.5T	CY7	74FCT24 4FCT24! 4FCT24! 4FCT24!	SAT SCT	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V
loh	High-level output current			-12			-32	mA
l <sub>OL</sub>	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

## **CY54FCT245T, CY74FCT245T 8-BIT TRANSĆEIVERS** WITH 3-STATE OUTPUTS

SCCS018B - MAY 1994 - REVISED NOVEMBER 2001

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		TOT CONDITION		CY	54FCT24	I5T	CY	74FCT24	I5T				
PARAMETER	"	EST CONDITIONS	5	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT			
Voice	V <sub>CC</sub> = 4.5 V,	$I_{IN} = -18 \text{ mA}$			-0.7	-1.2				V			
VIK	$V_{CC} = 4.75 \text{ V},$	$I_{IN} = -18 \text{ mA}$						-0.7	-1.2	V			
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -12 \text{ mA}$		2.4	3.3								
Voн	V <sub>CC</sub> = 4.75 V	$I_{OH} = -32 \text{ mA}$					2			V			
	VCC = 4.75 V	$I_{OH} = -15 \text{ mA}$					2.4	3.3					
Voi	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 48 \text{ mA}$			0.3	0.55				٧			
VOL	$V_{CC} = 4.75 \text{ V},$	$I_{OL} = 64 \text{ mA}$						0.3	0.55	V			
$V_{hys}$	All inputs				0.2			0.2		V			
1.	$V_{CC} = 5.5 \text{ V},$	VIN = VCC				5				μА			
lį	$V_{CC} = 5.25 \text{ V},$	VIN = VCC							5	μΑ			
1	$V_{CC} = 5.5 \text{ V},$	$V_{1N} = 2.7 \text{ V}$				±1				μА			
ΊΗ	$V_{CC} = 5.25 \text{ V},$	$V_{1N} = 2.7 \text{ V}$							±1	μΑ			
1	$V_{CC} = 5.5 \text{ V},$	$V_{IN} = 0.5 V$				±1				μΑ			
IΙL	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = 0.5 V$							±1	μΑ			
lozu	$V_{CC} = 5.5 \text{ V},$	V <sub>OUT</sub> = 2.7 V				10				μΑ			
lozh	$V_{CC} = 5.25 \text{ V},$	V <sub>OUT</sub> = 2.7 V							10	μΑ			
lozi	$V_{CC} = 5.5 \text{ V},$	$V_{OUT} = 0.5 V$				-10				μΑ			
lozL	$V_{CC} = 5.25 \text{ V},$	V <sub>OUT</sub> = 0.5 V							-10	μΑ			
los‡	$V_{CC} = 5.5 \text{ V},$	$V_{OUT} = 0 V$		-60	-120	-225				mA			
ios+	$V_{CC} = 5.25 \text{ V},$	$V_{OUT} = 0 V$					-60	-120	-225	ША			
l <sub>off</sub>	$V_{CC} = 0 V$	V <sub>OUT</sub> = 4.5 V				±1			±1	μΑ			
loo	$V_{CC} = 5.5 \text{ V},$	$V_{IN} \le 0.2 V$ ,	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.1	0.2				m ^			
Icc	V <sub>CC</sub> = 5.25 V,	$V_{IN} \le 0.2 V$ ,	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.1	0.2	mA			
	$V_{CC} = 5.5 \text{ V}, V_{IN} = 3.$	4 V\$, f <sub>1</sub> = 0, Outp	uts open		0.5	2							
ΔICC	V <sub>CC</sub> = 5.25 V, V <sub>IN</sub> = 3	3.4 V§, f <sub>1</sub> = 0, Out	puts open					0.5	2	mA			
la an ¶	$V_{CC} = 5.5 \text{ V}, One inpute Outputs open, T/R or VIN \leq 0.2 \text{ V} or V_{IN} \geq 0.2 \text{ V}$	OE = GND and		0.06	0.12				mA/				
ICCD <sup>¶</sup>	$V_{CC} = 5.25 \text{ V}, \text{ One inj}$ Outputs open, $T/\overline{R}$ or $V_{IN} \le 0.2 \text{ V}$ or $V_{IN} \ge 0.2 \text{ V}$	OE = GND and	0% duty cycle,					0.06	0.12				

 $<sup>\</sup>overline{\dagger}$  Typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.



<sup>\$\</sup>frac{1}{2}\$ Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

<sup>§</sup> Per TTL-driven input (V<sub>IN</sub> = 3.4 V); all other inputs at V<sub>CC</sub> or GND

This parameter is derived for use in total power-supply calculations.

SCCS018B - MAY 1994 - REVISED NOVEMBER 2001

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

DADAMETER		TEST CONDITION	10	CY	54FCT2	45T	CY	74FCT24	15T	UNIT
PARAMETER		TEST CONDITION		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
		One bit switching at f <sub>1</sub> = 10 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4				
	Outputs open, T/R or $\overline{OE} = \overline{GND}$ Eight bits switching at $f_1 = 2.5 \ MHz$ at $50\%$ duty	V <sub>IN</sub> = 3.4 V or GND		1.2	3.4					
		switching	$V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC} - 0.2 V$		1.3	2.6				
10#			V <sub>IN</sub> = 3.4 V or GND		3.3	10.6				mA
IC.		One bit switching at f <sub>1</sub> = 10 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.7	1.4	IIIA
	VCC = 5.25 V,	at 50% duty cycle	V <sub>IN</sub> = 3.4 V or GND					1.2	3.4	
	Outputs open, T/R or OE = GND	Eight bits switching at f <sub>1</sub> = 2.5 MHz	$V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC} - 0.2 V$					1.3	2.6	
		at 50% duty cycle	V <sub>IN</sub> = 3.4 V or GND					3.3	10.6	
Ci					5	10		5	10	pF
Co					9	12		9	12	pF

<sup>&</sup>lt;sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Where:

I<sub>C</sub> = Total supply current

ICC = Power-supply current with CMOS input levels

 $\Delta I_{CC}$  = Power-supply current for a TTL high input (V<sub>IN</sub> = 3.4 V)

D<sub>H</sub> = Duty cycle for TTL inputs high N<sub>T</sub> = Number of TTL inputs at D<sub>H</sub>

I<sub>CCD</sub> = Dynamic current caused by an input transition pair (HLH or LHL)

f<sub>0</sub> = Clock frequency for registered devices, otherwise zero

f<sub>1</sub> = Input signal frequency

 $N_1$  = Number of inputs changing at  $f_1$ 

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I<sub>CC</sub> formula.



 $<sup>^{\#}</sup>$ IC = ICC +  $\triangle$ ICC  $\times$  DH  $\times$  NT + ICCD (f<sub>0</sub>/2 + f<sub>1</sub>  $\times$  N<sub>1</sub>)

# **CY54FCT245T, CY74FCT245T** 8-BIT TRANSCEIVERS WITH 3-STATE OUTPUTS SCCS018B – MAY 1994 – REVISED NOVEMBER 2001

## switching characteristics over operating free-air temperature range (see Figure 1)


PARAMETER	FROM	ТО	CY54FC	T245T	CY54FC1	245AT	CY54FC1	UNIT	
PARAIVIETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	A or B	B or A	1.5	7.5	1.5	4.9	1.5	4.5	no
<sup>t</sup> PHL	AUIB	BUIA	1.5	7.5	1.5	4.9	1.5	4.5	ns
<sup>t</sup> PZH	OE or T/R	A or B	1.5	10	1.5	6.5	1.5	6.2	no
<sup>t</sup> PZL	OE 01 1/K	AUB	1.5	10	1.5	6.5	1.5	6.2	ns
<sup>t</sup> PHZ	OE or T/R	A or B	1.5	10	1.5	6	1.5	5.2	no
<sup>t</sup> PLZ	OE OF 1/R	AUID	1.5	10	1.5	6	1.5	5.2	ns

## switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	CY74FCT245T		CY74FCT245AT		CY74FC1	7245CT	CY74FC1	UNIT	
PARAMETER	(INPUT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	A or B	B or A	1.5	7	1.5	4.6	1.5	4.1	1.5	3.8	20
<sup>t</sup> PHL	AUB	BULA	1.5	7	1.5	4.6	1.5	4.1	1.5	3.8	ns
<sup>t</sup> PZH	OE or T/R	A or B	1.5	9.5	1.5	6.2	1.5	5.8	1.5	5	ns
t <sub>PZL</sub>	OE 01 1/K	AOIB	1.5	9.5	1.5	6.2	1.5	5.8	1.5	5	115
<sup>t</sup> PHZ	OE or T/R	A or B	1.5	7.5	1.5	5	1.5	4.8	1.5	4.3	nc
t <sub>PLZ</sub>	OE OF 1/R	AUID	1.5	7.5	1.5	5	1.5	4.8	1.5	4.3	ns



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





9-Mar-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b> (4/5)	Sample
5962-9221401M2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9221401M2A CY54FCT 245TLMB	Sample
5962-9221401MRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9221401MR A	Sample
5962-9221403M2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9221403M2A	Sample
5962-9221403MRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9221403MR A CY54FCT245ATDM B	Sample
5962-9221405M2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9221405M2A CY54FCT 245CTLMB	Sample
5962-9221405MRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9221405MR A	Sample
CY54FCT245ATDMB	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9221403MR A CY54FCT245ATDM B	Sample
CY54FCT245CTLMB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9221405M2A CY54FCT 245CTLMB	Sample
CY54FCT245TLMB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9221401M2A CY54FCT 245TLMB	Sample
CY74FCT245ATPC	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	CY74FCT245ATPC	Sample
CY74FCT245ATPCE4	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	CY74FCT245ATPC	Sample
CY74FCT245ATQCT	ACTIVE	SSOP	DBQ	20	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245A	Sample



#### PACKAGE OPTION ADDENDUM

9-Mar-2021

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CY74FCT245ATQCTE4	ACTIVE	SSOP	DBQ	20	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245A	Samples
CY74FCT245ATSOC	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245A	Samples
CY74FCT245ATSOCT	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245A	Samples
CY74FCT245CTQCT	ACTIVE	SSOP	DBQ	20	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245C	Samples
CY74FCT245CTSOC	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245C	Samples
CY74FCT245TQCT	ACTIVE	SSOP	DBQ	20	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245	Samples
CY74FCT245TSOC	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245	Samples
CY74FCT245TSOCG4	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245	Samples
CY74FCT245TSOCT	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## **PACKAGE OPTION ADDENDUM**

9-Mar-2021

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 30-Dec-2020

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

"All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT245ATQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT245ATSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CY74FCT245CTQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT245TQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT245TSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

www.ti.com 30-Dec-2020



\*All dimensions are nominal

7 ii dimensions die nomina							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT245ATQCT	SSOP	DBQ	20	2500	853.0	449.0	35.0
CY74FCT245ATSOCT	SOIC	DW	20	2000	367.0	367.0	45.0
CY74FCT245CTQCT	SSOP	DBQ	20	2500	853.0	449.0	35.0
CY74FCT245TQCT	SSOP	DBQ	20	2500	853.0	449.0	35.0
CY74FCT245TSOCT	SOIC	DW	20	2000	367.0	367.0	45.0

## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



DBQ (R-PDSO-G20)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AD.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated