# **STU6N90K5**



# N-channel 900 V, 0.91 Ω typ., 6 A MDmesh™ K5 Power MOSFET in an IPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STU6N90K5	900 V	1.10 Ω	6 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### **Description**

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STU6N90K5	6N90K5	IPAK	Tube

Contents STU6N90K5

# **Contents**

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	IPAK (TO-251) type C package information	9
5	Revisio	n history	11

STU6N90K5 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>G</sub> s	Gate-source voltage	± 30	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	6	Α
ΙD	Drain current (continuous) at T <sub>C</sub> = 100 °C	4	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (pulsed)	24	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	110	W
dv/dt (2)	Peak diode recovery voltage slope	4.5	\//n a
dv/dt (3)	MOSFET dv/dt ruggedness 50		V/ns
Tj	Operating junction temperature range	FF to 150	°C
T <sub>stg</sub>	Storage temperature range	- 55 to 150	

### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	1.14	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	100	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax}$ )	2	А
Eas	Single pulse avalanche energy (starting $T_j$ = 25 °C, $I_D$ = $I_{AR}$ , $V_{DD}$ = 50 V)	210	mJ

<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area

 $<sup>^{(2)}</sup>I_{SD} \le 6$  A, di/dt  $\le 100$  A/µs; VDs peak < V(BR)DSS, VDD = 450 V.

 $<sup>^{(3)}</sup>V_{DS} \le 720 \text{ V}$ 

Electrical characteristics STU6N90K5

## 2 Electrical characteristics

T<sub>C</sub> = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	900			V
	Zava mata walta na duain	$V_{GS} = 0 \text{ V}, V_{DS} = 900 \text{ V}$			1	μΑ
I <sub>DSS</sub>	I <sub>DSS</sub> Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 900 \text{ V}$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μΑ
Igss	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DD} = V_{GS}$ , $I_D = 100 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3 A		0.91	1.10	Ω

### Notes:

**Table 6: Dynamic** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance	.,	-	342	1	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	31	ı	pF
C <sub>rss</sub>	Reverse transfer capacitance	VG3 - 0 V	-	1.2	ı	pF
C <sub>o(tr)</sub> (1)	Equivalent capacitance time related	V <sub>DS</sub> = 0 to 720 V,	-	55	1	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	V <sub>G</sub> S = 0 V	-	20	ı	pF
Rg	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	6.4	1	Ω
$Q_g$	Total gate charge	$V_{DD} = 720 \text{ V}, I_D = 6 \text{ A}$	-	11	-	nC
Qgs	Gate-source charge	V <sub>GS</sub> = 10 V	-	2.5	-	nC
$Q_{gd}$	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	7	-	nC

#### Notes

<sup>&</sup>lt;sup>(1)</sup> Defined by design, not subject to production test.

 $<sup>^{(1)}</sup>$  C<sub>o(tr)</sub> is a constant capacitance value that gives the same charging time as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>.

 $<sup>^{(2)}</sup>$  C<sub>o(er)</sub> is a constant capacitance value that gives the same stored energy as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 80% V<sub>DSS</sub>

Table 7: Switching times

Table 11 Children g miles						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 450 V, $I_D$ = 3 A,	ı	12.4	1	ns
tr	Rise time	$R_G = 4.7 \Omega$	ı	12.2	1	ns
t <sub>d(off)</sub>	Turn-off delay time	V <sub>GS</sub> = 10 V (see Figure 14: "Test circuit for	ı	30.4	ı	ns
t <sub>f</sub>	Fall time	resistive load switching times" and Figure 19: "Switching time waveform")	-	15.5	-	ns

### Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		6	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		1		24	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 6 A, V <sub>GS</sub> = 0 V	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 6 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	-	342		ns
Qrr	Reverrse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	3.13		μC
I <sub>RRM</sub>	Reverse recovery current		-	18.3		А
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 6 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	536		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	4.42		μC
I <sub>RRM</sub>	Reverse recovery current		-	16.5		А

### Notes:

Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	30	-	-	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.


<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area

 $<sup>^{(2)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

# 2.1 Electrical characteristics (curves)










Figure 8: Capacitance variations

C GIPG311020160937CVR

10<sup>3</sup>

10<sup>2</sup>

Coss


C


Figure 10: Normalized on-resistance vs temperature


R<sub>DS(on)</sub> GIPG311020160944RON

2.6 V<sub>GS</sub> = 10 V

2.2 1.8 1.4 1.0 0.6 0.2 0.2 -75 -25 25 75 125 T<sub>j</sub> (°C)







Test circuits STU6N90K5

## 3 Test circuits

Figure 14: Test circuit for resistive load switching times

Figure 15: Test circuit for gate charge behavior


Figure 15: Test circuit for gate charge behavior


OVDD

RL

Volume width LU.T.

AM01468v1





STU6N90K5 Package information

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

## 4.1 IPAK (TO-251) type C package information

Figure 20: IPAK (TO-251) type C package outline

Table 10: IPAK (TO-251) type C package mechanical data

	able 10. II AR (10-201) typ	mm				
Dim.	Min.	Тур.	Max.			
А	2.20	2.30	2.35			
A1	0.90	1.00	1.10			
b	0.66		0.79			
b2			0.90			
b4	5.23	5.33	5.43			
С	0.46		0.59			
c2	0.46		0.59			
D	6.00	6.10	6.20			
D1	5.20	5.37	5.55			
Е	6.50	6.60	6.70			
E1	4.60	4.78	4.95			
е	2.20	2.25	2.30			
e1	4.40	4.50	4.60			
Н	16.18	16.48	16.78			
L	9.00	9.30	9.60			
L1	0.90	1.00	1.20			
L2	0.90	1.08	1.25			
θ1	3°	5°	7°			
θ2	1°	3°	5°			

STU6N90K5 Revision history

# 5 Revision history

**Table 11: Document revision history** 

Date	Revision	Changes
02-Nov-2016	1	First release.

### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STU6N90K5