

#### 1.115 CMOS 5 - ~~ 8-Bit Addressable Latch

High-Voltage Types (20-Volt Rating)

CD4099B 8-bit addressable latch is a serial-input, parallel-output storage register that can perform a variety of functions.

Data are inputted to a particular bit in the latch when that bit is addressed (by means of inputs A0, A1, A2) and when WRITE DISABLE is at a low level. When WRITE DISABLE is high, data entry is inhibited; however, all 8 outputs can be continuously read independent of WRITE DISABLE and address inputs.


A master RESET input is available, which resets all bits to a logic "O" level when RESET and WRITE DISABLE are at a high level. When RESET is at a high level, and WRITE DISABLE is at a low level, the latch acts as a 1-of-8 demultiplexer; the bit that is addressed has an active output which follows the data input, while all unaddressed bits are held to a logic "O" level.


The CD4099B types are supplied in 16-lead hermetic ceramic dual-in-line packages (F3A suffix), 16-lead plastic dual-in-line packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

#### Features:

- Serial data input Active parallel output
- Master clear Storage register capability
- Can function as demultiplexer
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V (full package-temperature range), 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at VDD = 5 V, 2 V at VDD = 10 V, 2.5 V at V<sub>DD</sub> = 15 V
- 5-V, 10-V, and 15-V parametric ratings

Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices'







CD4099B Types


#### Applications:

- Multi-line decoders
- A/D converters

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	医胆道病 化乙酰基化
Voltages referenced to V <sub>SS</sub> Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	+0.5V to VDD +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	A State of the second
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	
For T <sub>A</sub> = +100°C to +125°C Dera	te Linearity at 12mW/ <sup>o</sup> C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Type	s)100mW
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tato)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	and the second








Copyright © 2003. Texas Instruments Incorporated


**RECOMMENDED OPERATING CONDITIONS** at  $T_A = 25^\circ$  C (Unless otherwise specified) For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	SEE	V <sub>DD</sub>	LIN	NTS	UNITS	
	FIG. 15*	(V)	MIN.	MAX.		
Supply Voltage Range: (At T <sub>A</sub> = Full Package Temperature Range)			3	18	V	
Minimum Pulse Width, t <sub>W</sub>		5	200	· -		
Data	(4)	10	100	-	÷ 1	
<u> </u>		15	80			
		5	400	_		
Address	8)	10	200	11 - 12 - 12 - 12 - 12 - 12 - 12 - 12 -	ns.	
		15	125	- ·	-	
		5	150			
Reset	(5)	10	75	-		
		15	50	-		
Setup Time, t <sub>S</sub>		5	100	-		
Data to WRITE DISABLE	(6)	10	50			
		15	35	-	ns	
Hold Time, t <sub>H</sub>		5	150	_	_	
Data to WRITE DISABLE	(7)	10	75	· _	ns	
		15	50	-		

\* Circled numbers refer to times indicated on master timing diagram.

Note: In addition to the above characteristics, a WRITE DISABLE ON time (the time that WRITE DISABLE is at a high level) must be observed during an address change for the total time that the external address lines A0, A1, and A2 are settling to a stable level, to prevent a wrong cell from being addressed (see Fig. 3).











Fig. 3 - Definition of WRITE DISABLE ON time.






#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONE	DITION	IS	LIMITS AT INDICATED TEMPERATURES (°C)								
ISTIC	Vo	VIN	VDD							UNITS		
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.		
Quiescent Device	-	0,5	5	5	5	150	150	-	0.04	5		
Current, 1DD Max.	, · <u></u> '	0,10	10	10	10	300	300	-	0.04	10	μA	
	_	0,15	15	20	20	600	600	-	0.04	20	μΑ.	
	-	0,20	20	100	100	3000	3000	-	0.08	100	1	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1			
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6			
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	"	mA	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-		
(Source)	2.5	0,5	5	· –2	-1.8	-1.3	-1.15	-1.6	-3.2	-		
Current, IOH Min.	9.5	0,10	10	-1.6	-1,5	-1.1	-0.9	-1.3 ·	-2.6			
	13.5	0,15	15	-4.2	-4	2.8	-2.4	-3.4	-6.8			
Output Voltage:	·	0,5	5		0	.05		-	0	0.05	V	
Low-Level, VOL Max.	~ <u>-</u>	0,10	10		0	.05		-	0	0.05		
VUL 1110A.	-	0,15	15		0	.05			0	0.05		
Output Voltage:	-	0,5	5		4	.95		4.95	5	-		
High-Level,	-	0,10	10		9	.95		9.95	10	-"		
VOH Min.	-	0,15	15		14	1.95		14.95	15	_		
Input Low	0.5, 4.5		5			1.5		-	-	1.5		
Voltage,	1, 9	-	10			3		-	— 1	3	]	
VIL Max.	1.5,13.5	-	15			4		-	—	4	v	
Input High	0.5, 4.5		5		:	3.5		3.5	—			
Voltage,	1, 9	-	10			7		7		_		
VIH Min.	1.5,13.5	-	15			11		11	_	-		
Input Current IIN Max.	_	0,18	18	±0.1	±0.1	,±1	±1	-	±10-5	±0.1	μА	



#### CD4099BH DIMENSIONS AND PAD LAYOUT

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>--3</sup> inch).



(deta to Qn) vs. load capacitance.






Fig. 9 - Typical transition time vs. load capacitance.







3

#### **DYNAMIC ELECTRICAL CHARACTERISTICS** at $T_A = 25^{\circ} C$ , $C_L = 50 pF$ , Input $t_r$ , $t_f = 20 ns$ , $R_L = 200 K\Omega$

			TIONS		AITS CAGE TYPES	
CHARACTERIS	TIC	SEE	VDD		AGE TIFES	UNITS
	••	FIG.15*	(V)	ТҮР.	MAX.	
Propagation Delay:	<sup>t</sup> PLH <sup>2</sup>		5	200	400	
	<sup>t</sup> PHL		10	75	150	
Data to Output,			15	50	100	
WRITE DISABL	E		5	200	400	
to Output,	tPLH,	2	10	80	160	ns
	<sup>t</sup> PHL		15	60	120	
· · · · · · · · · · · · · · · · · · ·			5	175	350	
Reset to Output	t,	3	10	80	160	
	<sup>t</sup> PHL		15	65	130	
Address to Output			5	225	450	
1. 1.	tPLH-	9	10	100	200	
	<sup>t</sup> PHL		15	75	150	
Transition Time,	tTHL/		5	100	200	
(Any Output)	<sup>t</sup> TLH		10	50	100	ns
· · · · · · · · · · · · · · · · · · ·			15	40	80	
Minimum Pulse			5	100	200	
Width, t <sub>W</sub>		(4)	10	50	100	ns
Data			15	40	80	
			5	200	400	
Address		8	10	100	200	ns
4.1			15	65	125	
			5	75	150	
Reset		5	10	40	75	ns
			15	25	50	
Minimum Setup			5	50	100	
Time, tg		6	10	25	50	ns
Data to WRITE DIS	ABLE		15	20	35	
Minimum Hold			5	75	150	
Time, t <sub>H</sub>		$\bigcirc$	10	40	75	ns
Data to WRITE DIS/	ABLE		15	25	50	
Input Capacitance,	CIN	Any Inp	ut	5	7.5	pF

\*Circled numbers refer to times indicated on master timing diagram.







### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD4099BE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4099BE	Samples
CD4099BF	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4099BF	Samples
CD4099BF3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4099BF3A	Samples
CD4099BM	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4099BM	Samples
CD4099BM96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4099BM	Samples
CD4099BMG4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4099BM	Samples
CD4099BNSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4099B	Samples
CD4099BPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM099B	Samples
JM38510/17601BEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 17601BEA	Samples
M38510/17601BEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 17601BEA	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



#### www.ti.com

## PACKAGE OPTION ADDENDUM

13-Aug-2021

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD4099B, CD4099B-MIL :

- Catalog : CD4099B
- Military : CD4099B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


## PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nomina	I											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4099BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4099BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4099BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

27-Jul-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4099BM96	SOIC	D	16	2500	340.5	336.1	32.0
CD4099BNSR	SO	NS	16	2000	853.0	449.0	35.0
CD4099BPWR	TSSOP	PW	16	2000	853.0	449.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **PW0016A**



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0016A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated