TEXAS INSTRUMENTS

SN74CB3Q3257

SCDS135D – SEPTEMBER 2003 – REVISED JULY 2018

SN74CB3Q3257 4-Bit 1-of-2 FET Multiplexer/Demultiplexer 2.5-V/3.3-V Low-Voltage High-Bandwidth Bus Switch

1 Features

- High-Bandwidth Data Path (up to 500 MHz)
- 5-V Tolerant I/Os With Device Powered Up or Powered Down
- Low and Flat ON-State Resistance (r_{on}) Characteristics Over Operating Range (r_{on}= 4 Ω Typical)
- Rail-to-Rail Switching on Data I/O Ports
  - 0- to 5-V Switching With 3.3-V V_{CC}
  - 0- to 3.3-V Switching With 2.5-V V_{CC}
- Bidirectional Data Flow With Near-Zero Propagation Delay
- Low Input and Output Capacitance Minimizes Loading and Signal Distortion ($C_{io(OFF)}$ = 3.5 pF Typical)
- Fast Switching Frequency (f $_{\overline{OE}}$ = 20 MHz Maximum)
- Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption (I_{CC} = 0.7 mA Typical)
- V_{CC} Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0- to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: USB Interface, Differential Signal Interface, Bus Isolation, Low-Distortion Signal Gating [1]

(1) For additional information regarding the performance characteristics of the CB3Q family, refer to the TI application report, *CBT-C, CB3T, and CB3Q Signal-Switch Families*, SCDA008.

2 Applications

- IP Phones: Wired and Wireless
- Optical Modules
- Optical Networking: Video Over Fiber and EPON
- Private Branch Exchange (PBX)
- WiMAX and Wireless Infrastructure Equipment

3 Description

The SN74CB3Q3257 device is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (r_{on}).

Device Information[1]

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74CB3Q3257DGV	TVSOP (16)	3.60 mm × 4.40 mm
SN74CB3Q3257DBQ	SSOP (16)	4.90 mm × 3.90 mm
SN74CB3Q3257PW	TSSOP (16)	5.00 mm × 4.40 mm
SN74CB3Q3257RGY	VQFN (16)	4.00 mm × 3.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)

Table of Contents

4 Revision History

Changes from Revision C (April 2017) to Revision D   **Page**

Changes from Revision B (June 2015) to Revision C   **Page**

Changes from Revision A (November 2003) to Revision B   **Page**

5 Pin Configuration and Functions

D, DB, DGV, DBQ, or PW Package
16-Pin SOIC, SSOP TVSOP, or TSSOP
Top View

S	1	16	VCC
1B1	2	15	$\overline{OE}$
1B2	3	14	4B1
1A	4	13	4B2
2B1	5	12	4A
2B2	6	11	3B1
2A	7	10	3B2
GND	8	9	3A

Not to scale

RGY Package
16-Pin VQFN
Top View

1B1	2	15	$\overline{OE}$
1B2	3	14	4B1
1A	4	13	4B2
2B1	5	12	4A
2B2	6	11	3B1
2A	7	10	3B2

Thermal Pad

Not to scale

Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
S	1	I	Select Pin
1B1	2	I/O	Channel 1 I/O 1
1B2	3	I/O	Channel 1 I/O 2
1A	4	I/O	Channel 1 common
2B1	5	I/O	Channel 2 I/O 1
2B2	6	I/O	Channel 2 I/O 2
2A	7	I/O	Channel 2 common
GND	8	—	Ground
3A	9	I/O	Channel 3 common
3B2	10	I/O	Channel 3 I/O 2
3B1	11	I/O	Channel 3 I/O 1
4A	12	I/O	Channel 4 common
4B2	13	I/O	Channel 4 I/O 2
4B1	14	I/O	Channel 4 I/O 1
$\overline{OE}$	15	I	Output Enable (Active Low)
V_{CC}	16	—	Power

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

			MIN	MAX	UNIT
V_{CC}	Supply voltage		−0.5	4.6	V
V_{IN}	Control input voltage [2][3]		−0.5	7	V
$V_{I/O}$	Switch I/O voltage [2][3][4]		−0.5	7	V
I_{IK}	Control input clamp current	$V_{IN} < 0$		−50	mA
$I_{I/OK}$	I/O port clamp current	$V_{I/O} < 0$		−50	mA
I_{IO}	ON-state switch current			±64	mA
	Continuous current through V_{CC} or GND			±100	mA
T_{stg}	Storage temperature		−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to ground, unless otherwise specified.
(3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
(4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001[1]	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101[2]	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)[1]

			MIN	MAX	UNIT
V_{CC}	Supply voltage		2.3	3.6	V
V_{IH}	High-level control input voltage	V_{CC} = 2.3 V to 2.7 V	1.7	5.5	V
		V_{CC} = 2.7 V to 3.6 V	2	5.5	
V_{IL}	Low-level control input voltage	V_{CC} = 2.3 V to 2.7 V	0	0.7	V
		V_{CC} = 2.7 V to 3.6 V	0	0.8	
$V_{I/O}$	Data input/output voltage		0	5.5	V
T_A	Operating free-air temperature		−40	85	°C

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.

Product Folder Links: *SN74CB3Q3257*

6.4 Thermal Information

THERMAL METRIC[1]		SN74CB3Q3257				UNIT
		DBQ (SSOP)	DGV (TVSOP)	PW (TSSOP)	RGY (VQFN)	
		16 PINS	16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	114.3	126.0	112.7	49.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	65.4	51.3	47.5	61.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	56.8	57.8	57.8	25.9	
ψ_{JT}	Junction-to-top characterization parameter	18.3	5.9	6.0	2.3	
ψ_{JB}	Junction-to-board characterization parameter	56.4	57.3	57.3	26.0	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	-	-	-	11.4	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

6.5 Electrical Characteristics

T_A = –40°C to 105°C. Typical values stated are over recommended operating free-air temperature range (unless otherwise noted)[1]

PARAMETER		TEST CONDITIONS	MIN	TYP[2]	MAX	UNIT
V_{IK}		V_{CC} = 3.6 V, I_I = –18 mA			–1.8	V
I_{IN}	Control inputs	V_{CC} = 3.6 V, V_{IN} = 0 to 5.5 V			±1	µA
I_{OZ}[3]		V_{CC} = 3.6 V, V_O = 0 to 5.5 V, V_I = 0, Switch OFF V_{IN} = V_{CC} or GND			±1	µA
I_{off}		V_{CC} = 0, V_O = 0 to 5.5 V, V_I = 0			1	µA
I_{CC}		V_{CC} = 3.6 V, $I_{I/O}$ = 0, Switch ON or OFF, V_{IN} = V_{CC} or GND		0.7	1.5	mA
ΔI_{CC}[4]	Control inputs	V_{CC} = 3.6 V, One input at 3 V, Other inputs at V_{CC} or GND			30	µA
I_{CCD}[5]	Per control input	V_{CC} = 3.6 V, A and B ports open, Control input switching at 50% duty cycle		0.3	0.35	mA/MHz
C_{in}	Control inputs	V_{CC} = 3.3 V, V_{IN} = 5.5 V, 3.3 V, or 0		2.5	3.5	pF
$C_{io(OFF)}$	A port	V_{CC} = 3.3 V, Switch OFF, V_{IN} = V_{CC} or GND, $V_{I/O}$ = 5.5 V, 3.3 V, or 0		5.5	7	pF
	B port	V_{CC} = 3.3 V, Switch OFF, V_{IN} = V_{CC} or GND, $V_{I/O}$ = 5.5 V, 3.3 V, or 0		3.5	5	pF
$C_{io(ON)}$	A port	V_{CC} = 3.3 V, Switch ON, V_{IN} = V_{CC} or GND, $V_{I/O}$ = 5.5 V, 3.3 V, or 0		10.5	13	pF
	B port			10.5	13	
r_{on}[6]		V_{CC} = 2.3 V, TYP at V_{CC} = 2.5 V	V_I = 0, I_O = 30 mA		4	8	Ω
			V_I = 1.7 V, I_O = –15 mA		4	9	
		V_{CC} = 3 V	V_I = 0, I_O = 30 mA		4	6	
			V_I = 2.4 V, I_O = –15 mA		4	8	

(1) V_{IN} and I_{IN} refer to control inputs. V_I, V_O, I_I, and I_O refer to data terminals.
(2) All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.
(3) For I/O ports, the parameter I_{OZ} includes the input leakage current.
(4) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.
(5) This parameter specifies the dynamic power-supply current associated with the operating frequency of a single control input (see Figure 2).
(6) Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

6.6 Switching Characteristics, V_{CC} = 2.5 V

Typical values stated are over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 2.5 V ± 0.2 V			UNIT
			MIN	MAX (85°C)	MAX (105°C)	
f $\overline{OE}$ or f$_S$[1]	$\overline{OE}$ or S	A or B		10	10	MHz
t$_{pd}$[2]	A or B	B or A		0.12	0.21	ns
t$_{pd(s)}$	S	A	1.5	6.5	7.5	ns
t$_{en}$	S	B	1.5	6.5	7.5	ns
	$\overline{OE}$	A or B	1.5	6.5	7.5	
t$_{dis}$	S	B	1	6	7	ns
	$\overline{OE}$	A or B	1	6	7	

(1) Maximum switching frequency for control inputs ($V_O > V_{CC}$, V_I = 5 V, R_L ≥ 1 MΩ, C_L = 0).
(2) The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

6.7 Switching Characteristics, V_{CC} = 3.3 V

Typical values stated are over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 3.3 V ± 0.3 V				UNIT
			MIN	TYP[1]	MAX (85°C)	MAX (105°C)	
f $\overline{OE}$ or f$_S$[2]	$\overline{OE}$ or S	A or B			20	20	MHz
t$_{pd}$[3]	A or B	B or A			0.2	0.32	ns
t$_{pd(s)}$	S	A	1.5	4.1	5.5	6.5	ns
t$_{en}$	S	B	1.5	4.6	5.5	6.5	ns
	$\overline{OE}$	A or B	1.5	4.7	5.5	6.5	
t$_{dis}$	S	B	1	3.3	6	7	ns
	$\overline{OE}$	A or B	1	3.1	6	7	

(1) TYP taken from average in 105°C
(2) Maximum switching frequency for control inputs ($V_O > V_{CC}$, V_I = 5 V, R_L ≥ 1 MΩ, C_L = 0).
(3) The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

6.8 Typical Characteristics

Figure 1. Typical r$_{on}$ vs V$_I$

Figure 2. Typical I$_{CC}$ vs $\overline{OE}$ or S Switching Frequency

Product Folder Links: *SN74CB3Q3257*

7 Parameter Measurement Information

TEST	V$_{CC}$	S1	R$_L$	V$_I$	C$_L$	V$_\Delta$
t$_{pd(s)}$	2.5 V ± 0.2 V	Open	500 Ω	V$_{CC}$ or GND	30 pF	
	3.3 V ± 0.3 V	Open	500 Ω	V$_{CC}$ or GND	50 pF	
t$_{PLZ}$/t$_{PZL}$	2.5 V ± 0.2 V	2 × V$_{CC}$	500 Ω	GND	30 pF	0.15 V
	3.3 V ± 0.3 V	2 × V$_{CC}$	500 Ω	GND	50 pF	0.3 V
t$_{PHZ}$/t$_{PZH}$	2.5 V ± 0.2 V	GND	500 Ω	V$_{CC}$	30 pF	0.15 V
	3.3 V ± 0.3 V	GND	500 Ω	V$_{CC}$	50 pF	0.3 V

**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES**

**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES**

NOTES: A. C$_L$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z$_O$ = 50 W, t$_r$ ≤ 2.5 ns, t$_f$ ≤ 2.5 ns.
D. The outputs are measured one at a time, with one transition per measurement.
E. t$_{PLZ}$ and t$_{PHZ}$ are the same as t$_{dis}$.
F. t$_{PZL}$ and t$_{PZH}$ are the same as t$_{en}$.
G. t$_{PLH}$ and t$_{PHL}$ are the same as t$_{pd(s)}$. The t$_{pd}$ propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Product Folder Links: *SN74CB3Q3257*

8 Detailed Description

8.1 Overview

The SN74CB3Q3257 device is a high-bandwidth FET bus switch using a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (r_{on}). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q3257 device provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.

The SN74CB3Q3257 device is organized as two 1-of-4 multiplexers/demultiplexers with separate output-enable (1$\overline{OE}$, 2$\overline{OE}$) inputs. The select (S0, S1) inputs control the data path of each multiplexer/demultiplexer. When $\overline{OE}$ is low, the associated multiplexer/demultiplexer is enabled, and the A port is connected to the B port, allowing bidirectional data flow between ports. When $\overline{OE}$ is high, the associated multiplexer/demultiplexer is disabled, and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry prevents damaging current backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, $\overline{OE}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

(1) EN is the internal enable signal applied to the switch.

Figure 4. Simplified Schematic, Each FET Switch (SW)

Product Folder Links: *SN74CB3Q3257*

8.2 Functional Block Diagram

8.3 Feature Description

The SN74CB3Q3257 device has a high-bandwidth data path (up to 500 MHz) and has 5-V tolerant I/Os with the device powered up or powered down. It also has low and flat ON-state resistance (r_{on}) characteristics over operating range (r_{on} = 4 Ω Typical).

This device also has rail-to-rail switching on data I/O ports for 0- to 5-V switching with 3.3-V V_{CC} and 0- to 3.3-V switching with 2.5-V V_{CC} as well as bidirectional data flow with near-zero propagation delay and low input/output capacitance that minimizes loading and signal distortion ($C_{io(OFF)}$ = 3.5 pF Typical).

The SN74CB3Q3257 also provides a fast switching frequency ($f_{\overline{OE}}$ = 20 MHz Max) with data and control inputs that provide undershoot clamp diodes as well as low power consumption (I_{CC} = 0.6 mA Typical).

The V_{CC} operating range is from 2.3 V to 3.6 V and the data I/Os support 0- to 5-V signal levels of (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V).

The control inputs can be driven by TTL or 5-V / 3.3-V CMOS outputs as well as I_{off} Supports Partial-Power-Down Mode Operation.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74CB3Q3257.

Table 1. Function Table

INPUTS		INPUT/OUTPUT A	FUNCTION
$\overline{OE}$	S		
L	L	B1	A port = B1 port
L	H	B2	A port = B2 port
H	X	Z	Disconnect

9 Application and Implementation

> **NOTE**
>
> Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74CB3Q3257 can be used to multiplex and demultiplex up to 4 channels simultaneously in a 2:1 configuration. The application shown here is a 4-bit bus being multiplexed between two devices. the $\overline{OE}$ and S pins are used to control the chip from the bus controller. This is a very generic example, and could apply to many situations. If an application requires less than 4 bits, be sure to tie the A side to either high or low on unused channels.

9.2 Typical Application

Figure 5. Typical Application of the SN74CB3Q3257

9.2.1 Design Requirements

1. Recommended Input Conditions:
   – For specified high and low levels, see V_{IH} and V_{IL} in *Recommended Operating Conditions*.
   – Inputs and outputs are overvoltage tolerant slowing them to go as high as 4.6 V at any valid V_{CC}.
2. Recommended Output Conditions:
   – Load currents should not exceed ±128 mA per channel.
3. Frequency Selection Criterion:
   – Maximum frequency tested is 500 MHz.
   – Added trace resistance/capacitance can reduce maximum frequency capability; use layout practices as directed in *Layout*.

9.2.2 Detailed Design Procedure

The 0.1-µF capacitor should be place as close as possible to the device.

Typical Application (continued)

9.2.3 Application Curve

Figure 6. Propagation Delay (t$_{pd}$) Simulation Result at V$_{CC}$ = 2.5 V.

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the *Absolute Maximum Ratings* table.

Each V$_{CC}$ terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1-µF bypass capacitor is recommended. If multiple pins are labeled V$_{CC}$, then a 0.01-µF or 0.022-µF capacitor is recommended for each V$_{CC}$ because the V$_{CC}$ pins are tied together internally. For devices with dual-supply pins operating at different voltages, for example V$_{CC}$ and V$_{DD}$, a 0.1-µF bypass capacitor is recommended for each supply pin. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1 µF and 1 µF are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to the loop antenna theory but are different enough to be discussed separately from the theory. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 7 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

11.2 Layout Example

Figure 7. Trace Example

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:
- *Implications of Slow or Floating CMOS Inputs*, SCBA004
- *Selecting the Right Texas Instruments Signal Switch*, SZZA030

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

12   *Submit Documentation Feedback*

Product Folder Links: *SN74CB3Q3257*

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
74CB3Q3257DBQRE4	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BU257	Samples
74CB3Q3257RGYRG4	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BU257	Samples
SN74CB3Q3257DBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BU257	Samples
SN74CB3Q3257DGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BU257	Samples
SN74CB3Q3257PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BU257	Samples
SN74CB3Q3257PWE4	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BU257	Samples
SN74CB3Q3257PWG4	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BU257	Samples
SN74CB3Q3257PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	SN	Level-1-260C-UNLIM	-40 to 85	BU257	Samples
SN74CB3Q3257PWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BU257	Samples
SN74CB3Q3257RGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BU257	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CB3Q3257DBQR	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
SN74CB3Q3257DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74CB3Q3257PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74CB3Q3257PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74CB3Q3257PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74CB3Q3257RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CB3Q3257DBQR	SSOP	DBQ	16	2500	340.5	338.1	20.6
SN74CB3Q3257DGVR	TVSOP	DGV	16	2000	367.0	367.0	35.0
SN74CB3Q3257PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74CB3Q3257PWR	TSSOP	PW	16	2000	364.0	364.0	27.0
SN74CB3Q3257PWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74CB3Q3257RGYR	VQFN	RGY	16	3000	367.0	367.0	35.0

6.6
6.2 TYP

A

PIN 1 INDEX AREA

14X 0.65

16

1

5.1
4.9
NOTE 3

2X

4.55

8

9

B

4.5
4.3
NOTE 4

16X 0.30
0.19

⊕ 0.1 Ⓜ C A B

SEATING
PLANE

C

◁ 0.1 C

1.2 MAX

SEE DETAIL A

(0.15) TYP

0.25
GAGE PLANE

0.15
0.05

0.75
0.50

0°-8°

DETAIL A
TYPICAL

4220204/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

16X (1.5)

SYMM

1

16X (0.45)

(R0.05) TYP

16

SYMM

14X (0.65)

8

9

(5.8)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X

SOLDER MASK
OPENING

METAL

EXPOSED METAL

0.05 MAX
ALL AROUND

NON-SOLDER MASK
DEFINED
(PREFERRED)

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

0.05 MIN
ALL AROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4220204/A   02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

16X (1.5)

SYMM

1

16X (0.45)

(R0.05) TYP

16

SYMM

14X (0.65)

8

9

(5.8)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/A   02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DGV (R-PDSO-G**)   **PLASTIC SMALL-OUTLINE**

24 PINS SHOWN

0,40

0,23
0,13

⊕ 0,07 Ⓜ

24   13

4,50   6,60
4,30   6,20

1   12

A

0,16 NOM

Gage Plane

0°−8°

0,25

0,75
0,50

1,20 MAX

0,15
0,05

Seating Plane

⌒ 0,08

DIM ＼ PINS **	14	16	20	24	38	48	56
A MAX	3,70	3,70	5,10	5,10	7,90	9,80	11,40
A MIN	3,50	3,50	4,90	4,90	7,70	9,60	11,20

4073251/E 08/00

NOTES: A. All linear dimensions are in millimeters.
       B. This drawing is subject to change without notice.
       C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
       D. Falls within JEDEC: 24/48 Pins – MO-153
                             14/16/20/56 Pins – MO-194

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

SEATING PLANE

⌒ .004 [0.1] C

C

.228-.244 TYP
[5.80-6.19]

A

PIN 1 ID AREA

14X .0250
[0.635]

1

16

2X
.175
[4.45]

.189-.197
[4.81-5.00]
NOTE 3

8

9

B

.150-.157
[3.81-3.98]
NOTE 4

16X .008-.012
[0.21-0.30]

⌖ .007 [0.17] Ⓜ C AⓈ BⓈ

.069 MAX
[1.75]

SEE DETAIL A

.005-.010 TYP
[0.13-0.25]

.010
[0.25]
GAGE PLANE

0°- 8°

.016-.035
[0.41-0.88]

(.041)
[1.04]

.004-.010
[0.11-0.25]

DETAIL A
TYPICAL

4214846/A   03/2014

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
   Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
   exceed .006 inch, per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MO-137, variation AB.

16X (.063)
[1.6]

SYMM
₵

SEE
DETAILS

1

16

16X (.016)
[0.41]

14X (.0250)
[0.635]

8

9

(.213)
[5.4]

LAND PATTERN EXAMPLE
SCALE:8X

METAL

SOLDER MASK
OPENING

SOLDER MASK
OPENING

METAL

.002 MAX
[0.05]
ALL AROUND

.002 MIN
[0.05]
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214846/A   03/2014

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

16X (.063)
[1.6]

SYMM

1

16X (.016)
[0.41]

16

SYMM

14X (.0250)
[0.635]

8

9

(.213)
[5.4]

SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.127 MM] THICK STENCIL
SCALE:8X

4214846/A   03/2014

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

RGY (R−PVQFN−N16)   PLASTIC QUAD FLATPACK NO−LEAD

4,15 / 3,85   A

B

15   10

16   9

3,65 / 3,35

1   8

2   7

Pin 1 Index Area
Top and Bottom
F

0,20 Nominal
Lead Frame

1,00 / 0,80

Seating Plane

0,08 C

0,05 / 0,00
Seating Height

C

2,50

0,50

16X 0,50 / 0,30

2   7

1   8

THERMAL PAD

1,50

SIZE AND SHAPE
SHOWN ON SEPRATE SHEET

16   9

16X 0,30 / 0,18

15   10

⊕ 0,10 Ⓜ C A B
   0,05 Ⓜ C

Bottom View   4203539−3/I 06/2011

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
         B. This drawing is subject to change without notice.
         C. QFN (Quad Flatpack No−Lead) package configuration.
         D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
         E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
    F   Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
         The Pin 1 identifiers are either a molded, marked, or metal feature.
         G. Package complies to JEDEC MO−241 variation BA.

RGY (R−PVQFN−N16)   PLASTIC QUAD FLATPACK NO−LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No−Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Bottom View

Exposed Thermal Pad Dimensions

4206353−3/P   03/14

NOTE: All linear dimensions are in millimeters

RGY (R—PVQFN—N16)   PLASTIC QUAD FLATPACK NO—LEAD

Example Board Layout

4,80

4,30   2,60
        1,50
        2,55
        2,05

Note D

0,85 X 16 PL.

0,28 X 16 PL.

10x0,50

Example Stencil Design
0.125mm Stencil Thickness
(Note E)

4,75

4,25   2,65
        1,50
        0,82
        1,07

0,30 x 2 PL

0,80 x 16 PL.

0,23 x 16 PL.

10x0,50

67% solder coverage by printed
area on center thermal pad

Non Solder Mask
Defined Pad

Example
Solder Mask Opening
(Note F)

0,08

R0,14   0,85

0,28

0,07

All Around

Example
Pad Geometry
(Note C)

Example Via Layout Design
may vary depending on constraints
(Note D, F)

1,00

1,00

6xØ0,3

4208122-3/P 03/14

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Publication IPC—7351 is recommended for alternate designs.
        D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack
            QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets
            for specific thermal information, via requirements, and recommended board layout.
            These documents are available at www.ti.com <http://www.ti.com>.
        E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
            contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
        F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

TEXAS
INSTRUMENTS
www.ti.com

IMPORTANT NOTICE AND DISCLAIMER