



Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	500				
R _{DS(on)} (Max.) (Ω)	$V_{GS} = 10 V$	1.40			
Q _g (Max.) (nC)	24				
Q _{gs} (nC)	6.3				
Q _{gd} (nC)	11				
Configuration	Single				





D

N-Channel MOSFET

FEATURES

• Halogen-free According to IEC 61249-2-21 Definition



- Low Gate Charge Q_g Results in Simple Drive COMPLIANT Requirement HALOGEN
- FREE Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Effective Coss specified
- Compliant to RoHS Directive 2002/95/EC

APPLICATIONS

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply
- High speed power switching

TYPICAL SMPS TOPOLOGIES

- Two Transistor Forward
- Half Bridge and Full Bridge

ORDERING INFORMATION						
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	I ² PAK (TO-262)			
Lead (Pb)-free and Halogen-free	SiHF830AS-GE3	SiHF830ASTRL-GE3ª	SiHF830AL-GE3 ^a			
Lood (Db) free	IRF830ASPbF	IRF830ASTRLPbF ^a	IRF830ALPbF			
Lead (Pb)-free	SiHF830AS-E3	SiHF830ASTL-E3 ^a	SiHF830AL-E3			

Note

a. See device orientation.

PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	500	V	
Gate-Source Voltage			V _{GS}	± 30	- V	
Continuous Drain Current V_{GS} at 10 V $T_C = 25 \degree C$ $T_C = 100 \degree C$			1-	5.0		
			ID	3.2	A	
Pulsed Drain Current ^{a, e}	I _{DM}	20	1			
Linear Derating Factor			0.59	W/°C		
Single Pulse Avalanche Energy ^{b, e}		E _{AS}	230	mJ		
Avalanche Current ^a			I _{AR}	5.0	A	
Repetiitive Avalanche Energy ^a			E _{AR}	7.4	mJ	
Maximum Bawar Dissinction	T _A =	: 25 °C	р	3.1	w	
Maximum Power Dissipation $T_C = 25 \degree C$			P _D	74		
Peak Diode Recovery dV/dt ^{c, e}	dV/dt	5.3	V/ns			
Operating Junction and Storage Temperature Rang	T _J , T _{stg}	- 55 to + 150	°C			
Soldering Recommendations (Peak Temperature)	-	300 ^d				

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Starting T_J = 25 °C, L = 18 mH, R_g = 25 Ω , I_{AS} = 5.0 A (see fig. 12).

- c. $I_{SD} \le 5.0$ Å, dl/dt ≤ 370 Å/µs, $V_{DD} \le V_{DS}$, $T_{J} \le 150$ °C.

d. 1.6 mm from case.

e. Uses SiHF830A data and test conditions.

* Pb containing terminations are not RoHS compliant, exemptions may apply

Document Number: 91062 S11-1049-Rev. C, 30-May-11 www.vishay.com

Vishay Siliconix



THERMAL RESISTANCE RATINGS							
PARAMETER	SYMBOL	TYP.	MAX.	UNIT			
Maximum Junction-to-Ambient (PCB Mounted, Steady-State) ^a	R _{thJA}	-	40	°C/W			
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.7				

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static		-					
Drain-Source Breakdown Voltage	V _{DS}	V _{GS}	= 0, I _D = 250 μA	500	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I _D = 1 mA ^d	-	0.60	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μA	2.0	-	4.5	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 30 V	-	-	± 100	nA
Zaro Cato Voltago Drain Current	1	V _{DS} =	= 500 V, V _{GS} = 0 V	-	-	25	
Zero Gate Voltage Drain Current	IDSS	V _{DS} = 400 \	∕, V _{GS} = 0 V, T _J = 125 °C	-	-	250	μA
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 10 V$	I _D = 3.0 A ^b	-	-	1.4	Ω
Forward Transconductance	g fs	V _{DS} =	= 50 V, I _D = 3.0 A ^d	2.8	-	-	S
Dynamic							
Input Capacitance	C _{iss}		$V_{GS} = 0 V$,	-	620	-	pF
Output Capacitance	C _{oss}		$V_{DS} = 25 V,$	-	93	-	
Reverse Transfer Capacitance	C _{rss}	t = 1.	f = 1.0 MHz, see fig. 5 ^d		4.3	-	1
Output Capacitance	C _{oss}	V _{GS} = 0 V	V _{DS} = 1.0 V, f = 1.0 MHz	-	886	-	
			$V_{DS} = 400 V$, f = 1.0 MHz	-	27	-	
Effective Output Capacitance	C _{oss} eff.		V_{DS} = 0 V to 400 V ^{c, d}	-	39	-	
Total Gate Charge	Qg		$V_{GS} = 10 \text{ V}$ $I_D = 5.0 \text{ A}, V_{DS} = 400 \text{ V},$ see fig. 6 and 13 ^{b, d}		-	24	nC
Gate-Source Charge	Q_gs	$V_{GS} = 10 V$			-	6.3	
Gate-Drain Charge	Q _{gd}			-	-	11	
Turn-On Delay Time	t _{d(on)}			-	10	-	
Rise Time	t _r	V _{DD} =	250 V, I _D = 5.0 A,	-	21	-	ns
Turn-Off Delay Time	t _{d(off)}	$R_g = 14 \Omega,$	$R_D = 49 \Omega$, see fig. $10^{b, d}$	-	21	-	
Fall Time	t _f			-	15	-	
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET sym showing the		-	-	5.0	A
Pulsed Diode Forward Current ^a	I _{SM}	integral reverse p - n junction diode		-	-	20	
Body Diode Voltage	V_{SD}	T _J = 25 °C	$I_{\rm S} = 5.0$ A, $V_{\rm GS} = 0$ V ^b	-	-	1.5	V
Body Diode Reverse Recovery Time	t _{rr}	T 25 °C I	-50 Å dl/dt -100 Å/uch d	-	430	650	ns
Body Diode Reverse Recovery Charge	Q _{rr}	- T _J = 25 °C, I _F = 5.0 A, dl/dt = 100 A/µs ^{b, d}		-	2.0	3.0	μC
Forward Turn-On Time	t _{on}	Intrinsic tu	rn-on time is negligible (turn	on is dor	ninated b	y L _S and	L _D)

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.

c. Coss eff. is a fixed capacitance that gives the same charging time as Coss while VDS is rising from 0 to 80 % VDS.

d. Uses SiHF830A data and test conditions.

www.vishay.com 2

Document Number: 91062 S11-1049-Rev. C, 30-May-11

This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Vishay Siliconix






Fig. 1 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>

Downloaded from Arrow.com.

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area

Document Number: 91062 S11-1049-Rev. C, 30-May-11

This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 Downloaded from Arrow.com.



Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Document Number: 91062 S11-1049-Rev. C, 30-May-11

www.vishay.com 5

This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>

Downloaded from Arrow.com.

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 12d - Basic Gate Charge Waveform




Fig. 13a - Maximum Avalanche Energy vs. Drain Current





Fig. 13b - Gate Charge Test Circuit

Document Number: 91062 S11-1049-Rev. C, 30-May-11

This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 Downloaded from Arrow.com.



Vishay Siliconix



a. V_{GS} = 5 V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg291062.

Document Number: 91062 S11-1049-Rev. C, 30-May-11

Downloaded from Arrow.com.

Package Information

H

B

A1

Gauge plane 0° to 8° Vishay Siliconix

Seating plane

TO-263AB (HIGH VOLTAGE)

∕4∖

-A

н

Detail A

/3

Ē

(Datum A)

D

<u>4</u><u>L</u>1

		-	-2 x b2 2 x b (⊕ 0.010 @) A(P	DB lating (c) (c) (c) (c) (b, b) <u>Section B -</u> Scale:	$\begin{array}{c} c_{1} \\ c_{1} \\ c_{2} \\ c_{3} \\ c_{4} \\ c_{5} \\ c_{7} \\$	•	Rot	Detail "A" ated 90° CW cale 8:1	1 <u>4</u>	
	MILLIN	IETERS	INC	CHES] [1	AETERS	INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.		DIM.	MIN.	MAX.	MIN.	MAX.
А	4.06	4.83	0.160	0.190		D1	6.86	-	0.270	-
A1	0.00	0.25	0.000	0.010		E	9.65	10.67	0.380	0.420
b	0.51	0.99	0.020	0.039		E1	6.22	-	0.245	-
b1	0.51	0.89	0.020	0.035		е	2.54	BSC	0.100) BSC
b2	1.14	1.78	0.045	0.070		Н	14.61	15.88	0.575	0.625
b3	1.14	1.73	0.045	0.068		L	1.78	2.79	0.070	0.110
С	0.38	0.74	0.015	0.029		L1	-	1.65	-	0.066
c1	0.38	0.58	0.015	0.023		L2	-	1.78	-	0.070
c2	1.14	1.65	0.045	0.065		L3	0.25	BSC	0.010) BSC
D	8.38	9.65	0.330	0.380		L4	4.78	5.28	0.188	0.208
	110-Rev. A,									

Α

DW0


- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.




Vishay Siliconix




I²PAK (TO-262) (HIGH VOLTAGE)





С





-▶|| с

Section B - B and C - C
Scale: None

-

— (b, b2) —

	MILLIN	IETERS	INC	HES		
DIM.	MIN.	MAX.	MIN.	MAX.		
А	4.06	4.83	0.160	0.190		
A1	2.03	3.02	0.080	0.119		
b	0.51	0.99	0.020	0.039		
b1	0.51	0.89	0.020	0.035		
b2	1.14	1.78	0.045	0.070		
b3	1.14	1.73	0.045	0.068		
с	0.38	0.74	0.015	0.029		
c1	0.38	0.58	0.015	0.023		
c2	1.14	1.65	0.045	0.065		
ECN: S-82442-Rev. A, 27-Oct-08						

	MILLIN	IETERS	INC	HES	
DIM.	MIN.	MAX.	MIN.	MAX.	
D	8.38	9.65	0.330	0.380	
D1	6.86	-	0.270	-	
E	9.65	10.67	0.380	0.420	
E1	6.22	-	0.245	-	
е	2.54	BSC	0.100 BSC		
L	13.46	14.10	0.530	0.555	
L1	-	1.65	-	0.065	
L2	3.56	3.71	0.140	0.146	
	•	•	•		

c1

¥

DWG: 5977

Notes

1. Dimensioning and tolerancing per ASME Y14.5M-1994.

2. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm per side. These dimensions are measured at the outmost extremes of the plastic body.


3. Thermal pad contour optional within dimension E, L1, D1, and E1.

4. Dimension b1 and c1 apply to base metal only.

Document Number: 91367 Revision: 27-Oct-08



RECOMMENDED MINIMUM PADS FOR D²PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.