Low Voltage, 300 MHz Quad 2:1 Mux Analog HDTV Audio/Video Switch

## FEATURES

Bandwidth: $\mathbf{3 0 0} \mathbf{~ M H z}$<br>Low insertion loss and on resistance: $5 \Omega$ typical<br>On-resistance flatness: $0.7 \Omega$ typical<br>Single 3.3 V/5 V supply operation<br>Low quiescent supply current: 1 nA typical<br>Fast switching times<br>ton, 7 ns<br>toff, 5 ns<br>TTL/CMOS compatible<br>ESD protection<br>2 kV human body model (HBM)<br>200 V machine model (MM)<br>1 kV field-induced charged device model (FICDM)

## FUNCTIONAL BLOCK DIAGRAM



## APPLICATIONS

RGB switches
HDTV
DVD-R

## Audio/video switches

## GENERAL DESCRIPTION

The ADG794 is a monolithic CMOS device comprising four 2:1 multiplexers/demultiplexers with high impedance outputs. The CMOS process provides low power dissipation yet gives high switching speed and low on resistance. The on-resistance variation is less than $1.2 \Omega$ over the input signal range.
The wide bandwidth of the ADG794 (300 MHz typical), coupled with low distortion ( $0.18 \%$ typical), makes the part suitable for switching analog audio/video signals.

The ADG794 operates from a single $3.3 \mathrm{~V} / 5 \mathrm{~V}$ supply and is TTL logic compatible. The switches are controlled by the logic inputs IN and $\overline{\mathrm{EN}}$, as shown in Table 4. The $\overline{\mathrm{EN}}$ pin allows the user to disable all switches.

These switches conduct equally well in both directions when on. In the off condition, signal levels up to the supplies are blocked. The ADG794 switches exhibit break-before-make switching action.

The ADG794 is available in a 16 -lead QSOP.

## PRODUCT HIGHLIGHTS

1. Wide bandwidth: 300 MHz .
2. Ultralow power dissipation.
3. Crosstalk: -70 dB (typical) at 10 MHz .
4. Off isolation: -65 dB (typical) at 10 MHz .
5. ESD protection tested as per ESD Association Standards:

2 kV HBM (ANSI/ESD STM5.1-2001)
200 V MM (ANSI/ESD STM5.2-1999)
1 kV FICDM (ANSI/ESD STM5.3.1-1999)

## Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

## ADG794

## TABLE OF CONTENTS

Features ............................................................................................... 1
Applications...................................................................................... 1
Functional Block Diagram ............................................................... 1
General Description .......................................................................... 1
Product Highlights ........................................................................... 1
Revision History ............................................................................... 2
Specifications.................................................................................... 3
Single Supply ................................................................................. 3
Absolute Maximum Ratings............................................................. 5

## REVISION HISTORY

## 2/08—Rev A to Rev B

Changes to Absolute Maximum Ratings Section, Table 3 .......... 5
Updated Outline Dimensions .................................................... 12
Changes to Ordering Guide ........................................................ 12
ESD Caution ..... 5
Pin Configuration and Function Descriptions .....  6
Terminology .....  .7
Typical Performance Characteristics .....  8
Typical Application .....  9
Test Circuits ..... 10
Outline Dimensions ..... 12
Ordering Guide ..... 12
4/06-Rev. 0 to Rev. A
Changes to Features Section .....  1
Changes to Product Highlights Section .....  1
Changes to Specifications Section. .....  3
Changes to Typical Performance Characteristics .....  8
10/04—Revision 0: Initial Version

## SPECIFICATIONS

## SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}$. All specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 1.


[^0]
## ADG794

$\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}$. All specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 2.


[^1]
## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 3.

| Parameters | Ratings |
| :--- | :--- |
| $\mathrm{V}_{\text {DD }}$ to GND | -0.3 V to +6 V |
| Analog, Digital Inputs ${ }^{1}$ | -0.3 V to $\mathrm{VDD}+0.3 \mathrm{~V}$ or 30 mA, |
|  | whichever occurs first |
| Continuous Current, S or D | 100 mA |
| Peak Current, S or D | 300 mA (pulsed at 1 ms, |
|  | $10 \%$ duty cycle maximum) |
| Operating Temperature Range |  |
| $\quad$ Industrial (B Version) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| QSOP Package, Power Dissipation | 566 mW |
| OJA Thermal Impedance | $149.97^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature, Soldering |  |
| $\quad$ Reflow, Peak Temperature | $260(+0 /-5)^{\circ} \mathrm{C}$ |
| Time at Peak Temperature | 20 sec to 40 sec |

${ }^{1}$ Overvoltages at $\mathrm{IN}, \mathrm{S}$, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Only one absolute maximum rating may be applied at any one time.

Table 4. Truth Table

| $\overline{\mathbf{E N}}$ | IN | D1 | D2 | D3 | D4 | Function |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | $X$ | High-Z | High-Z | High-Z | High-Z | Disable |
| 0 | 0 | S1A | S2A | S3A | S4A | IN $=0$ |
| 0 | 1 | S1B | S2B | S3B | S4B | IN $=1$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration
Table 5. Pin Function Descriptions

| Pin N0. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | IN | Logic Control Input. The logic level at this input controls the operation of the multiplexers (see Table 4). |
| 2 | S1A | A-Side Source Terminal of Mux1. Can be an input or an output. |
| 3 | S1B | B-Side Source Terminal of Mux1. Can be an input or an output. |
| 4 | D1 | Drain Terminal of Mux1. Can be an input or an output. |
| 5 | S2A | A-Side Source Terminal of Mux2. Can be an input or an output. |
| 6 | S2B | B-Side Source Terminal of Mux2. Can be an input or an output. |
| 7 | D2 | Drain Terminal of Mux2. Can be an input or an output. |
| 8 | GND | Ground Reference. |
| 9 | D3 | Drain Terminal of Mux3. Can be an input or an output. |
| 10 | S3B | B-Side Source Terminal of Mux3. Can be an input or an output. |
| 11 | S3A | A-Side Source Terminal of Mux3. Can be an input or an output. |
| 12 | D4 | Drain Terminal of Mux4. Can be an input or an output. |
| 13 | S4B | B-Side Source Terminal of Mux4. Can be an input or an output. |
| 14 | S4A | A-Side Source Terminal of Mux4. Can be an input or an output. |
| 15 | EN | Mux Enable Logic Input. Enables or disables the multiplexers (see Table 4). |
| 16 | VDD | Positive Power Supply Voltage. |

## TERMINOLOGY

$V_{D D}$
Most positive power supply potential.
IDD
Positive supply current.

## GND

Ground ( 0 V ) reference.
S
Source terminal. Can be either an input or an output.

## D

Drain terminal. Can be either an input or an output.

## IN

Logic control input.
$V_{\mathrm{D}}$ ( $\mathrm{V}_{\mathrm{s}}$ )
Analog voltage on Terminal D and Terminal S.
Ron
Ohmic resistance between Terminal D and Terminal S.
$\mathrm{R}_{\text {flat (on) }}$
Flatness is defined as the difference between the maximum and minimum value of on resistance as measured.

## $\Delta \mathbf{R o N}_{\text {on }}$

On-resistance match between any two channels.

## $I_{s}$ (Off)

Source leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}$ (Off)
Drain leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathbf{O n})$
Channel leakage current with the switch on.
$\mathrm{V}_{\text {INL }}$
Maximum input voltage for Logic 0 .
$V_{\text {INH }}$
Minimum input voltage for Logic 1.
$\mathrm{I}_{\mathrm{INL}}\left(\mathrm{I}_{\mathrm{INH}}\right)$
Input current of the digital input.

## Cs (Off)

Off switch source capacitance. Measured with reference to ground.
$\mathrm{C}_{\mathrm{D}}$ (Off)
Off switch drain capacitance. Measured with reference to ground.
$\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{s}}$ (On)
On switch capacitance. Measured with reference to ground.
$\mathrm{C}_{\mathrm{IN}}$
Digital input capacitance.

## $t_{\text {ON }}$

Delay time between the $50 \%$ and the $90 \%$ points of the digital input and switch on condition.
$\mathbf{t}_{\text {OFF }}$
Delay time between the $50 \%$ and the $90 \%$ points of the digital input and switch off condition.

## tbba

On or off time measured between the $80 \%$ points of both switches when switching from one to another.

## Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during on/off switching.

## Off Isolation

A measure of unwanted signal coupling through an off switch.

## Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

## -3 dB Bandwidth

The frequency at which the output is attenuated by 3 dB .

## On Response

The frequency response of the on switch.

## Insertion Loss

The loss due to the on resistance of the switch.
THD + N
The ratio of the harmonic amplitudes plus the noise of a signal to the fundamental.

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. Off Isolation vs. Frequency


Figure 4. Crosstalk vs. Frequency


Figure 5. Bandwidth


Figure 6. Output Voltage vs. Input Voltage

## TYPICAL APPLICATION



## ADG794

## TEST CIRCUITS



Figure 8. On Resistance


Figure 9. Off Leakage


Figure 10. On Leakage


Figure 11. Switching Times


Figure 12. Break-Before-Make Time Delay


Figure 13. Bandwidth


Figure 15. Channel-to-Channel Crosstalk


Figure 16. Charge Injection

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-137-AB
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETERS DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 17. 16-Lead Shrink Small Outline Package [QSOP]
(RQ-16)
Dimensions shown in inches and (millimeters)

## ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADG794BRQZ $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead Shrink Small Outline Package (QSOP) | RQ-16 |
| ADG794BRQZ-500RL7 $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead Shrink Small Outline Package (QSOP) | RQ-16 |
| ADG794BRQZ-REEL $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Shrink Small Outline Package (QSOP) | RQ-16 |
| ADG794BRQZ-REEL7 $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead Shrink Small Outline Package (QSOP) | RQ-16 |

${ }^{1} Z=$ RoHS Compliant Part.


[^0]:    ${ }^{1}$ Temperature range for B version is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
    ${ }^{2}$ Guaranteed by design, not subject to production test.

[^1]:    ${ }^{1}$ Temperature range for B version is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
    ${ }^{2}$ Guaranteed by design, not subject to production test.

