## Triple Processor Supervisors

## FEATURES

Triple supervisory circuits
Supply voltage range of 2.0 V to 5.5 V
Pretrimmed threshold options: $1.8 \mathrm{~V}, \mathbf{2 . 5} \mathrm{~V}, \mathbf{3 . 3} \mathrm{~V}$, and 5 V
Adjustable 0.6 V and 1.25 V voltage references
Maximum supply current of $\mathbf{4 0} \mu \mathrm{A}$
140 ms (minimum) reset timeout
RESET valid from $V_{D D} \geq 1.1 \mathrm{~V}$
Push-pull RESET and $\overline{\text { RESET outputs }}$
8-lead, narrow body SOIC package
Temperature range: $-\mathbf{4 0 ^ { \circ }} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

## APPLICATIONS

Supervising DSPs/microcontrollers Industrial and portable equipment

## Wireless systems

Notebook/desktop computers

## GENERAL DESCRIPTION

The ADM13307 is a triple voltage supervisor designed to monitor up to three voltage levels in DSP and microprocessorbased systems.

There are five models available, all of which feature a combination of internally pretrimmed undervoltage threshold options for monitoring $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3.3 \mathrm{~V}$, and 5 V supplies. There are also two adjustable input options with undervoltage thresholds of either 0.6 V or 1.25 V .

The ADM13307-18, ADM13307-25, and ADM13307-33 models have two internally fixed thresholds and one externally programmable threshold via a resistor string. The ADM13307-4 and ADM13307-5 offer one internally fixed threshold and two externally programmable thresholds. See the Ordering Guide for a list of all available options.
During power-up, $\overline{\text { RESET }}$ is asserted when the supply voltage exceeds 1.1 V . The device then monitors the SENSEv input pins and holds the $\overline{\text { RESET }}$ output low as long as the SENSEv pins remain below the rising threshold voltage, $\mathrm{V}_{\mathrm{IT}+}$.

Once the supplies monitored at the SENSEv inputs rise above their associated thresholds, the reset signal remains low for the reset timeout period before deasserting. Subsequently, if a voltage monitored by the SENSEv pins falls below its associated falling input threshold voltage, $\mathrm{V}_{\text {IT-, }}$, the $\overline{\text { RESET }}$ output asserts.

## Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAMS


Figure 1.


Figure 2.

The ADM13307 features both an active high RESET and an active low $\overline{\operatorname{RESET}}$ output.

The manual reset input of the ADM13307 can be used to initiate a reset by means of an external push button or logic signal.
The ADM13307 is available in an 8-lead narrow body SOIC package. The device operates over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## ADM13307

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description ..... 1
Functional Block Diagrams. ..... 1
Revision History ..... 2
Specifications ..... 3
Timing Requirements .....  5
Switching Characteristics ..... 5
Functional Truth Table ..... 5
Absolute Maximum Ratings ..... 6
Thermal Resistance .....  6
ESD Caution. .....  6
Pin Configuration and Function Descriptions. .....  7
Typical Performance Characteristics .....  8
Theory of Operation ..... 10
Input Configuration ..... 10
Reset Output ..... 10
Manual Reset (MR) ..... 10
Outline Dimensions ..... 11
Ordering Guide ..... 11

## REVISION HISTORY

8/07—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ to $5.5 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1. ADM13307-18, ADM13307-25, and ADM13307-33

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OPERATING VOLTAGE RANGE, $\mathrm{V}_{\mathrm{DD}}$ | 2.0 |  | 5.5 | V |  |
| SUPPLY CURRENT, IDD |  |  | 40 | $\mu \mathrm{A}$ |  |
| INPUT CAPACITANCE, $\mathrm{C}_{1}$ |  | 10 |  | pF | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ |
| RESET, RESET Output <br> High Level Output Voltage, $\mathrm{V}_{\text {OH }}$ <br> Low Level Output Voltage, Vol <br> Power-Up Reset Voltage ${ }^{1}$ | $\begin{aligned} & V_{D D}-0.2 \\ & V_{D D}-0.4 \\ & V_{D D}-0.4 \end{aligned}$ |  | $\begin{aligned} & 0.2 \\ & 0.4 \\ & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \hline \end{aligned}$ |  |
| SENSE INPUTS <br> Falling Input Threshold Voltage, $\mathrm{VIT}^{\text {IT }}$ <br> Hysteresis at SENSEv Inputs, $\mathrm{V}_{\text {HYS }}$ | $\begin{aligned} & 1.22 \\ & 1.64 \\ & 2.20 \\ & 2.86 \\ & 4.46 \\ & 1.22 \\ & 1.64 \\ & 2.20 \\ & 2.86 \\ & 4.46 \end{aligned}$ | $\begin{aligned} & 1.25 \\ & 1.68 \\ & 2.25 \\ & 2.93 \\ & 4.55 \\ & 1.25 \\ & 1.68 \\ & 2.25 \\ & 2.93 \\ & 4.55 \\ & 10 \\ & 15 \\ & 20 \\ & 30 \\ & 40 \end{aligned}$ | $\begin{aligned} & 1.28 \\ & 1.72 \\ & 2.30 \\ & 3.00 \\ & 4.64 \\ & 1.29 \\ & 1.73 \\ & 2.32 \\ & 3.02 \\ & 4.67 \end{aligned}$ | V <br> V <br> V <br> V <br> V <br> V <br> V <br> V <br> V <br> V <br> mV <br> mV <br> mV <br> mV <br> mV | $\begin{aligned} & \mathrm{T}_{A}=0^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\text {IT- }}=1.25 \mathrm{~V} \\ & \mathrm{~V}_{\text {IT- }}=1.68 \mathrm{~V} \\ & \mathrm{~V}_{\text {IT- }}=2.25 \mathrm{~V} \\ & \mathrm{~V}_{\text {IT- }}=2.93 \mathrm{~V} \\ & \mathrm{~V}_{\text {IT- }}=4.55 \mathrm{~V} \end{aligned}$ |
| INPUT VOLTAGE AT $\overline{\mathrm{MR}}$ <br> High Level, $\mathrm{V}_{\mathrm{IH}}$ <br> Low Level, VIL | $0.7 \times \mathrm{V}_{\mathrm{DD}}$ |  | $0.3 \times \mathrm{V}_{\mathrm{DD}}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |
| INPUT TRANSITION RISE AND FALL RATE AT $\overline{\mathrm{MR}}$ |  |  | 50 | $\mathrm{ns} / \mathrm{V}$ |  |
| HIGH LEVEL INPUT CURRENT, IH $\overline{\mathrm{MR}}$ <br> SENSE1 <br> SENSE2 <br> SENSE3 | -25 | $\begin{aligned} & -130 \\ & 5 \\ & 6 \end{aligned}$ | $\begin{aligned} & -180 \\ & 8 \\ & 9 \\ & +25 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> nA | $\begin{aligned} & \overline{\mathrm{MR}}=0.7 \times \mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \text { SENSE1 }=\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \text { SENSE2 }=\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \text { SENSE3 }=\mathrm{V}_{\mathrm{DD}} \end{aligned}$ |
| LOW LEVEL INPUT CURRENT, IL $\overline{M R}$ SENSEv | -25 | $-430$ | $\begin{aligned} & -600 \\ & +25 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{nA} \end{aligned}$ | $\begin{aligned} & \overline{\mathrm{MR}}=0 \mathrm{~V}, \mathrm{VDD}=5.5 \mathrm{~V} \\ & \text { SENSE1, SENSE2, SENSE3 }=0 \mathrm{~V} \end{aligned}$ |

${ }^{1}$ The lowest supply voltage at which RESET becomes active. $\mathrm{tr}_{\mathrm{r}}, \mathrm{V}_{\mathrm{DD}} \geq 15 \mu \mathrm{~s} / \mathrm{V}$.

## ADM13307

$\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ to $5.5 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2. ADM13307-4 and ADM13307-5

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OPERATING VOLTAGE RANGE, VDD | 2.0 |  | 5.5 | V |  |
| SUPPLY CURRENT, Ido |  |  | 40 | $\mu \mathrm{A}$ |  |
| INPUT CAPACITANCE, CI |  | 10 |  | pF | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ |
| RESET, RESET Output <br> High Level Output Voltage, V $_{\text {он }}$ <br> Low Level Output Voltage, VoL <br> Power-Up Reset Voltage ${ }^{1}$ | $\begin{aligned} & V_{D D}-0.2 \\ & V_{D D}-0.4 \\ & V_{D D}-0.4 \end{aligned}$ |  | $\begin{aligned} & 0.2 \\ & 0.4 \\ & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-20 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=20 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}, \mathrm{~V}=5.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=20 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{DD}} \geq 1.1 \mathrm{~V} \end{aligned}$ |
| SENSE INPUTS <br> Falling Input Threshold Voltage, $\mathrm{V}_{\text {IT }}$ <br> Hysteresis at SENSEv Inputs, Vhrs | $\begin{aligned} & 0.5946 \\ & 0.5952 \\ & 2.23 \\ & 2.90 \end{aligned}$ | 0.6 0.6 2.25 2.93 0 20 30 | $\begin{aligned} & 0.6048 \\ & 0.6048 \\ & 2.29 \\ & 2.98 \end{aligned}$ | V <br> V <br> V <br> V <br> mV <br> mV <br> mV | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, 2.35 \mathrm{~V} \leq \mathrm{V} D \leq 5.5 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\text {IT- }}=0.6 \mathrm{~V} \\ & \mathrm{~V}_{\text {IT- }}=2.25 \mathrm{~V} \\ & \mathrm{~V}_{\text {IT- }}=2.93 \mathrm{~V} \end{aligned}$ |
| INPUT VOLTAGE AT $\overline{\mathrm{MR}}$ <br> High Level, $\mathrm{V}_{\mathrm{H}}$ <br> Low Level, VIL | $0.7 \times \mathrm{V}_{\mathrm{DD}}$ |  | $0.3 \times \mathrm{V}_{\text {DD }}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |
| INPUT TRANSITION RISE AND FALL RATE AT $\overline{\mathrm{MR}}$ |  |  | 50 | ns/V |  |
| HIGH LEVEL INPUT CURRENT, IH $\overline{M R}$ <br> SENSE1 <br> SENSE2 <br> SENSE3 | $\begin{aligned} & -50 \\ & -25 \end{aligned}$ | $\begin{aligned} & -130 \\ & 5 \end{aligned}$ | $\begin{aligned} & -180 \\ & 8 \\ & +50 \\ & +25 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> nA <br> nA | $\begin{aligned} & \overline{\mathrm{MR}}=0.7 \times \mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \mathrm{SENSE1}=\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \text { SENSE2 }=\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \text { SENSE3 }=\mathrm{V}_{\mathrm{DD}} \end{aligned}$ |
| LOW LEVEL INPUT CURRENT, IL $\overline{M R}$ SENSEv | -25 | $-430$ | $\begin{aligned} & -600 \\ & +25 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{nA} \end{aligned}$ | $\overline{M R}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ <br> SENSE1, SENSE2, SENSE3 $=0 \mathrm{~V}$ |

[^0]
## TIMING REQUIREMENTS

$\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Table 3. ADM13307-18, ADM13307-25 and ADM13307-33

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Pulse Width }\left(\mathrm{t}_{w}\right) \\ & \text { SENSEv } \\ & \overline{M R} \end{aligned}$ | $\begin{aligned} & 6 \\ & 100 \end{aligned}$ |  |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mathrm{~ns} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\text {SENSEVL }}=\mathrm{V}_{\mathrm{IT-}}-0.3 \mathrm{~V}, \mathrm{~V}_{\text {SENSEVH }}=\mathrm{V}_{\mathrm{IT+}}+0.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=0.7 \times \mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{IL}}=0.3 \times \mathrm{V}_{\mathrm{DD}} \end{aligned}$ |

Table 4. ADM13307-4 and ADM13307-5


## SWITCHING CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Table 5. ADM13307-18, ADM13307-25 and ADM13307-33

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Delay Time ( $\mathrm{t}_{\mathrm{d}}$ ) | 140 | 200 | 280 | ms | $\mathrm{V}_{\text {ISENSEV) }} \geq \mathrm{V}_{\text {IT+ }}+0.2 \mathrm{~V}, \overline{\mathrm{MR}} \geq 0.7 \times \mathrm{V}_{\text {DD }}$ |
| Propagation Delay, High-to-Low, $\overline{\mathrm{MR}}$ to RESET ${ }^{1} / \overline{\mathrm{RESET}}$ (tpHL) |  | 200 | 500 | ns | $\mathrm{V}_{\text {ISENSEV) }} \geq \mathrm{V}_{\text {T+ }}+0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}} \geq 0.7 \times \mathrm{V}_{\text {DD }}, \mathrm{V}_{\text {IL }} \geq 0.3 \times \mathrm{V}_{\text {DD }}$ |
| Propagation Delay, Low-to-High, $\overline{\mathrm{MR}}$ to RESET/ $\overline{\mathrm{RESET}}^{1}$ (tplh) |  | 200 | 500 | ns | $\mathrm{V}_{\text {ISENSEV) }} \geq \mathrm{V}_{\text {T+ }}+0.2 \mathrm{~V}, \mathrm{~V}_{\text {IH }} \geq 0.7 \times \mathrm{V}_{\text {DD }}, \mathrm{V}_{\mathrm{IL}} \geq 0.3 \times \mathrm{V}_{\text {DD }}$ |
|  |  | 1 | 5 | $\mu \mathrm{s}$ | $\mathrm{V}_{\text {IH }}=\mathrm{V}_{\text {IT+ }}+0.3 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=\mathrm{V}_{\text {IT- }}-0.3 \mathrm{~V}, \overline{\mathrm{MR}} \geq 0.7 \times \mathrm{V}_{\mathrm{DD}}$ |
| Propagation Delay, Low-to-High, SENSEv to RESET/ $\overline{\text { RESET }}^{1}$ (tplh) |  | 1 | 5 | $\mu \mathrm{s}$ | $\mathrm{V}_{\text {IH }}=\mathrm{V}_{\text {IT+ }}+0.3 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=\mathrm{V}_{\text {IT- }}-0.3 \mathrm{~V}, \overline{\mathrm{MR}} \geq 0.7 \times \mathrm{V}_{\text {DD }}$ |

${ }^{1}$ The reset timeout delay of 200 ms masks the propagation delay
Table 6. ADM13307-4 and ADM13307-5

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Delay Time ( $\mathrm{t}_{\mathrm{d}}$ ) | 140 | 200 | 280 | ms | $\mathrm{V}_{\text {ISENSEV) }} \geq \mathrm{V}_{\text {IT+ }}+0.2 \mathrm{~V}, \overline{\mathrm{MR}} \geq 0.7 \times \mathrm{V}_{\text {DD }}$ |
| Propagation Delay, High-to-Low, $\overline{M R}$ to RESET ${ }^{1} / \overline{\text { RESET }}$ ( $\mathrm{t}_{\text {phl }}$ ) |  | 200 | 500 | ns | $\mathrm{V}_{\text {ISENSEV }} \geq \mathrm{V}_{\text {T+ }}+0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}} \geq 0.7 \times \mathrm{V}_{\text {DD }}, \mathrm{V}_{\mathrm{IL}} \geq 0.3 \times \mathrm{V}_{\text {DD }}$ |
| Propagation Delay, Low-to-High, $\overline{\mathrm{MR}}$ to RESET/ $\overline{\mathrm{RESET}}^{1}$ (tplh) |  | 200 | 500 | ns | $\mathrm{V}_{\text {ISENSEV) }} \geq \mathrm{V}_{\text {T+ }}+0.2 \mathrm{~V}, \mathrm{~V}_{\text {HH }} \geq 0.7 \times \mathrm{V}_{\text {DD }}, \mathrm{V}_{\mathrm{IL}} \geq 0.3 \times \mathrm{V}_{\text {DD }}$ |
| Propagation Delay, High-to-Low, SENSEv to RESET $1 / \overline{\text { RESET }}$ (tpHL) |  | 30 |  | $\mu \mathrm{s}$ | $\mathrm{V}_{\text {IH }}=\mathrm{V}_{\text {IT+ }}+0.3 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=\mathrm{V}_{\text {IT- }}-0.3 \mathrm{~V}, \overline{\mathrm{MR}} \geq 0.7 \times \mathrm{V}_{\text {DD }}$ |
| Propagation Delay, Low-to-High, SENSEv to RESET/ $\overline{\text { RESET }}^{1}$ (tplh) |  | 30 |  | $\mu \mathrm{s}$ | $\mathrm{V}_{\text {IH }}=\mathrm{V}_{\text {IT }+}+0.3 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=\mathrm{V}_{\text {IT- }}-0.3 \mathrm{~V}, \overline{\mathrm{MR}} \geq 0.7 \times \mathrm{V}_{\text {DD }}$ |

${ }^{1}$ The reset timeout delay of 200 ms masks the propagation delay.

## FUNCTIONAL TRUTH TABLE

Table 7.

| $\overline{\mathbf{M R}}$ | SENSE1 > V $\mathrm{V}_{\text {IT }}$ | SENSE2 > V IT 2 | SENSE3 > V ITT | $\overline{\text { RESET }}$ | RESET |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | X ${ }^{1}$ | X ${ }^{1}$ | $\mathrm{X}^{1}$ | L | H |
| H | 0 | 0 | 0 | L | H |
| H | 0 | 0 | 1 | L | H |
| H | 0 | 1 | 0 | L | H |
| H | 0 | 1 | 1 | L | H |
| H | 1 | 0 | 0 | L | H |
| H | 1 | 0 | 1 | L | H |
| H | 1 | 1 | 0 | L | H |
| H | 1 | 1 | 1 | H | L |

[^1]
## ADM13307

## ABSOLUTE MAXIMUM RATINGS

Table 8.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage Range, $\mathrm{V}_{\mathrm{DD}}$ | -0.3 V to +6 V |
| $\overline{\mathrm{MR}}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| SENSE1, SENSE2, SENSE3 | $\left(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\right) \mathrm{V}_{\mathrm{I}} / \mathrm{V}_{\text {REF }}$ |
| RESET, RESET | -0.3 V to +6 V |
| Maximum Low Output Current | 5 mA |
| Maximum High Output Current | -5 mA |
| Input Clamp Current $\left(\mathrm{V}_{1}<0 \mathrm{~V}, \mathrm{~V}_{\mathrm{V}}>\mathrm{V}_{\mathrm{DD}}\right)$ | $\pm 20 \mathrm{~mA}$ |
| Output Clamp Current $\left(\mathrm{V}_{\mathrm{O}}<0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{DD}}\right)$ | $\pm 20 \mathrm{~mA}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature |  |
| $\quad$ Soldering (10 sec) | $300^{\circ} \mathrm{C}$ |
| Vapor Phase ( 60 sec$)$ | $215^{\circ} \mathrm{C}$ |
| $\quad$ Infrared (15 sec) | $220^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE
Table 9.

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 8-Lead SOIC_N (R-8) | 206 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3.Pin Configuration

Table 10. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | SENSE1 | Sense Voltage Input 1. |
| 2 | SENSE2 | Sense Voltage Input 2. |
| 3 | SENSE3 | Sense Voltage Input 3. |
| 4 | GND | Ground. |
| 5 | $\overline{\text { RESET }}$ | Active Low Reset Output. |
| 6 | RESET | Active High Reset Output. |
| 7 | $\overline{M R}$ | Manual Reset. |
| 8 | $V_{D D}$ | Supply Voltage. |

## ADM13307

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. Sense Threshold Voltage vs. Free Air Temperature at $V_{D D}$


Figure 5. Supply Current vs. Supply Voltage


Figure 6. Input Current vs. Input Voltage at $\overline{M R}$


Figure 7. ADM13307-18, ADM13307-25 and ADM13307-33 Minimum Pulse Duration at Sense vs. Sense Threshold Overdrive


Figure 8. ADM13307-4 and ADM13307-5 Minimum Pulse Duration at Sense vs. Sense Threshold Overdrive


Figure 9. High Level Output Voltage vs. High Level Output Current

## ADM13307



Figure 10. High Level Output Voltage vs. High Level Output Current


Figure 11. Low Level Output Voltage vs. Low Level Output Current


Figure 12. Low Level Output Voltage vs. Low Level Output Current

## THEORY OF OPERATION

The ADM13307 devices are triple voltage supervisors designed to monitor up to three supplies and provide a reset signal to DSP and microprocessor-based systems.
There are five models available, all of which feature a combination of internally pretrimmed undervoltage threshold options for monitoring $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3.3 \mathrm{~V}$, and 5 V supplies. There are also adjustable input options with threshold voltages of either 0.6 V or 1.25 V .

ADM13307-18, ADM13307-25, and ADM13307-33 models have two internally fixed thresholds and one externally programmable threshold, via a resistor string, while the ADM13307-4 and ADM13307-5 offer one internally fixed threshold and two externally programmable thresholds via a resistor string. See the Ordering Guide for a list of all available options.

## INPUT CONFIGURATION

The ADM13307 is powered through $V_{D D}$. To increase noise immunity in noisy applications, place a $0.1 \mu \mathrm{~F}$ capacitor between the $V_{D D}$ input and ground.

The SENSEv inputs are resistant to short power supply glitches. Do not allow unused SENSEv inputs to float or to be grounded, instead connect it to a supply voltage greater than its specified threshold voltage.
Typically, the threshold voltage at an adjustable SENSEv input is either 0.6 V or 1.25 V . Refer to the Ordering Guide for details.

For example, to monitor a voltage greater than 1.25 V , connect a resistor divider network to the device as depicted in Figure 13, where,

$$
V_{\text {MONITERED }}=1.25 \mathrm{~V}\left(\frac{R 1+R 2}{R 2}\right)
$$



Figure 13. Setting the Adjustable Monitor

## RESET OUTPUT

The reset outputs are guaranteed to be in the correct state for $\mathrm{V}_{\mathrm{DD}}$ down to 1.1 V. During power up, $\overline{\mathrm{RESET}}$ is asserted when the supply voltage becomes greater than 1.1 V .
Once the supplies monitored at the SENSEv pins rise above their associated threshold level, the $\overline{\text { RESET }}$ signal remains low for the reset timeout period before deasserting. Subsequently, if a supply monitored by the SENSEv pins falls below its associated threshold, the $\overline{\operatorname{RESET}}$ output reasserts.


Figure 14. Reset Timing Diagram
The ADM13307 features both an active-low push-pull $\overline{\text { RESET }}$ output and active-high push-pull RESET output.

## MANUAL RESET ( $\overline{\mathrm{MR}}$ )

The ADM13307 features a manual reset input, which when driven low, asserts the reset output, as shown in Figure 15. When $\overline{M R}$ transitions from low to high, the reset remains asserted for the duration of the reset active timeout period before deasserting. An external push-button switch can be connected between MR and ground to allow the user to generate a reset.


Figure 15. Manual Reset Timing Diagram

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

1
Figure 16. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body
( $R-8$ )
Dimensions shown in millimeters and (inches).

ORDERING GUIDE

| Model | Nominal Input Voltage |  |  | Threshold Voltage (Typical) |  |  | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SENSE1 | SENSE2 | SENSE3 | SENSE1 | SENSE2 | SENSE3 |  |  |  |
| ADM13307-18ARZ ${ }^{1}$ | 3.3 V | 1.8 V | Adj ${ }^{2}$ | 2.93 V | 1.68 V | 1.25 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADM13307-18ARZ-RL7 ${ }^{1}$ | 3.3 V | 1.8 V | Adj ${ }^{2}$ | 2.93 V | 1.68 V | 1.25 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADM13307-25ARZ ${ }^{1}$ | 3.3 V | 2.5 V | Adj ${ }^{2}$ | 2.93 V | 2.25 V | 1.25 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADM13307-25ARZ-RL7 ${ }^{1}$ | 3.3 V | 2.5 V | Adj ${ }^{2}$ | 2.93 V | 2.25 V | 1.25 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADM13307-33ARZ ${ }^{1}$ | 5 V | 3.3 V | Adj ${ }^{2}$ | 4.55 V | 2.93 V | 1.25 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADM13307-33ARZ-RL7 ${ }^{1}$ | 5 V | 3.3 V | Adj ${ }^{2}$ | 4.55 V | 2.93 V | 1.25 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADM13307-4ARZ ${ }^{1}$ | 2.5 V | Adj ${ }^{3}$ | Adj ${ }^{3}$ | 2.25 V | 0.6 V | 0.6 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADM13307-4ARZ-RL7 ${ }^{1}$ | 2.5 V | $\mathrm{Adj}^{3}$ | Adj ${ }^{3}$ | 2.25 V | 0.6 V | 0.6 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADM13307-5ARZ ${ }^{1}$ | 3.3 V | Adj ${ }^{3}$ | Adj ${ }^{3}$ | 2.93 V | 0.6 V | 0.6 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADM13307-5ARZ-RL7 ${ }^{1}$ | 3.3 V | Adj ${ }^{3}$ | Adj ${ }^{3}$ | 2.93 V | 0.6 V | 0.6 V | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |

${ }^{1} Z=$ RoHS Compliant Part.
${ }^{2} 1.25 \mathrm{~V}$ adjustable. External resistor divider determines the actual sense voltage.
${ }^{3} 0.6 \mathrm{~V}$ adjustable. External resistor divider determines the actual sense voltage.

## ADM13307

## NOTES


[^0]:    ${ }^{1}$ The lowest supply voltage at which $\overline{\operatorname{RESET}}$ becomes active. $\mathrm{t}_{\mathrm{r}}, \mathrm{V}_{\mathrm{DD}} \geq 15 \mu \mathrm{~s} / \mathrm{V}$.

[^1]:    ${ }^{1} \mathrm{X}=$ don't care.

