

## Rail-to-rail, high output current, dual operational amplifier



Flip-chip with backcoating



**SO8** 



Product status link

TS922 and TS922A

#### **Features**

- Rail-to-rail input and output
- Low noise: 9 nV/√Hz
- · Low distortion
- High output current: 80 mA (able to drive 32 Ω loads)
- High-speed: 4 MHz, 1 V/µs
- Operating from 2.7 to 12 V
- Low input offset voltage: 900 μV max. (TS922A)
- · ESD internal protection: 2 kV
- · Latch-up immunity

#### **Applications**

- · Line drivers and actuator drivers
- · Portable speakers
- · Instrumentation with low noise as key factor
- · Multimedia systems and portable equipments

#### **Description**

The TS922 and the TS922A devices are rail-to-rail dual BiCMOS operational amplifiers optimized and fully specified for 3 V and 5 V operations. These devices have high output currents which allow low-load impedances to be driven.

Very low noise, low distortion, low offset, and a high output current capability make these devices an excellent choice for high quality, low voltage, or battery operated audio systems.

The devices are stable for capacitive loads up to 500 pF.



# 1 Pin diagrams

Figure 1. Pinout for Flip-chip package (top view)





Figure 2. Pin connections for SO8 and TSSOP8 (top view)



DS1117 - Rev 13 page 2/18



### 2 Absolute maximum ratings and operating conditions

Table 1. Absolute maximum ratings (AMR)

Symbol	Parameter	Value	Unit		
$V_{CC}$	Supply voltage (1)	14			
V <sub>id</sub>	Differential input voltage (2)		±1	V	
V <sub>in</sub>	Input voltage (3)		$(V_{CC-})$ - 0.3 to $(V_{CC+})$ + 0.3		
T <sub>stg</sub>	Storage temperature		-65 to 150		
T <sub>j</sub>	Maximum junction temperature		150	°C	
_	Soldering temperature (10 s), leaded version		250	°C	
_	Soldering temperature (10 s), unleaded version		260		
		Flip-chip	90		
R <sub>thja</sub>	,	SO8	125		
		TSSOP8	120	°C/W	
R <sub>thjc</sub>	Thormal resistance junction to case (4)	SO8	40		
ritnje	Thermal resistance junction-to-case (4) TSSOP8		37		
	HBM: human body model <sup>(5)</sup>		2000		
ESD	MM: machine model <sup>(6)</sup>		120	V	
	CDM: charged device model (7)		1500		
_	Latch-up immunity	200	mA		
_	Output short-circuit duration	See note (8)			

- 1. All voltage values, except the differential voltage are with respect to network ground terminal.
- The differential voltage is the non-inverting input terminal with respect to the inverting input terminal. If V<sub>id</sub> > ±1 V, the maximum input current must not exceed ±1 mA. In this case (V<sub>id</sub> > ±1 V), an input series resistor must be added to limit the input current.
- 3. Do not exceed 14 V.
- 4. Short-circuits can cause excessive heating. Destructive dissipation can result from simultaneous short-circuits on all amplifiers. These values are typical.
- 5. Human body model: 100 pF discharged through a 1.5  $k\Omega$  resistor between two pins of the device, done for all couples of pin combinations with other pins floating.
- Machine model: a 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω). This is done for all couples of pin combinations with other pins floating.
- Charged device model: all pins and plus package are charged together to the specified voltage and then discharged directly to ground.
- 8. There is no short-circuit protection inside the device: short-circuits from the output to V<sub>CC</sub> can cause excessive heating. The maximum output current is approximately 80 mA, independent of the magnitude of V<sub>CC</sub>. Destructive dissipation can result from simultaneous short-circuits on all amplifiers.

**Table 2. Operating conditions** 

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage	2.7 to 12	V
V <sub>icm</sub>	Common mode input voltage range	$(V_{CC-})$ - 0.2 to $(V_{CC+})$ + 0.2	V
T <sub>oper</sub>	Operating free air temperature range	-40 to 125	°C

DS1117 - Rev 13 page 3/18



## 3 Electrical characteristics

Table 3. Electrical characteristics measured at  $V_{CC}$  = 3 V,  $V_{CC}$ -= 0 V,  $V_{icm}$  =  $V_{CC}/2$ ,  $V_{amb}$  = 25 °C, and  $V_{CC}/2$  (unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
		TS922			3		
.,		TS922A			0.9		
	Input offset voltage	TS922EIJT			1.5	m) /	
$V_{io}$	Input offset voltage	$T_{min} \le T_{amb} \le T_{max}, TS922$			5	mV	
		$T_{min} \le T_{amb} \le T_{max}, TS922A$			1.8		
		$T_{min} \le T_{amb} \le T_{max}, TS922EIJT$			2.5		
$\Delta V_{io}/\Delta T$	Input offset voltage drift			2		μV/°C	
ı.	Input offset current	V <sub>out</sub> = V <sub>CC</sub> /2		1	30	μνν	
I <sub>io</sub>	Input offset current	$T_{min} \le T_{amb} \le T_{max}$			30	<b>5</b> A	
I.	Input bigg gurrant	V <sub>out</sub> = V <sub>CC</sub> /2		15	100	nA	
l <sub>ib</sub>	Input bias current	$T_{min} \le T_{amb} \le T_{max}$			100		
		R <sub>L</sub> = 10 kΩ	2.90				
		$T_{min} \le T_{amb} \le T_{max}$	2.90			V	
$V_{OH}$	High level output voltage	R <sub>L</sub> = 600 Ω	2.87				
		$T_{min} \le T_{amb} \le T_{max}$	2.87				
		R <sub>L</sub> = 32 Ω		2.63			
	Low level output voltage	R <sub>L</sub> = 10 kΩ			50		
		$T_{min} \le T_{amb} \le T_{max}$			50	mV	
$V_{OL}$		R <sub>L</sub> = 600 Ω			100		
		T <sub>min</sub> ≤ T <sub>amb</sub> ≤ T <sub>max</sub>			100		
		R <sub>L</sub> = 32 Ω		180			
		$R_{L}$ = 10 k $\Omega$ , $V_{out}$ = 2 $V_{p-p}$		200			
		$T_{min} \le T_{amb} \le T_{max}$	70				
$A_{vd}$	Large signal voltage gain	R <sub>L</sub> = 600 Ω, V <sub>out</sub> = 2 V <sub>p - p</sub>		35		V/mV	
		$T_{min} \le T_{amb} \le T_{max}$	15				
		$R_L = 32 \Omega$ , $V_{out} = 2 V_{p-p}$		16			
		No load, V <sub>out</sub> = V <sub>CC</sub> /2		2	3		
I <sub>CC</sub>	Total supply current	$T_{min} \le T_{amb} \le T_{max}$			3.2	mA	
GBP	Gain bandwidth product	R <sub>L</sub> = 600 Ω		4		MHz	
		V <sub>icm</sub> = 0 to 3 V	60	80			
CMR	Common mode rejection ratio	T <sub>min</sub> ≤ T <sub>amb</sub> ≤ T <sub>max</sub>	56			dB	
		V <sub>CC</sub> = 2.7 to 3.3 V	60	85			
SVR	Supply voltage rejection ratio	T <sub>min</sub> ≤ T <sub>amb</sub> ≤ T <sub>max</sub>	60			dB	
I <sub>o</sub>	Output short-circuit current		50	80		mA	

DS1117 - Rev 13 page 4/18



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
SR	Slew rate		0.7	1.3		V/µs
φm	Phase margin at unit gain	$R_L = 600 \Omega, C_L = 100 pF$		68		Degrees
G <sub>m</sub>	Gain margin	R <sub>L</sub> = 600 Ω, C <sub>L</sub> = 100 pF		12		dB
e <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz		9		nV/√Hz
THD	Total harmonic distortion	$V_{out} = 2 V_{p-p}$ , $f = 1 \text{ kHz}$ , $A_V = 1$ , $R_L = 600 \Omega$		0.005		%
Cs	Channel separation			120		dB

Table 4. Electrical characteristics measured at  $V_{CC}$  = 5 V,  $V_{CC}$  = 0 V,  $V_{icm}$  =  $V_{CC}/2$ ,  $V_{amb}$  = 25 °C, and  $V_{CC}/2$  (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		TS922			3	
		TS922A			0.9	
$V_{io}$	Input offset voltage	TS922EIJT			1.5	mV
V iO	input onset voltage	$T_{min} \le T_{amb} \le T_{max}, TS922$			5	
		T <sub>min</sub> ≤ T <sub>amb</sub> ≤ T <sub>max</sub> , TS922A			1.8	
		T <sub>min</sub> ≤ T <sub>amb</sub> ≤ T <sub>max</sub> , TS922EIJT			2.5	
ΔV <sub>io</sub> /ΔΤ	Input offset voltage drift			2		μV/°C
	logget affact as most	V <sub>out</sub> = V <sub>CC</sub> /2		1	30	
I <sub>io</sub>	Input offset current	T <sub>min</sub> ≤ T <sub>amb</sub> ≤ T <sub>max</sub>			30	A
		$V_{out} = V_{CC}/2$		15	100	nA
I <sub>ib</sub>	Input bias current	T <sub>min</sub> ≤ T <sub>amb</sub> ≤ T <sub>max</sub>			100	
	High level output voltage	R <sub>L</sub> = 10 kΩ	4.9			
		$T_{min} \le T_{amb} \le T_{max}$	4.9			
$V_{OH}$		R <sub>L</sub> = 600 Ω	4.85			V
		T <sub>min</sub> ≤ T <sub>amb</sub> ≤ T <sub>max</sub>	4.85			
		R <sub>L</sub> = 32 Ω		4.4		
		R <sub>L</sub> = 10 kΩ			50	
	Low level output voltage	$T_{min} \le T_{amb} \le T_{max}$			50	
$V_{OL}$		R <sub>L</sub> = 600 Ω			120	mV
		$T_{min} \le T_{amb} \le T_{max}$			120	
		R <sub>L</sub> = 32 Ω		300		
		$R_L$ = 10 k $\Omega$ , $V_{out}$ = 2 $V_{p-p}$		200		
		T <sub>min</sub> ≤ T <sub>amb</sub> ≤ T <sub>max</sub>	70			
$A_{vd}$	Large signal voltage gain	R <sub>L</sub> = 600 Ω, V <sub>out</sub> = 2 V <sub>p - p</sub>		35		V/mV
		$T_{min} \le T_{amb} \le T_{max}$	20			
		$R_L = 32 \Omega$ , $V_{out} = 2 V_{p-p}$		16		
		No load, V <sub>out</sub> = V <sub>CC</sub> /2		2	3	
I <sub>cc</sub>	Total supply current	$T_{min} \le T_{amb} \le T_{max}$			3.2	mA

DS1117 - Rev 13 page 5/18





Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
GBP	Gain bandwidth product	R <sub>L</sub> = 600 Ω		4		MHz
CMD	Common model majoration matic	V <sub>icm</sub> = 0 to 5 V	60	80		
CMR	Common mode rejection ratio	$T_{min} \le T_{amb} \le T_{max}$	56			40
O) (D	Supply voltage rejection ratio	V <sub>CC</sub> = 4.5 to 5.5 V	60	85		dB
SVR		$T_{min} \le T_{amb} \le T_{max}$	60			
Io	Output short-circuit current		50	80		mA
SR	Slew rate		0.7	1.3		V/µs
φm	Phase margin at unit gain	R <sub>I</sub> = 600 Ω, C <sub>I</sub> =100 pF		68		Degrees
$G_m$	Gain margin	- N <sub>C</sub> = 000 Ω, G <sub>C</sub> = 100 pi		12		dB
e <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz		9		nV/√Hz
THD	Total harmonic distortion	$V_{out} = 2 V_{p-p}$ , $f = 1 \text{ kHz}$ , $A_{v} = 1$ , $R_{L} = 600 \Omega$		0.005		%
Cs	Channel separation			120		dB


DS1117 - Rev 13 page 6/18





#### 4 Electrical characteristic curves














DS1117 - Rev 13 page 7/18








Figure 10. THD + noise vs. output voltage (R<sub>L</sub> = 600 Ω, f = 1 kHz, V<sub>CC</sub> = 0/3 V)

Figure 11. THD + noise vs. output voltage (R<sub>L</sub> = 32 Ω, f = 1 kHz, V<sub>CC</sub> = ± 1.5 V)





DS1117 - Rev 13 page 8/18



# 5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

#### 5.1 8-bump Flip-chip package information




Figure 14. 8-bump Flip-chip package dimensions (top view)

1. Die size:  $1600~\mu m$  x  $1600~\mu m$   $\pm 30~\mu m$ , Die height:  $350~\mu m$   $\pm 20~\mu m$ , die height (including bumps):  $650~\mu m$ , bump diameter:  $315~\mu m$   $\pm 50~\mu m$ , bump height:  $250~\mu m$   $\pm 40~\mu m$ , pitch:  $500~\mu m$   $\pm 10~\mu m$ , backcoating.

DS1117 - Rev 13 page 9/18







Figure 15. 8-bump Flip-chip recommended footprint (TS922EIJT)

Figure 16. 8-bump Flip-chip marking (top view)




- 1. ST logo
- 2. Part number
- 3. Date code: Y = year, WW = week
- 4. This dot indicates the bump corner 1A

DS1117 - Rev 13 page 10/18



Figure 17. 8-bump Flip-chip tape and reel specification (top view)




1. Device orientation: the devices are oriented in the carrier pocket with bump number A1 adjacent to the pocket holes.

DS1117 - Rev 13 page 11/18



# 5.2 SO8 package information

Figure 18. SO8 package outline






Table 5. SO8 package mechanical data


	Dimensions							
Ref.		Millimeters		Inches				
	Min.	Тур.	Max.	Min.	Тур.	Max.		
А			1.75			0.069		
A1	0.10		0.25	0.004		0.010		
A2	1.25			0.049				
b	0.28		0.48	0.011		0.019		
С	0.17		0.23	0.007		0.010		
D	4.80	4.90	5.00	0.189	0.193	0.197		
Е	5.80	6.00	6.20	0.228	0.236	0.244		
E1	3.80	3.90	4.00	0.150	0.154	0.157		
е		1.27			0.050			
h	0.25		0.50	0.010		0.020		
L	0.40		1.27	0.016		0.050		
L1		1.04			0.040			
k	0°		8°	0°		8°		
ccc			0.10			0.004		

DS1117 - Rev 13 page 12/18



# 5.3 TSSOP8 package information

Figure 19. TSSOP8 package outline






Table 6. TSSOP8 mechanical data

	Dimensions								
Ref.		Millimeters		Inches					
	Min.	Тур.	Max.	Min.	Тур.	Max.			
А			1.2			0.047			
A1	0.05		0.15	0.002		0.006			
A2	0.80	1.00	1.05	0.031	0.039	0.041			
b	0.19		0.30	0.007		0.012			
С	0.09		0.20	0.004		0.008			
D	2.90	3.00	3.10	0.114	0.118	0.122			
E	6.20	6.40	6.60	0.244	0.252	0.260			
E1	4.30	4.40	4.50	0.169	0.173	0.177			
е		0.65			0.0256				
k	0°		8°	0°		8°			
L	0.45	0.60	0.75	0.018	0.024	0.030			
L1		1			0.039				
aaa		0.1			0.004				

DS1117 - Rev 13 page 13/18



# 6 Ordering information

**Table 7. Ordering information** 

Order code	Temperature range	Package	Packing	Marking
TS922ID				9221
TS922IDT		SO8		9221
TS922AID		306	Tube or tape and reel	922AI
TS922AIDT				922AI
TS922IYDT (1)		COO (automative grade)		922IY
TS922AIYDT (1)	-40 °C to 125 °C	SO8 (automotive grade)		922AIY
TS922IPT		TSSOP8		9221
TS922AIPT			Tana and roal	922AI
TS922IYPT (1)		TCCODQ (automative grade)	Tape and reel	922IY
TS922AIYPT (1)		TSSOP8 (automotive grade)		922AY
TS922EIJT		Flip-chip with backcoating		922

Qualified and characterized according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 and Q 002 or equivalent.

DS1117 - Rev 13 page 14/18



# **Revision history**

**Table 8. Document revision history** 

Date	Revision	Changes
01-Feb-2001	1	First release.
01-Jul-2004	2	Flip-chip package inserted in the document.
02-May-2005	3	Modifications in AMR Table 1 (explanation of $V_{id}$ and $V_{i}$ limits, ESD MM and CDM values added, $R_{thja}$ added).
01-Aug-2005	4	PPAP references inserted in the datasheet, see Table 8.
01-Mar-2006	5	TS922EIJT part number inserted in the datasheet, see Table 8.
26-Jan-2007	6	Modifications in AMR Table 1 (R <sub>thjc</sub> added), parameter limits on full temperature range added in Table 3 and Table 4.
		Added notes on ESD in AMR table.
12-Nov-2007	7	Re-formatted package information.
		Added notes for automotive grade in order codes table.
		Document reformatted.
02-Feb-2010	8	Added root part number TS922A on cover page.
		Removed TS922AIYD order code from Table 8.
15-Jan-2013	9	Added MiniSO8 package.  Modified test conditions for CMR in Table 3 and Table 4.  Replaced V <sub>DD</sub> by V <sub>CC</sub> - in title of Table 3, Table 4, and Table 5.  Updated titles of Figure 7 to Figure 12 (added conditions to differentiate them).  Removed TS922IYD device from Table 8.  Minor corrections throughout document.  Features: updated package information for Flip-chip
04-Jun-2013	10	Figure 2: Updated title  Table 1: updated footnotes 5, 6, and 7  Table 3 and Table 4: replaced DVio with ΔVio/ΔT  Figure 14: added backcoating to package information  Figure 16: updated footnote 3  Table 8: updated package information for Flip-chip
27-Jun-2013	11	Figure 14: updated to include new height for backcoating
20-Jan-2016	12	Updated document layout Removed MiniSO8 and DIP8 packages Updated cover image: removed J, D (plastic micropackage), and P (thin shrink small outline package) respectively from Flip-chip with backcoating, SO8, and TSSOP packages.  Table 6: updated SO8 information for min "k" parameter (mm dimensions)  Table 7: updated "aaa" information. These are "typ" not "max" values.  Table 8: "Order codes": removed following order codes: TS922IST, TS922AIST, TS922IN, TS922IYST. TS922AIYST, and TS922IJT.

DS1117 - Rev 13 page 15/18



Date	Revision	Changes
		Updated features and applications in cover page.
		Updated Figure 1. Pinout for Flip-chip package (top view).
20-Jul-2018	13	Updated Section 6 Ordering information.
		Removed "Macromodel" section.
		Minor text changes.

DS1117 - Rev 13 page 16/18



## **Contents**

1	Pin	diagrams	2				
2	Absolute maximum ratings and operating conditions						
3	Electrical characteristics						
4	Electrical characteristic curves						
5	Pac	Package information					
	5.1	8-bump Flip-chip package information	9				
	5.2	SO8 package information	12				
	5.3	TSSOP8 package information	13				
6	Ordering information						
Rev	/ision	history	15				



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS1117 - Rev 13 page 18/18