













TPS54140A SLVSB55C -MAY 2012-REVISED OCTOBER 2015

TPS54140A 1.5-A, 42-V Step-Down DC/DC Converter with Eco-mode™


Features

- 3.5-V to 42-V Input Voltage Range
- 200-mΩ High-Side MOSFET
- High Efficiency at Light Loads with a Pulse Skipping Eco-mode™
- Tighter Enable Threshold than TPS54140 for More Accurate UVLO Voltage
- Adjustable UVLO Voltage and Hysteresis
- 116-µA Operating Quiescent Current
- 1.3-µA Shutdown Current
- 100-kHz to 2.5-MHz Switching Frequency
- Synchronizes to External Clock
- Adjustable Slow Start/Sequencing
- UV and OV Power Good Output
- 0.8-V Internal Voltage Reference
- MSOP10 and 3-mm x 3-mm VSON-10 Package With PowerPAD™
- Supported by WEBENCH® and SwitcherPro™ Software Tool

2 Applications

- 12-V and 24-V Industrial and Commercial Low Power Systems
- Aftermarket Auto Accessories: Video, GPS, Entertainment

Simplified Schematic



3 Description

The TPS54140A device is a 42-V, 1.5-A, step-down regulator with an integrated high-side MOSFET. Current-mode control provides simple external compensation and flexible component selection. A low ripple-pulse skip mode reduces the no-load, regulated output supply current to 116 µA. Using the enable pin, shutdown supply current is reduced to 1.3

Undervoltage lockout is internally set at 2.5 V, but can be increased using the enable pin. The output voltage startup ramp is controlled by the slow start configured can also be sequencing/tracking. An open drain power good signal indicates the output is within 94% to 107% of its nominal voltage.

A wide switching frequency range allows efficiency and external component size to be optimized. Frequency fold back and thermal shutdown protects the part during an overload condition.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TD0544404	VSON (10)	3.00 mm × 3.00 mm	
TPS54140A	MSOP (10)	3.00 mm × 3.00 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Efficiency vs Load Current






Table of Contents

1	Features 1	8	Application and Implementation	18
2	Applications 1		8.1 Application Information	18
3	Description 1		8.2 Typical Application	25
4	Revision History2		8.3 System Examples	35
5	Pin Configuration and Functions3	9	Power Supply Recommendations	39
6	Specifications4		9.1 Sequencing	39
•	6.1 Absolute Maximum Ratings 4	10	Layout	43
	6.2 ESD Ratings		10.1 Layout Guidelines	43
	6.3 Recommended Operating Conditions		10.2 Layout Example	43
	6.4 Thermal Information		10.3 Power Dissipation Estimate	43
	6.5 Electrical Characteristics	11	Device and Documentation Support	45
	6.6 Typical Characteristics		11.1 Device Support	45
7	Detailed Description 12		11.2 Community Resources	45
-	7.1 Overview		11.3 Trademarks	45
	7.2 Functional Block Diagram		11.4 Electrostatic Discharge Caution	45
	7.3 Feature Description		11.5 Glossary	45
	7.4 Device Functional Modes	12	Mechanical, Packaging, and Orderable Information	45

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (January 2014) to Revision C

Page

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.

Changes from Revision A (July 2012) to Revision B

Page

Changes from Original (May 2012) to Revision A

Page


•	Changed Description text From: "within 93% to 107% of its nominal voltage." To: "within 94% to 107% of its nominal voltage."	1
•	Changed the values of the Hysteresis current in the Electrical Characteristics table	6
•	Changed text in the Slow Start and Tracking Pin (SS/TR) section From: "VIN UVLO is excedded, EN pin pulled below 1.25V" To: "VIN pin is below the VIN UVLO, EN pin pulled below 1.25V"	. 20
•	Changed Start Input Voltage (rising VIN) voltage From: 7.25 V To: 7.7 V	. 25
•	Changed Start Input Voltage (falling VIN) voltage From: 6.25 V To: 6.7 V	. 25
•	Changed Equation 11	26
•	Changed 7.25V to 7.7V and 6.25V to 6.7V in the Under Voltage Lock Out Set Point section.	. 30
•	Changed Equation 29	31
•	Changed Equation 30 and Equation 31	. 31

Changed Equation 33 32

Submit Documentation Feedback



5 Pin Configuration and Functions



Pin Functions

			PIN FUNCTIONS
PIN		1/0	DESCRIPTION
NAME	NO.	"	DECORN HON
воот	1	0	A bootstrap capacitor is required between BOOT and PH. If the voltage on this capacitor is below the minimum required by the device, the output is forced to switch off until the capacitor is refreshed.
COMP	8	0	Error amplifier output, and input to the output switch current comparator. Connect frequency compensation components to this pin.
EN	3	I	Enable pin, internal pull-up current source. Pull below 1.2V to disable. Float to enable. Adjust the input undervoltage lockout with two resistors.
GND	9	-	Ground
PH	10	0	The source of the internal high-side power MOSFET.
PWRGD	6	0	An open drain output, asserts low if output voltage is low due to thermal shutdown, dropout, over-voltage or EN shut down.
RT/CLK	5	ı	Resistor Timing and External Clock. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. If the pin is pulled above the PLL upper threshold, a mode change occurs and the pin becomes a synchronization input. The internal amplifier is disabled and the pin is a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is re-enabled and the mode returns to a resistor set function.
SS/TR	4	I/O	Slow-start and Tracking. An external capacitor connected to this pin sets the output rise time. Since the voltage on this pin overrides the internal reference, it can be used for tracking and sequencing.
VIN	2	Į	Input supply voltage, 3.5 V to 42 V.
VSENSE	7	ı	Inverting node of the transconductance (gm) error amplifier.
Thermal Pad	11	-	GND pin must be electrically connected to the exposed pad on the printed circuit board for proper operation.



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

Over operating temperature range (unless otherwise noted).

		MIN	MAX	UNIT	
	VIN	-0.3	47		
	EN ⁽²⁾	-0.3	5		
	BOOT		55		
lament violtama	VSENSE	-0.3	3	V	
Input voltage	COMP	-0.3	3	v	
	PWRGD	-0.3	6		
	SS/TR	-0.3	3		
	RT/CLK	-0.3	3.6		
Output voltage	PH-BOOT		8		
	PH	-0.6	47	V	
	PH, 10-ns Transient	-2	47		
Voltage Difference	PAD to GND		±200	mV	
	EN		100	μA	
	BOOT		100	mA	
Source current	VSENSE		10	μA	
	PH	Currer	Current Limit		
	RT/CLK		100	μΑ	
	VIN	Currer	nt Limit	Α	
Cink aurrant	COMP		100	μA	
Sink current	PWRGD		10	mA	
	SS/TR		200	μΑ	
Operating junction tem	perating junction temperature -40 150		150	°C	
Storage temperature		-65	150	°C	

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) See the Enable and Adjusting Undervoltage Lockout section of this data sheet for details.

6.2 ESD Ratings

			VALUE	UNIT
DRC pa	RC package (VSON)			
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD) Electrostatic discharge		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V
DGQ pa	ackage (MSOP)			
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible if necessary precautions are taken.

Submit Documentation Feedback

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible if necessary precautions are taken.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Supply input voltage range	3.5	42	V
Vo	Output voltage range	0.8	39	V

6.4 Thermal Information

		TPS54	TPS54140A		
	THERMAL METRIC ⁽¹⁾	DGQ (MSOP)	DRC (VSON)	UNIT	
		10 PINS	10 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance (standard board)	52.3	45.1	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	46.3	51.9	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	33	20.5	°C/W	
ΨЈТ	Junction-to-top characterization parameter	1.6	0.8	°C/W	
ΨЈВ	Junction-to-board characterization parameter	32.7	20.7	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	5.9	5.1	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TPS54140A



6.5 Electrical Characteristics

 $T_1 = -40$ °C to 150°C, VIN = 3.5 to 42 V (unless otherwise noted)

PΔ	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE		1201 COMBINION	.,,,,,,,		шдх	0.411
	· ,		2.5		42	V
	g input voltage		3.5		42	V
threshold		No voltage hysteresis, rising and falling		2.5		V
	n supply current	EN = 0 V, 25°C, 3.5 V ≤ VIN ≤ 42 V		1.3	4	
Operatin current	g : nonswitching supply	VSENSE = 0.83 V, VIN = 12 V, 25°C		116	136	μA
ENABLE AND UVLC	(EN PIN)					
Enable t	hreshold voltage	No voltage hysteresis, rising and falling	1.11	1.25	1.36	V
lanut ou	ront	Enable threshold +50 mV		-3.8		
Input cui	rent	Enable threshold –50 mV		-0.9		μA
Hysteres	sis current		1.91	2.95	3.99	μΑ
VOLTAGE REFEREI	NCE					
Valtana		T _J = 25°C	0.792	0.8	0.808	
voitage	reference		0.784	0.8	0.816	V
HIGH-SIDE MOSFET	Ī	,			L	
		VIN = 3.5 V, BOOT-PH = 3 V		300		
On-resis	tance	VIN = 12 V, BOOT-PH = 6 V		200	410	mΩ
ERROR AMPLIFIER						
Input cui	rrent			50		nA
Error am	plifier transconductance (g _M)	$\pm 2 \mu A < I_{(COMP)} < 2 \mu A, V_{(COMP)} = 1 V$		97		μS
Error am during sl	nplifier transconductance (g _M) ow start	$\pm 2 \ \mu \text{A} < \text{I}_{(\text{COMP})} < 2 \ \mu \text{A}, \ \text{V}_{(\text{COMP})} = 1 \ \text{V},$ VSENSE = 0.4 V		26		μS
Error am	plifier dc gain	VSENSE = 0.8 V		10000		V/V
Error am	plifier bandwidth			2700		kHz
Error am	plifier source/sink	V _(COMP) = 1 V, 100 mV overdrive		±7		μA
	switch current ductance			6		A/V
CURRENT LIMIT					l	
Current I	limit threshold	VIN = 12 V, T _J = 25°C	1.8	2.7		Α
THERMAL SHUTDO	WN	, ,				
	shutdown			182		°C
TIMING RESISTOR	AND EXTERNAL CLOCK (R	Γ/CLK PIN)				
	g Frequency Range using	,	100		2500	kHz
	g frequency	$R_T = 200 \text{ k}\Omega$	450	581	720	kHz
	g Frequency Range using	11 - 200 122	300		2200	kHz
	n CLK pulse width			40		ns
	high threshold			1.9	2.2	V
	low threshold		0.5	0.7		V
	falling edge to PH rising	Measured at 500 kHz with RT resistor in series	0.0	60		ns
PLL lock		Measured at 500 kHz		100		μs
SLOW START AND		modeling at 000 KHZ		100		μυ
Charge of	• • • • • • • • • • • • • • • • • • • •	V _{SS/TR} = 0.4 V		2		μA
	o-VSENSE matching			45		mV
		V _{SS/TR} = 0.4 V				
55/1R-10	o-reference crossover	98% nominal		1.0		V

Submit Documentation Feedback




Electrical Characteristics (continued)

 $T_J = -40$ °C to 150°C, VIN = 3.5 to 42 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	SS/TR discharge current (overload)	VSENSE = 0 V, V(SS/TR) = 0.4 V	112		μΑ
	SS/TR discharge voltage	VSENSE = 0 V	54		mV
POWER 0	GOOD (PWRGD PIN)	•			
	VSENSE threshold	VSENSE falling	92%		
		VSENSE rising	94%		
V_{VSENSE}		VSENSE rising	109%		
		VSENSE falling	107%		
	Hysteresis	VSENSE falling	2%		
	Output high leakage	VSENSE = VREF, V _(PWRGD) = 5.5 V, 25°C	10		nA
	On resistance	I _(PWRGD) = 3 mA, VSENSE < 0.79 V	50		Ω
	Minimum VIN for defined output	$V_{(PWRGD)} < 0.5 \text{ V}, I_{(PWRGD)} = 100 \mu\text{A}$	0.95	1.5	V

TEXAS INSTRUMENTS

6.6 Typical Characteristics





Typical Characteristics (continued)





Figure 12. SS/TR Charge Current vs Junction Temperature

TEXAS INSTRUMENTS


Typical Characteristics (continued)



Submit Documentation Feedback



Typical Characteristics (continued)



Copyright © 2012–2015, Texas Instruments Incorporated



7 Detailed Description

7.1 Overview

The TPS54140A device is a 42-V, 1.5-A, step-down (buck) regulator with an integrated high side n-channel MOSFET. To improve performance during line and load transients the device implements a constant frequency, current mode control which reduces output capacitance and simplifies external frequency compensation design. The wide switching frequency of 100 kHz to 2500 kHz allows for efficiency and size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground on the RT/CLK pin. The device has an internal phase lock loop (PLL) on the RT/CLK pin that is used to synchronize the power switch turn on to a falling edge of an external system clock.

The TPS54140A has a default start up voltage of approximately 2.5 V. The EN pin has an internal pull-up current source that can be used to adjust the input voltage under voltage lockout (UVLO) threshold with two external resistors. In addition, the pull up current provides a default condition. When the EN pin is floating the device will operate. The operating current is 116 μ A when not switching and under no load. When the device is disabled, the supply current is 1.3 μ A.

The integrated 200 m Ω high side MOSFET allows for high efficiency power supply designs capable of delivering 1.5 amperes of continuous current to a load. The TPS54140A reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high side MOSFET is supplied by a capacitor on the BOOT to PH pin. The boot capacitor voltage is monitored by an UVLO circuit and will turn the high side MOSFET off when the boot voltage falls below a preset threshold. The TPS54140A can operate at high duty cycles because of the boot UVLO. The output voltage can be stepped down to as low as the 0.8 V reference.

The TPS54140A has a power good comparator (PWRGD) which asserts when the regulated output voltage is less than 92% or greater than 109% of the nominal output voltage. The PWRGD pin is an open drain output which deasserts when the VSENSE pin voltage is between 94% and 107% of the nominal output voltage allowing the pin to transition high when a pull-up resistor is used.

The TPS54140A minimizes excessive output overvoltage (OV) transients by taking advantage of the OV power good comparator. When the OV comparator is activated, the high side MOSFET is turned off and masked from turning on until the output voltage is lower than 107%.


The SS/TR (slow start and tracking) pin is used to minimize inrush currents or provide power supply sequencing during power up. A small value capacitor should be coupled to the pin to adjust the slow start time. A resistor divider can be coupled to the pin for critical power supply sequencing requirements. The SS/TR pin is discharged before the output powers up. This discharging ensures a repeatable restart after an over-temperature fault, UVLO fault or a disabled condition.

The TPS54140A, also, discharges the slow start capacitor during overload conditions with an overload recovery circuit. The overload recovery circuit will slow start the output from the fault voltage to the nominal regulation voltage once a fault condition is removed. A frequency foldback circuit reduces the switching frequency during startup and overcurrent fault conditions to help control the inductor current.

Product Folder Links: TPS54140A



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Fixed Frequency PWM Control

The TPS54140A uses an adjustable fixed frequency, peak current mode control. The output voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turn on of the high side power switch. The error amplifier output is compared to the high side power switch current. When the power switch current reaches the COMP voltage level the power switch is turned off. The COMP pin voltage will increase and decrease as the output current increases and decreases. The device implements a current limit by clamping the COMP pin voltage to a maximum level. The Eco-modeTM is implemented with a minimum clamp on the COMP pin.

7.3.2 Slope Compensation Output Current

The TPS54140A adds a compensating ramp to the switch current signal. This slope compensation prevents sub-harmonic oscillations. The available peak inductor current remains constant over the full duty cycle range.

7.3.3 Pulse Skip Eco-mode

The TPS54140A enters the pulse skip mode when the voltage on the COMP pin is the minimum clamp value. The TPS54140A operates in a pulse skip mode at light load currents to improve efficiency. The peak switch current during the pulse skip mode will be the greater value of 50mA or the peak inductor current that is a function of the minimum on time, input voltage, output voltage and inductance value. When the load current is low and the output voltage is within regulation the device will enter a sleep mode and draw only 116 µA input

Copyright © 2012–2015, Texas Instruments Incorporated

Feature Description (continued)

quiescent current. While the device is in sleep mode the output power is delivered by the output capacitor. As the load current decreases, the time the output capacitor supplies the load current increases and the switching frequency decreases reducing gate drive and switching losses. As the output voltage drops, the TPS54140A wakes up from the sleep mode and the power switch turns on to recharge the output capacitor, see Figure 25. The internal PLL remains operating when in sleep mode. When operating at light load currents in the pulse skip mode the switching transitions occur synchronously with the external clock signal.




Figure 25. Pulse Skip Mode Operation

7.3.4 Bootstrap Voltage (BOOT)

The TPS54140A has an integrated boot regulator and requires a small ceramic capacitor between the BOOT and PH pin to provide the gate drive voltage for the high side MOSFET. The value of the ceramic capacitor should be 0.1 μ F. A ceramic capacitor with an X7R or X5R grade dielectric is recommended because of the stable characteristics over temperature and voltage. To improve drop out, the TPS54140A is designed to operate at 100% duty cycle as long as the BOOT to PH pin voltage is greater than 2.1 V. When the voltage from BOOT to PH drops below 2.1 V, the high side MOSFET is turned off using an UVLO circuit allowing for the low side diode to conduct which allows refreshing of the BOOT capacitor. Since the supply current sourced from the BOOT capacitor is low, the high side MOSFET can remain on for more switching cycles than it refreshes, thus, the effective duty cycle limitation that is attributed to the boot regulator system is high.

7.3.5 Low Dropout Operation

The duty cycle during dropout of the regulator will be mainly determined by the voltage drops across the power MOSFET, inductor, low side diode and printed circuit board resistance. During operating conditions in which the input voltage drops, the high side MOSFET can remain on for 100% of the duty cycle to maintain output regulation or until the BOOT to PH voltage falls below 2.1 V.


Once the high side is off, the low side diode will conduct and the BOOT capacitor will be recharged. During this boot capacitor recharge time, the inductor current will ramp down until the high side MOSFET turns on. The recharge time is longer than the typical high side off time of previous switching cycles, and thus, the inductor current ripple is larger resulting in more ripple voltage on the output. The recharge time is a function of the input voltage, boot capacitor value, and the impedance of the internal boot recharge diode.




Feature Description (continued)

Attention needs to be taken in maximum duty cycle applications which experience extended time periods without a load current. When the voltage across the BOOT capacitors falls below the 2.1-V threshold in applications that have a difference in the input voltage and output voltage that is less than 3 V, the high side MOSFET will be turned off but there is not enough current in the inductor to pull the PH pin down to recharge the boot capacitor. The regulator will not switch because the boot capacitor is less than 2.1 V and the output capacitor will decay until the difference in the input voltage and output voltage is 2.1 V. At this time the boot under voltage lockout is exceeded and the device will switch until the desired output voltage is reached.

The start and stop voltages are shown in Figure 26 and Figure 27 for 3.3-V and 5-V applications. The voltages are plotted versus the load current. The start voltage is defined as the input voltage needed to regulate within 1%. The stop voltage is defined as the input voltage at which the output drops by 5% or stops switching.





7.3.6 Error Amplifier

The TPS54140A has a transconductance amplifier for the error amplifier. The error amplifier compares the VSENSE voltage to the lower of the SS/TR pin voltage or the internal 0.8 V voltage reference. The transconductance (gm) of the error amplifier is 97 μ A/V during normal operation. During the slow start operation, the transconductance is a fraction of the normal operating gm. When the voltage of the VSENSE pin is below 0.8 V and the device is regulating using the SS/TR voltage, the gm is 25 μ A/V.

The frequency compensation components (capacitor, series resistor and capacitor) are added to the COMP pin to ground.

7.3.7 Voltage Reference

The voltage reference system produces a precise $\pm 2\%$ voltage reference over temperature by scaling the output of a temperature stable bandgap circuit.

7.3.8 Overload Recovery Circuit

The TPS54140A has an overload recovery (OLR) circuit. The OLR circuit will slow start the output from the overload voltage to the nominal regulation voltage once the fault condition is removed. The OLR circuit will discharge the SS/TR pin to a voltage slightly greater than the VSENSE pin voltage using an internal pull down of 100 µA when the error amplifier is changed to a high voltage from a fault condition. When the fault condition is removed, the output will slow start from the fault voltage to nominal output voltage.

Product Folder Links: TPS54140A

porated Submit Documentation Feedback



Feature Description (continued)

7.3.9 Overcurrent Protection and Frequency Shift

The TPS54140A implements current mode control which uses the COMP pin voltage to turn off the high side MOSFET on a cycle by cycle basis. Each cycle the switch current and COMP pin voltage are compared, when the peak switch current intersects the COMP voltage, the high side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier will respond by driving the COMP pin high, increasing the switch current. The error amplifier output is clamped internally, which functions as a switch current limit.

To increase the maximum operating switching frequency at high input voltages the TPS54140A implements a frequency shift. The switching frequency is divided by 8, 4, 2, and 1 as the voltage ramps from 0 to 0.8 volts on VSENSE pin.

The device implements a digital frequency shift to enable synchronizing to an external clock during normal startup and fault conditions. Since the device can only divide the switching frequency by 8, there is a maximum input voltage limit in which the device operates and still have frequency shift protection.

During short-circuit events (particularly with high input voltage applications), the control loop has a finite minimum controllable on time and the output has a very low voltage. During the switch on time, the inductor current ramps to the peak current limit because of the high input voltage and minimum on time. During the switch off time, the inductor would normally not have enough off time and output voltage for the inductor to ramp down by the ramp up amount. The frequency shift effectively increases the off time allowing the current to ramp down.

7.3.10 Power Good (PWRGD Pin)

The PWRGD pin is an open drain output. Once the VSENSE pin is between 94% and 107% of the internal voltage reference the PWRGD pin is de-asserted and the pin floats. It is recommended to use a pullup resistor between the values of 10 and $100k\Omega$ to a voltage source that is 5.5 V or less. The PWRGD is in a defined state once the VIN input voltage is greater than 1.5 V but with reduced current sinking capability. The PWRGD will achieve full current sinking capability as VIN input voltage approaches 3 V.

The PWRGD pin is pulled low when the VSENSE is lower than 92% or greater than 109% of the nominal internal reference voltage. Also, the PWRGD is pulled low, if the UVLO or thermal shutdown are asserted or the EN pin pulled low.

7.3.11 Overvoltage Transient Protection

The TPS54140A incorporates an overvoltage transient protection (OVTP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients on power supply designs with low value output capacitance. For example, when the power supply output is overloaded the error amplifier compares the actual output voltage to the internal reference voltage. If the VSENSE pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier will respond by clamping the error amplifier output to a high voltage. Thus, requesting the maximum output current. Once the condition is removed, the regulator output rises and the error amplifier output transitions to the steady state duty cycle. In some applications, the power supply output voltage can respond faster than the error amplifier output can respond, this actuality leads to the possibility of an output overshoot. The OVTP feature minimizes the output overshoot, when using a low value output capacitor, by implementing a circuit to compare the VSENSE pin voltage to OVTP threshold which is 109% of the internal voltage reference. If the VSENSE pin voltage is greater than the OVTP threshold, the high side MOSFET is disabled preventing current from flowing to the output and minimizing output overshoot. When the VSENSE voltage drops lower than the OVTP threshold, the high side MOSFET is allowed to turn on at the next clock cycle.

7.3.12 Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 182°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal trip threshold. Once the die temperature decreases below 182°C, the device reinitiates the power up sequence by discharging the SS/TR pin.

Product Folder Links: TPS54140A



7.4 Device Functional Modes

7.4.1 Operation with VIN < 3.5 V (Minimum V_{IN})

The device is recommended to operate with input voltages above 3.5 V. The typical VIN UVLO threshold is 2.5 V and the device may operate at input voltages down to the UVLO voltage. At input voltages below the actual UVLO voltage, the device will not switch. The PWRGD output will be controlled once VIN is above 1.5 V maximum. If EN is externally pulled up to VIN or left floating, when VIN passes the UVLO threshold the device will become active. Switching is enabled the soft start sequence is initiated. The TPS54140 will start at the soft start time determined by the external soft start capacitor at the SS/TR pin.

7.4.2 Operation with EN Control

Copyright © 2012-2015, Texas Instruments Incorporated

The enable threshold voltage is 1.25 V typical. With EN held below that voltage the device is disabled and switching is inhibited even if VIN is above its UVLO threshold. The IC quiescent current is reduced in this state. If the EN voltage is increased above the threshold while VIN is above its UVLO threshold, the device becomes active. Switching is enabled, and the soft start sequence is initiated. The TPS54140 will start at the soft start time determined by the external slow start capacitor at the SS/TR pin.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS54140A is a 42-V, 1.5-A, step-down regulator with an integrated high-side MOSFET. This device is typically used to convert a higher DC voltage to a lower DC voltage with a maximum available output current of 1.5 A. Example applications are 12-V, 24-V and 48-V Industrial, Automotive and Commercial power systems. Use the following design procedure to select component values for the TPS54140A. This procedure illustrates the design of a high-frequency switching regulator. The Excel® spreadsheet (SLVC432) located on the product page can help on all calculations. Alternatively, use the WEBENCH software to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design.

8.1.1 Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output node to the VSENSE pin. It is recommended to use 1% tolerance or better divider resistors. Start with a 10 k Ω for the R2 resistor and use the Equation 1 to calculate R1. To improve efficiency at light loads consider using larger value resistors. If the values are too high the regulator will be more susceptible to noise and voltage errors from the VSENSE input current will be noticeable

$$R1 = R2 \times \left(\frac{\left(V_{OUT} - 0.8 V\right)}{0.8 V}\right)$$
(1)

8.1.2 Enable and Adjusting Undervoltage Lockout

The TPS54140A is disabled when the VIN pin voltage falls below 2.5 V. If an application requires a higher undervoltage lockout (UVLO), use the EN pin as shown in Figure 28 to adjust the input voltage UVLO by using the two external resistors. Though it is not necessary to use the UVLO adjust registers, for operation providing a consistent power up behavior is recommended. The EN pin has an internal pull-up current source, I1, of 0.9 μ A that provides the default condition of the TPS54140A operating when the EN pin floats. Once the EN pin voltage exceeds 1.25 V, an additional 2.9 μ A of hysteresis, lhys, is added. This additional current facilitates input voltage hysteresis. Use Equation 2 to set the external hysteresis for the input voltage. Use Equation 3 to set the input start voltage.




Figure 28. Adjustable Undervoltage Lockout (UVLO)

$$R1 = \frac{V_{START} - V_{STOP}}{I_{HYS}}$$

(2)



$$R2 = \frac{V_{ENA}}{\frac{V_{START} - V_{ENA}}{R1} + l_1}$$
(3)

Another technique to add input voltage hysteresis is shown in Figure 29. This method may be used, if the resistance values are high from the previous method and a wider voltage hysteresis is needed. The resistor R3 sources additional hysteresis current into the EN pin.




Figure 29. Adding Additional Hysteresis

$$R1 = \frac{\frac{v_{START} - v_{STOP}}{V_{HYS} + \frac{V_{OUT}}{R3}}}{I_{HYS} + \frac{V_{ENA}}{R3}}$$

$$R2 = \frac{\frac{v_{ENA}}{v_{START} - v_{ENA}}}{R1 + I_1 - \frac{v_{ENA}}{R3}}$$
(5)

Do not place a low-impedance voltage source with greater than 5 V directly on the EN pin. Do not place a capacitor directly on the EN pin if $V_{EN} > 5$ V when using a voltage divider to adjust the start and stop voltage. The node voltage, (see Figure 30) must remain equal to or less than 5.8 V. The zener diode can sink up to 100 μ A. The EN pin voltage can be greater than 5 V if the V_{IN} voltage source has a high impedance and does not source more than 100 μ A into the EN pin.

Copyright © 2012–2015, Texas Instruments Incorporated






Figure 30. Node Voltage

8.1.3 Slow Start/Tracking Pin (SS/TR)

The TPS54140A effectively uses the lower voltage of the internal voltage reference or the SS/TR pin voltage as the power-supply's reference voltage and regulates the output accordingly. A capacitor on the SS/TR pin to ground implements a slow start time. The TPS54140A has an internal pull-up current source of 2 μ A that charges the external slow start capacitor. The calculations for the slow start time (10% to 90%) are shown in Equation 6. The voltage reference (V_{REF}) is 0.8 V and the slow start current (I_{SS}) is 2 μ A. The slow start capacitor should remain lower than 0.47 μ F and greater than 0.4 7nF.

$$C_{SS}(nF) = \frac{t_{SS}(ms) \times I_{SS}(\mu A)}{V_{REF}(V) \times 0.8}$$
(6)

At power up, the TPS54140A will not start switching until the slow start pin is discharged to less than 40 mV to ensure a proper power up, see Figure 31.

Also, during normal operation, the TPS54140A stops switching and the SS/TR must be discharged to 40 mV when the voltage at the VIN pin is below the VIN UVLO, EN pin pulled below 1.25 V, or a thermal shutdown event occurs.

The VSENSE voltage will follow the SS/TR pin voltage with a 45-mV offset up to 85% of the internal voltage reference. When the SS/TR voltage is greater than 85% on the internal reference voltage the offset increases as the effective system reference transitions from the SS/TR voltage to the internal voltage reference (see Figure 23). The SS/TR voltage will ramp linearly until clamped at 1.7 V.






Figure 31. Operation of SS/TR Pin when Starting

8.1.4 Constant Switching Frequency and Timing Resistor (RT/CLK Pin)

The switching frequency of the TPS54140A is adjustable over a wide range from approximately 100 kHz to 2500 kHz by placing a resistor on the RT/CLK pin. The RT/CLK pin voltage is typically 0.5 V and must have a resistor to ground to set the switching frequency. To determine the timing resistance for a given switching frequency, use Equation 7 or the curves in Figure 32 or Figure 33. To reduce the solution size one would typically set the switching frequency as high as possible, but tradeoffs of the supply efficiency, maximum input voltage and minimum controllable on time should be considered.


The minimum controllable on time is typically 130 ns and limits the maximum operating input voltage.

The maximum switching frequency is also limited by the frequency shift circuit. More discussion on the details of the maximum switching frequency is located below.

$$R_{RT} (k\Omega) = \frac{206033}{f_{SW} (kHz)^{1.0888}}$$
(7)

TEXAS INSTRUMENTS

Application Information (continued)



8.1.5 Selecting the Switching Frequency

The switching frequency that is selected should be the lower value of the two equations, Equation 8 and Equation 9. Equation 8 is the maximum switching frequency limitation set by the minimum controllable on time. Setting the switching frequency above this value will cause the regulator to skip switching pulses.

Equation 9 is the maximum switching frequency limit set by the frequency shift protection. To have adequate output short circuit protection at high input voltages, the switching frequency should be set to be less than the fsw(maxshift) frequency. In Equation 9, to calculate the maximum switching frequency one must take into account that the output voltage decreases from the nominal voltage to 0 volts, the fdiv integer increases from 1 to 8 corresponding to the frequency shift.

In Figure 34, the solid line illustrates a typical safe operating area regarding frequency shift and assumes the output voltage is zero volts, and the resistance of the inductor is 0.1 Ω , FET on resistance of 0.2 Ω and the diode voltage drop is 0.5 V. The dashed line is the maximum switching frequency to avoid pulse skipping. Enter these equations in a spreadsheet or other software or use the SwitcherPro design software to determine the switching frequency.

$$f_{SW(max\,skip)} = \frac{1}{t_{ON}} \times \left(\frac{I_{L} \times R_{dc} + V_{OUT} + V_{d}}{V_{IN} - I_{L} \times R_{DS(on)} + V_{d}} \right)$$

$$f_{SWshift} = \frac{f_{DIV}}{t_{ON}} \times \left(\frac{I_{L} \times R_{dc} + V_{OUT(sc)} + V_{d}}{V_{IN} - I_{L} \times R_{DS(on)} + V_{d}} \right)$$
(9)

I_L inductor current Rdc inductor resistance

V_{IN} maximum input voltage

V_{OUT} output voltage

V_{OUTSC} output voltage during short

 $\begin{array}{ll} \text{Vc} & \text{diode voltage drop} \\ \text{R}_{\text{DS(on)}} & \text{switch on resistance} \end{array}$

t_{ON(min)} minimum controllable on time

 f_{DIV} frequency divide equals (1, 2, 4, or 8)






Figure 34. Maximum Switching Frequency vs. Input Voltage

8.1.6 How to Interface to RT/CLK Pin

The RT/CLK pin can be used to synchronize the regulator to an external system clock. To implement the synchronization feature connect a square wave to the RT/CLK pin through the circuit network shown in Figure 35. The square wave amplitude must transition lower than 0.5 V and higher than 2.2 V on the RT/CLK pin and have an on time greater than 40 ns and an off time greater than 40 ns. The synchronization frequency range is 300 kHz to 2200 kHz. The rising edge of the PH will be synchronized to the falling edge of RT/CLK pin signal. The external synchronization circuit should be designed in such a way that the device will have the default frequency set resistor connected from the RT/CLK pin to ground should the synchronization signal turn off. It is recommended to use a frequency set resistor connected as shown in Figure 35 through a 50Ω resistor to ground. The resistor should set the switching frequency close to the external CLK frequency. It is recommended to ac couple the synchronization signal through a 10 pF ceramic capacitor to RT/CLK pin and a 4kΩ series resistor. The series resistor reduces PH jitter in heavy load applications when synchronizing to an external clock and in applications which transition from synchronizing to RT mode. The first time the CLK is pulled above the CLK threshold the device switches from the RT resistor frequency to PLL mode. The internal 0.5V voltage source is removed and the CLK pin becomes high impedance as the PLL starts to lock onto the external signal. Since there is a PLL on the regulator the switching frequency can be higher or lower than the frequency set with the external resistor. The device transitions from the resistor mode to the PLL mode and then will increase or decrease the switching frequency until the PLL locks onto the CLK frequency within 100 microseconds.

When the device transitions from the PLL to resistor mode the switching frequency will slow down from the CLK frequency to 150 kHz, then reapply the 0.5 V voltage and the resistor will then set the switching frequency. The switching frequency is divided by 8, 4, 2, and 1 as the voltage ramps from 0 to 0.8 volts on VSENSE pin. The device implements a digital frequency shift to enable synchronizing to an external clock during normal startup and fault conditions. Figure 36, Figure 37 and Figure 38 show the device synchronized to an external system clock in continuous conduction mode (ccm) discontinuous conduction (dcm) and pulse skip mode (psm).





Figure 35. Synchronizing to a System Clock

TEXAS INSTRUMENTS

Application Information (continued)





8.2 Typical Application




Figure 39. High Frequency, 3.3V Output Power Supply Design with Adjusted UVLO

8.2.1 Design Requirements

This example details the design of a high frequency switching regulator design using ceramic output capacitors. A few parameters must be known in order to start the design process. These parameters are typically determined at the system level. For this example, we will start with the following known parameters:

DESIGN PARAMETER	EXAMPLE VALUE	
Output Voltage	3.3 V	
Transient Response 0 to 1.5-A load step	ΔVout = 4%	
Maximum Output Current	1.5 A	
Input Voltage	12 V nom. 8V to 18V	
Output Voltage Ripple	< 33 mV _{pp}	
Start Input Voltage (rising VIN)	7.7 V	
Stop Input Voltage (falling VIN)	6.7 V	

Table 1. Design Parameters

8.2.2 Detailed Design Procedure

8.2.2.1 Selecting the Switching Frequency

The first step is to decide on a switching frequency for the regulator. Typically, the user will want to choose the highest switching frequency possible since this will produce the smallest solution size. The high switching frequency allows for lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. The switching frequency that can be selected is limited by the minimum on-time of the internal power switch, the input voltage and the output voltage and the frequency shift limitation.

Equation 8 and Equation 9 must be used to find the maximum switching frequency for the regulator, choose the lower value of the two equations. Switching frequencies higher than these values will result in pulse skipping or the lack of overcurrent protection during a short circuit.

The typical minimum on time, t_{onmin} , is 130 ns for the TPS54140A. For this example, the output voltage is 3.3 V and the maximum input voltage is 18 V, which allows for a maximum switch frequency up to 1600 kHz when including the inductor resistance, on resistance and diode voltage in Equation 8. To ensure overcurrent runaway is not a concern during short circuits in your design use Equation 9 or the solid curve in Figure 34 to determine the maximum switching frequency. With an maximum input voltage of 20 V, assuming a diode voltage of 0.5V, inductor resistance of 100 m Ω , switch resistance of 200 m Ω , an output current of 2.8 A, the maximum switching frequency is approximately 1600kHz.

Copyright © 2012–2015, Texas Instruments Incorporated

Submit Documentation Feedback



Choosing the lower of the two values and adding some margin a switching frequency of 1200kHz is used. To determine the timing resistance for a given switching frequency, use Equation 7 or the curve in Figure 32.

The switching frequency is set by resistor R_t shown in Figure 39.

8.2.2.2 Output Inductor Selection (L_{\odot})

To calculate the minimum value of the output inductor, use Equation 10.

K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current.

The inductor ripple current will be filtered by the output capacitor. Therefore, choosing high inductor ripple currents will impact the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however, the following guidelines may be used.

For designs using low ESR output capacitors such as ceramics, a value as high as $K_{IND} = 0.3$ may be used. When using higher ESR output capacitors, $K_{IND} = 0.2$ yields better results. Since the inductor ripple current is part of the PWM control system, the inductor ripple current should always be greater than 100 mA for dependable operation. In a wide input voltage regulator, it is best to choose an inductor ripple current on the larger side. This allows the inductor to still have a measurable ripple current with the input voltage at its minimum.

For this design example, use K_{IND} = 0.2 and the minimum inductor value is calculated to be 7.6 μ H. For this design, a nearest standard value was chosen: 10 µH. For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from Equation 12 and Equation 13.

For this design, the RMS inductor current is 1.506 A and the peak inductor current is 1.62 A. The chosen inductor is a MSS6132-103. It has a saturation current rating of 1.64 A and an RMS current rating of 1.9 A.

As the equation set demonstrates, lower ripple currents will reduce the output voltage ripple of the regulator but will require a larger value of inductance. Selecting higher ripple currents will increase the output voltage ripple of the regulator but allow for a lower inductance value.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

$$L_{O(min)} = \frac{V_{IN(max)} - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN(max)} \times f_{SW}}$$
(10)

$$I_{RIPPLE} = \frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{V_{IN(max)} \times L_{O} \times f_{SW}}$$
(11)

$$I_{L(rms)} = \sqrt{\left(I_{OUT}\right)^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times \left(V_{IN(max)} - V_{OUT}\right)}{V_{IN(max)} \times L_O \times f_{SW}}\right)^2}$$
(12)

$$I_{L(peak)} = I_{OUT} + \frac{I_{RIPPLE}}{2}$$
(13)

8.2.2.3 Output Capacitor

Submit Documentation Feedback

There are three primary considerations for selecting the value of the output capacitor. The output capacitor will determine the modulator pole, the output voltage ripple, and how the regulators responds to a large change in load current. The output capacitance needs to be selected based on the more stringent of these three criteria.

Product Folder Links: TPS54140A



The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator can not. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator also will temporarily not be able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as transitioning from no load to a full load. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 14 shows the minimum output capacitance necessary to accomplish this.

Where Δ lout is the change in output current, fsw is the regulators switching frequency and Δ Vout is the allowable change in the output voltage. For this example, the transient load response is specified as a 4% change in Vout for a load step from 0Å (no load) to 1.5 Å (full load). For this example, Δlout = 1.5-0 = 1.5 Å and Δ Vout = 0.04 x 3.3 = 0.132 V. Using these numbers gives a minimum capacitance of 18.9 μ F. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation. Aluminum electrolytic and tantalum capacitors have higher ESR that should be taken into account.

The catch diode of the regulator can not sink current so any stored energy in the inductor will produce an output voltage overshoot when the load current rapidly decreases, see Figure 40. The output capacitor must also be sized to absorb energy stored in the inductor when transitioning from a high load current to a lower load current. The excess energy that gets stored in the output capacitor will increase the voltage on the capacitor. The capacitor must be sized to maintain the desired output voltage during these transient periods. Equation 15 is used to calculate the minimum capacitance to keep the output voltage overshoot to a desired value. Where L is the value of the inductor, I_{OH} is the output current under heavy load, I_{OI} is the output under light load, V_f is the final peak output voltage, and Vi is the initial capacitor voltage. For this example, the worst case load step will be from 1.5 A to 0 A. The output voltage will increase during this load transition and the stated maximum in our specification is 4% of the output voltage. This will make $V_f = 1.04 \times 3.3 = 3.432$. Vi is the initial capacitor voltage which is the nominal output voltage of 3.3 V. Using these numbers in Equation 15 yields a minimum capacitance of 25.3 µF.

Equation 16 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where fsw is the switching frequency, Voripple is the maximum allowable output voltage ripple, and Iripple is the inductor ripple current. Equation 17 yields 0.7 µF.

Equation 17 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 17 indicates the ESR should be less than $144m\Omega$.

The most stringent criteria for the output capacitor is 25.3 µF of capacitance to keep the output voltage in regulation during an unload transient.

Additional capacitance de-ratings for aging, temperature and dc bias should be factored in which will increase this minimum value. For this example, a 47 μF 6.3V X7R ceramic capacitor with 5 mΩ of ESR will be used.

Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the Root Mean Square (RMS) value of the maximum ripple current. Equation 18 can be used to calculate the RMS ripple current the output capacitor needs to support. For this application, Equation 18 yields 66mA.

$$C_{OUT} > \frac{2 \times \Delta I_{OUT}}{f_{SW} \times \Delta V_{OUT}}$$
(14)

$$C_{OUT} > L_{O} \times \frac{\left((l_{OH})^2 - (l_{OL})^2 \right)}{\left((V_f)^2 - (V_i)^2 \right)}$$

$$C_{OUT} > \frac{1}{8 \times f_{SW}} \times \frac{1}{\left(\frac{V_{OUT(ripple)}}{V_{OUT(ripple)}} \right)}$$
(15)

$$C_{OUT} > \frac{1}{8 \times f_{SW}} \times \frac{1}{\left(\frac{V_{OUT(ripple)}}{I_{RIPPLE}}\right)}$$

(16)



$$R_{ESR} = \frac{V_{OUT(ripple)}}{I_{RIPPLE}}$$
(17)

$$I_{COUT(rms)} = \frac{V_{OUT} \times \left(V_{IN(max)} - V_{OUT}\right)}{\sqrt{12} \times V_{IN(max)} \times L_{O} \times f_{SW}}$$
(18)

8.2.2.4 Catch Diode

The TPS54140A requires an external catch diode between the PH pin and GND. The selected diode must have a reverse voltage rating equal to or greater than Vinmax. The peak current rating of the diode must be greater than the maximum inductor current. The diode should also have a low forward voltage. Schottky diodes are typically a good choice for the catch diode due to their low forward voltage. The lower the forward voltage of the diode, the higher the efficiency of the regulator will be.

Typically, the higher the voltage and current ratings the diode has, the higher the forward voltage will be. Since the design example has an input voltage up to 18 V, a diode with a minimum of 20 V reverse voltage will be selected.

For the example design, the B220A Schottky diode is selected for its lower forward voltage and it comes in a larger package size which has good thermal characteristics over small devices. The typical forward voltage of the B220A is 0.50 volts.

The diode must also be selected with an appropriate power rating. The diode conducts the output current during the off-time of the internal power switch. The off-time of the internal switch is a function of the maximum input voltage, the output voltage, and the switching frequency. The output current during the off-time is multiplied by the forward voltage of the diode which equals the conduction losses of the diode. At higher switch frequencies, the ac losses of the diode need to be taken into account. The ac losses of the diode are due to the charging and discharging of the junction capacitance and reverse recovery. Equation 19 is used to calculate the total power dissipation, conduction losses plus ac losses, of the diode.

The B220A has a junction capacitance of 120 pF. Using Equation 19, the selected diode will dissipate 0.632 Watts. This power dissipation, depending on mounting techniques, should produce a 16°C temperature rise in the diode when the input voltage is 18V and the load current is 1.5 A.

If the power supply spends a significant amount of time at light load currents or in sleep mode consider using a diode which has a low leakage current and slightly higher forward voltage drop.

$$P_{D} = \frac{\left(V_{IN(max)} - V_{OUT}\right) \times I_{OUT} \times Vfd}{V_{IN(max)}} + \frac{C_{j} \times f_{SW} \times \left(V_{IN} + Vfd\right)^{2}}{2}$$
(19)

8.2.2.5 Input Capacitor

The TPS54140A requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 3 μ F of effective capacitance and in some applications a bulk capacitance. The effective capacitance includes any dc bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS54140A. The input ripple current can be calculated using Equation 20.

The value of a ceramic capacitor varies significantly over temperature and the amount of dc bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the dc bias taken into account. The capacitance value of a capacitor decreases as the dc bias across a capacitor increases.



For this example design, a ceramic capacitor with at least a 20 V voltage rating is required to support the maximum input voltage. Common standard ceramic capacitor voltage ratings include 4 V, 6.3 V, 10 V, 16V, 25 V, 50 V or 100V so a 25 V capacitor should be selected. For this example, two 2.2 μ F, 25 V capacitors in parallel have been selected. Table 2 shows a selection of high voltage capacitors. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 21. Using the design example values, loutmax = 1.5 A, Cin = 4.4 μ F, fsw = 1200 kHz, yields an input voltage ripple of 71 mV and a rms input ripple current of 0.701 A.

$$I_{CI(rms)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}} \times \frac{\left(V_{IN(min)} - V_{OUT}\right)}{V_{IN(min)}}}$$

$$\Delta V_{IN} = \frac{I_{OUT(max)} \times 0.25}{C_{IN} \times f_{SW}}$$
(21)

Table 2. Capacitor Types

VENDOR	VALUE (μF)	EIA Size	VOLTAGE	DIALECTRIC	COMMENTS
	1.0 to 2.2	1010	100 V		CDM22 parion
Murata	1.0 to 4.7	1210	50 V		GRM32 series
Murata	1.0	4000	100 V		CDM24 assiss
	1.0 to 2.2	1206	50 V		GRM31 series
	1.0 10 1.8	2000	50 V		
Viahav	1.0 to 1.2	2220	100 V	X7R	VJ X7R series
Vishay	1.0 to 3.9	2225	50 V		VJ A/R Selles
	1.0 to 1.8	2225	100 V		
	1.0 to 2.2	1812	100 V		C C4522
TDK	1.5 to 6.8		50 V		C series C4532
TDK	1.0. to 2.2	1210	100 V		C series C3225
	1.0 to 3.3	1210	50 V		C selles C3225
	1.0 to 4.7	1210	50 V		
A \ /\/	1.0	1210	100 V		VZD dialoctric corice
AVX	1.0 to 4.7	4040	50 V		X7R dielectric series
	1.0 to 2.2	1812	100 V		

8.2.2.6 Slow Start Capacitor

The slow start capacitor determines the minimum amount of time it will take for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is very large and would require large amounts of current to charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may make the TPS54140A reach the current limit or excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage slew rate solves both of these problems.

The slow start time must be long enough to allow the regulator to charge the output capacitor up to the output voltage without drawing excessive current. Equation 22 can be used to find the minimum slow start time, tss, necessary to charge the output capacitor, Cout, from 10% to 90% of the output voltage, Vout, with an average slow start current of Issavg. In the example, to charge the 47 μ F output capacitor up to 3.3 V while only allowing the average input current to be 0.125 A would require a 1 ms slow start time.

Once the slow start time is known, the slow start capacitor value can be calculated using Equation 6. For the example circuit, the slow start time is not too critical since the output capacitor value is 47 μ F which does not require much current to charge to 3.3 V. The example circuit has the slow start time set to an arbitrary value of 1ms which requires a 3.3 nF capacitor.

$$t_{SS} > \frac{C_{OUT} \times V_{OUT} \times 0.8}{I_{SS(avg)}}$$
(22)



8.2.2.7 Bootstrap Capacitor Selection

A 0.1-µF ceramic capacitor must be connected between the BOOT and PH pins for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have a 10-V or higher voltage rating.

8.2.2.8 Undervoltage Lock Out Set Point

The Under Voltage Lock Out (UVLO) can be adjusted using an external voltage divider on the EN pin of the TPS54140A. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 7.7 V (enabled). After the regulator starts switching, it should continue to do so until the input voltage falls below 6.7 V (UVLO stop).

The programmable UVLO and enable voltages are set using a resistor divider between Vin and ground to the EN pin. Equation 2 through Equation 3 can be used to calculate the resistance values necessary. For the example application, a 332 k Ω between Vin and EN and a 61.9 k Ω between EN and ground are required to produce the 7.7 and 6.7 volt start and stop voltages.

8.2.2.9 Output Voltage and Feedback Resistors Selection

For the example design, $10.0~k\Omega$ was selected for R2. Using Equation 1, R1 is calculated as $31.25~k\Omega$. The nearest standard 1% resistor is $31.6~k\Omega$. Due to current leakage of the VSENSE pin, the current flowing through the feedback network should be greater than 1 μ A in order to maintain the output voltage accuracy. This requirement makes the maximum value of R2 equal to $800~k\Omega$. Choosing higher resistor values will decrease quiescent current and improve efficiency at low output currents but may introduce noise immunity problems.

8.2.2.10 Compensation

There are several industry techniques used to compensate DC/DC regulators. The method presented here yields high phase margins. For most conditions, the regulator will have a phase margin between 60 and 90 degrees. The method presented here ignores the effects of the slope compensation that is internal to the TPS54140A. Since the slope compensation is ignored, the actual cross over frequency is usually lower than the cross over frequency used in the calculations.

Use SwitcherPro software for a more accurate design.

The uncompensated regulator will have a dominant pole, typically located between 300 Hz and 3 kHz, due to the output capacitor and load resistance and a pole due to the error amplifier. One zero exists due to the output capacitor and the ESR. The zero frequency is higher than either of the two poles.

If left uncompensated, the double pole created by the error amplifier and the modulator would lead to an unstable regulator. To stabilize the regulator, one pole must be canceled out. One design approach is to locate a compensating zero at the modulator pole. Then select a cross over frequency that is higher than the modulator pole. The gain of the error amplifier can be calculated to achieve the desired cross over frequency. The capacitor used to create the compensation zero along with the output impedance of the error amplifier form a low frequency pole to provide a minus one slope through the cross over frequency. Then a compensating pole is added to cancel the zero due to the output capacitors ESR. If the ESR zero resides at a frequency higher than the switching frequency then it can be ignored.

To compensate the TPS54140A using this method, first calculate the modulator pole and zero using the following equations:

$$f_{P(\text{mod})} = \frac{I_{\text{OUT}(\text{max})}}{2 \times \pi \times V_{\text{OUT}} \times C_{\text{OUT}}}$$

where

- I_{OUT(max)} is the maximum output current
- C_{OUT} is the output capacitance
- V_{OUT} is the nominal output voltage (23)

$$f_{Z(mod)} = \frac{1}{2 \times \pi \times R_{ESR} \times C_{OUT}}$$
(24)



For the example design, the modulator pole is located at 1.5 kHz and the ESR zero is located at 338 kHz.

Next, the designer needs to select a crossover frequency which will determine the bandwidth of the control loop. The cross over frequency must be located at a frequency at least five times higher than the modulator pole. The cross over frequency must also be selected so that the available gain of the error amplifier at the cross over frequency is high enough to allow for proper compensation.

Equation 29 is used to calculate the maximum cross over frequency when the ESR zero is located at a frequency that is higher than the desired cross over frequency. This will usually be the case for ceramic or low ESR tantalum capacitors. Aluminum Electrolytic and Tantalum capacitors will typically produce a modulator zero at a low frequency due to their high ESR.

The example application is using a low ESR ceramic capacitor with 10 m Ω of ESR making the zero at 338 kHz.

This value is much higher than typical crossover frequencies so the maximum crossover frequency is calculated using both Equation 25 and Equation 28.

Using Equation 28 gives a minimum crossover frequency of 7.6 kHz and Equation 25 gives a maximum crossover frequency of 45.3 kHz.

A crossover frequency of 45 kHz is arbitrarily selected from this range.

For ceramic capacitors use Equation 25:

$$f_{C(max)} \le 2100 \sqrt{\frac{f_{P(mod)}}{V_{OUT}}}$$
 (25)

For tantalum or aluminum capacitors use Equation 26:

$$f_{\mathsf{C}(\mathsf{max})} \le \frac{51442}{\sqrt{\mathsf{V}_{\mathsf{OUT}}}} \tag{26}$$

For all cases use Equation 27 and Equation 28:

$$f_{\mathsf{C}(\mathsf{max})} \le \frac{f_{\mathsf{SW}}}{5} \tag{27}$$

$$f_{C(\min)} \ge 5 \times f_{P(\bmod)}$$
 (28)

Once a cross over frequency, fc, has been selected, the gain of the modulator at the cross over frequency is calculated. The gain of the modulator at the cross over frequency is calculated using Equation 29.

$$G_{MOD(fc)} = \frac{gm_{(PS)} \times R_{LOAD} \times (2\pi \times f_C \times C_{OUT} \times R_{ESR} + 1)}{2\pi \times f_C \times C_{OUT} \times (R_{LOAD} + R_{ESR}) + 1}$$
(29)

For the example problem, the gain of the modulator at the cross over frequency is 0.542. Next, the compensation components are calculated. A resistor in series with a capacitor is used to create a compensating zero. A capacitor in parallel to these two components forms the compensating pole. However, calculating the values of these components varies depending on if the ESR zero is located above or below the cross over frequency. For ceramic or low ESR tantalum output capacitors, the zero will usually be located above the cross over frequency. For aluminum electrolytic and tantalum capacitors, the modulator zero is usually located lower in frequency than the cross over frequency. For cases where the modulator zero is higher than the cross over frequency (ceramic capacitors).

$$R_{C} = \frac{V_{OUT}}{G_{MOD(fc)} \times gm_{(EA)} \times V_{REF}}$$

$$C_{C} = \frac{1}{2\pi \times R_{C} \times f_{P(mod)}}$$
(30)

$$C_{C} = \frac{1}{2\pi \times R_{C} \times f_{P(mod)}}$$
(31)

$$Cf = \frac{C_{OUT} \times R_{ESR}}{R_{C}}$$
(32)

Copyright © 2012-2015, Texas Instruments Incorporated



For cases where the modulator zero is less than the cross over frequency (Aluminum or Tantalum capacitors), the equations are:

$$R_{C} = \frac{V_{OUT}}{G_{MOD(fc)} \times f_{Z(mod)} \times gm_{(EA)} \times V_{REF}}$$
(33)


$$C_{C} = \frac{1}{2\pi \times R_{C} \times f_{P(mod)}}$$
(33)

$$Cf = \frac{1}{2\pi \times R_C \times f_{Z(mod)}}$$
(35)

For the example problem, the ESR zero is located at a higher frequency compared to the cross over frequency so Equation 32 through Equation 35 are used to calculate the compensation components. For the example problem, the components are calculated to be: $R_C = 76.2 \text{ k}\Omega$, $C_C = 2710 \text{ pF}$, and $C_f = 6.17 \text{ pF}$.


The calculated value of the Cf capacitor is not a standard value so a value of 2700 pF will be used. 6.8 pF is used for C_C . Rc resistor sets the gain of the error amplifier which determines the cross over frequency. The calculated R_C resistor is not a standard value, so $76.8 k\Omega$ will be used.

8.2.3 Application Curves




Submit Documentation Feedback











8.3 System Examples

8.3.1 Simple Small Signal Model for Peak Current Mode Control

Figure 53 describes a simple small signal model that can be used to understand how to design the frequency compensation. The TPS54140A power stage can be approximated to a voltage-controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. The control to output transfer function is shown in Equation 36 and consists of a dc gain, one dominant pole, and one ESR zero. The quotient of the change in switch current and the change in COMP pin voltage (node c in Figure 56) is the power stage transconductance. The gm_{PS} for the TPS54140A is 6 A/V. The low-frequency gain of the power stage frequency response is the product of the transconductance and the load resistance as shown in Equation 37.

As the load current increases and decreases, the low-frequency gain decreases and increases, respectively. This variation with the load may seem problematic at first glance, but fortunately the dominant pole moves with the load current (see Equation 38). The combined effect is highlighted by the dashed line in the right half of Figure 53. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions which makes it easier to design the frequency compensation. The type of output capacitor chosen determines whether the ESR zero has a profound effect on the frequency compensation design. Using high ESR aluminum electrolytic capacitors may reduce the number frequency compensation components needed to stabilize the overall loop because the phase margin increases from the ESR zero at the lower frequencies (see Equation 39).




Figure 53. Simple Small Signal Model and Frequency Response for Peak Current Mode Control

$$\frac{V_{OUT}}{V_{C}} = Adc \times \frac{\left(1 + \frac{s}{2\pi \times f_{Z}}\right)}{\left(1 + \frac{s}{2\pi \times f_{P}}\right)}$$
(36)

$$Adc = gm_{ps} \times R_{L}$$
 (37)

$$f_{\mathsf{P}} = \frac{1}{\mathsf{C}_{\mathsf{OUT}} \times \mathsf{R}_{\mathsf{L}} \times 2\pi} \tag{38}$$

$$f_{\mathsf{Z}} = \frac{1}{\mathsf{C}_{\mathsf{OUT}} \times \mathsf{R}_{\mathsf{ESR}} \times 2\pi} \tag{39}$$

Copyright © 2012–2015, Texas Instruments Incorporated

Submit Documentation Feedback



System Examples (continued)

8.3.2 Small Signal Model for Frequency Compensation

The TPS54140A uses a transconductance amplifier for the error amplifier and readily supports three of the commonly-used frequency compensation circuits. Compensation circuits Type 2A, Type 2B, and Type 1 are shown in Figure 54. Type 2 circuits most likely implemented in high bandwidth power-supply designs using low ESR output capacitors. The Type 1 circuit is used with power-supply designs with high-ESR aluminum electrolytic or tantalum capacitors.. Equation 40 and Equation 41 show how to relate the frequency response of the amplifier to the small signal model in Figure 54. The open-loop gain and bandwidth are modeled using the $R_{\rm O}$ and $C_{\rm O}$ shown in Figure 54. See Figure 39 for a design example using a Type 2A network with a low ESR output capacitor.

Equation 40 through Equation 49 are provided as a reference for those who prefer to compensate using the preferred methods. Those who prefer to use prescribed method use the method outlined in the application section or use switched information.




Figure 54. Types of Frequency Compensation




Figure 55. Frequency Response of the Type 2A and Type 2B Frequency Compensation

Submit Documentation Feedback



System Examples (continued)

$$Ro = \frac{Aol(V/V)}{gm_{ea}}$$
 (40)

$$C_{OUT} = \frac{gm_{ea}}{2\pi \times BW (Hz)}$$
 (41)

$$EA = A0 \times \frac{\left(1 + \frac{s}{2\pi \times f_{Z1}}\right)}{\left(1 + \frac{s}{2\pi \times f_{P1}}\right) \times \left(1 + \frac{s}{2\pi \times f_{P2}}\right)}$$
(42)

$$A0 = gm_{ea} \times Ro \times \frac{R2}{R1 + R2}$$
(43)

$$A1 = gm_{ea} \times Ro||R3 \times \frac{R2}{R1 + R2}$$
(44)

$$P1 = \frac{1}{2\pi \times Ro \times C1} \tag{45}$$

$$Z1 = \frac{1}{2\pi \times R3 \times C1} \tag{46}$$

P2 =
$$\frac{1}{2\pi \times R3 \mid \mid R \times (C2 + C_{OUT})}$$
 type 2a (47)

$$P2 = \frac{1}{2\pi \times R3 \mid \mid R \times C_{OUT}} \text{ type 2b}$$
(48)

P2 =
$$\frac{1}{2\pi \times R \times (C2 + C_{OUT})}$$
 type 1 (49)

8.3.3 Small Signal Model for Loop Response

Figure 56 shows an equivalent model for the TPS54140A control loop which can be modeled in a circuit simulation program to check frequency response and dynamic load response. The error amplifier is a transconductance amplifier with a gm_{EA} of 97 μ A/V. The error amplifier can be modeled using an ideal voltage controlled current source. The resistor R_o and capacitor C_o model the open loop gain and frequency response of the amplifier. The 1mV ac voltage source between the nodes a and b effectively breaks the control loop for the frequency response measurements. Plotting c/a shows the small signal response of the frequency compensation. Plotting a/b shows the small signal response of the overall loop. The dynamic loop response can be checked by replacing R_L with a current source with the appropriate load step amplitude and step rate in a time domain analysis. This equivalent model is only valid for continuous conduction mode designs.

Copyright © 2012–2015, Texas Instruments Incorporated

Submit Documentation Feedback



System Examples (continued)




Figure 56. Small Signal Model for Loop Response




9 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 3.5 V and 60 V. This input supply should be well regulated. If the input supply is located more than a few inches from the TPS54160 converter additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of $100~\mu F$ is a typical choice

9.1 Sequencing

Many of the common power supply sequencing methods can be implemented using the SS/TR, EN, and PWRGD pins. The sequential method can be implemented using an open drain output of a power on reset pin of another device. The sequential method is illustrated in Figure 57 using two TPS54140A devices. The power good is coupled to the EN pin on the TPS54140A which will enable the second power supply once the primary supply reaches regulation. If needed, a 1nF ceramic capacitor on the EN pin of the second power supply will provide a 1ms start up delay. Figure 58 shows the results of Figure 57.






Figure 57. Schematic for Sequential Start-Up Sequence

Figure 58. Sequential Startup using EN and PWRGD



Sequencing (continued)




Figure 59. Schematic for Ratiometric Start-Up Sequence

Figure 60. Ratio-Metric Startup using Coupled SS/TR pins

Figure 59 shows a method for ratio-metric start up sequence by connecting the SS/TR pins together. The regulator outputs will ramp up and reach regulation at the same time. When calculating the slow start time the pullup current source must be doubled in Equation 6. Figure 60 shows the results of Figure 59.



Sequencing (continued)




Figure 61. Schematic for Ratiometric and Simultaneous Start-Up Sequence

Ratio-metric and simultaneous power supply sequencing can be implemented by connecting the resistor network of R1 and R2 shown in Figure 61 to the output of the power supply that needs to be tracked or another voltage reference source. Using Equation 50 and Equation 51, the tracking resistors can be calculated to initiate the Vout2 slightly before, after or at the same time as Vout1. Equation 52 is the voltage difference between Vout1 and Vout2 at the 95% of nominal output regulation.

The deltaV variable is zero volts for simultaneous sequencing. To minimize the effect of the inherent SS/TR to VSENSE offset (Vssoffset) in the slow start circuit and the offset created by the pullup current source (lss) and tracking resistors, the Vssoffset and lss are included as variables in the equations.

To design a ratio-metric start up in which the Vout2 voltage is slightly greater than the Vout1 voltage when Vout2 reaches regulation, use a negative number in Equation 50 through Equation 52 for deltaV. Equation 52 will result in a positive number for applications which the Vout2 is slightly lower than Vout1 when Vout2 regulation is achieved.

Since the SS/TR pin must be pulled below 40 mV before starting after an EN, UVLO or thermal shutdown fault, careful selection of the tracking resistors is needed to ensure the device will restart after a fault. Make sure the calculated R1 value from Equation 50 is greater than the value calculated in Equation 53 to ensure the device can recover from a fault.

As the SS/TR voltage becomes more than 85% of the nominal reference voltage the Vssoffset becomes larger as the slow start circuits gradually handoff the regulation reference to the internal voltage reference. The SS/TR pin voltage needs to be greater than 1.3 V for a complete handoff to the internal voltage reference as shown in Figure 23.

$$R1 = \frac{V_{OUT2} + \Delta V}{V_{REF}} + \frac{V_{SS(offset)}}{I_{SS}}$$
(50)

$$R2 = \frac{V_{REF} \times R1}{V_{OUT2} + \Delta V - V_{REF}}$$
(51)


Copyright © 2012–2015, Texas Instruments Incorporated



Sequencing (continued)

$$\Delta V = V_{OUT1} - V_{OUT2} \tag{52}$$

$$R1 > 2800 \times V_{OUT1} - 180 \times \Delta V \tag{53}$$



Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



10 Layout

10.1 Layout Guidelines

Layout is a critical portion of good power supply design. There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the VIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pin, and the anode of the catch diode. See Figure 65 for a PCB layout example. The GND pin should be tied directly to the power pad under the IC and the power pad.

The power pad should be connected to any internal PCB ground planes using multiple vias directly under the IC. The PH pin should be routed to the cathode of the catch diode and to the output inductor. Since the PH connection is the switching node, the catch diode and output inductor should be located very close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. For operation at full rated load, the top side ground area must provide adequate heat dissipating area. The RT/CLK pin is sensitive to noise so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace. The additional external components can be placed approximately as shown. It may be possible to obtain acceptable performance with alternate PCB layouts, however this layout has been shown to produce good results and is meant as a guideline.

10.2 Layout Example




Figure 65. PCB Layout Example

10.3 Power Dissipation Estimate

The following formulas show how to estimate the device power dissipation under continuous conduction mode (CCM) operation. These equations should not be used if the device is working in discontinuous conduction mode (DCM).



Power Dissipation Estimate (continued)

The power dissipation of the device includes conduction loss (Pcon), switching loss (Psw), gate drive loss (Pgd) and supply current (Pq).

$$P_{COND} = (I_{OUT})^2 \times R_{DS(on)} \times \left(\frac{V_{OUT}}{V_{IN}}\right)$$
(54)

$$P_{SW} = (V_{IN})^2 \times f_{SW} \times I_{OUT} \times 0.25 \times 10^{-9}$$
(55)

$$P_{GD} = V_{IN} \times 3 \times 10^{-9} \times f_{SW} \tag{56}$$

$$P_Q = 116 \times 10^{-6} \times V_{IN}$$

where

- I_{OUT} is the output current (A)
- R_{DS(on)} is the on-resistance of the high-side MOSFET (Ω)
- V_{OUT} is the output voltage (V)
- V_{IN} is the input voltage (V)

•
$$f_{SW}$$
 is the switching frequency (Hz) (57)

$$P_{TOT} = P_{COND} \times P_{SW} \times P_{GD} \times P_{Q}$$
(58)

For given T_A,

$$T_{J} = T_{A} + R_{TH} \times P_{TOT} \tag{59}$$

For given $T_{IMAX} = 150$ °C

$$T_{A(max)} = T_{J(max)} - R_{TH} \times P_{TOT}$$

where

- P_{TOT} s the total device power dissipation (W)
- T_A is the ambient temperature (°C)
- T_{.l} is the junction temperature (°C)
- R_{TH} is the thermal resistance of the package (°C/W)
- T_{J(max)} is maximum junction temperature (°C)
- T_{A(max)} is maximum ambient temperature (°C). (60)

There are additional power losses in the regulator circuit due to the inductor ac and dc losses, the catch diode and trace resistance that will impact the overall efficiency of the regulator.



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

Eco-mode, PowerPAD, SwitcherPro, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS54140A





3-Sep-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS54140ADGQ	ACTIVE	MSOP- PowerPAD	DGQ	10	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	5414A	Samples
TPS54140ADGQR	ACTIVE	MSOP- PowerPAD	DGQ	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	5414A	Samples
TPS54140ADRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	5414A	Samples
TPS54140ADRCT	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	5414A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

3-Sep-2016

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54140ADGQR	MSOP- Power PAD	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS54140ADGQR	MSOP- Power PAD	DGQ	10	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS54140ADRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS54140ADRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54140ADGQR	MSOP-PowerPAD	DGQ	10	2500	364.0	364.0	27.0
TPS54140ADGQR	MSOP-PowerPAD	DGQ	10	2500	346.0	346.0	35.0
TPS54140ADRCR	VSON	DRC	10	3000	346.0	346.0	35.0
TPS54140ADRCT	VSON	DRC	10	250	203.0	203.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Small Outline No-Lead (SON) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions, if present



DRC (S-PVSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

DRC (S-PVSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. F. Falls within JEDEC MO-187 variation BA-T.




PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View


Exposed Thermal Pad Dimensions

4206324-2/H 12/14

NOTE: A. All linear dimensions are in millimeters



PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View


Exposed Thermal Pad Dimensions

4206324-7/H 12/14

NOTE: A. All linear dimensions are in millimeters



PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.