

### STL135N8F7AG

# Automotive-grade N-channel 80 V, 3.15 mΩ typ., 120 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	Ртот
STL135N8F7AG	80 V	3.6 mΩ	120 A	135 W

- Designed for automotive applications and AEC-Q101 qualified
- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent FoM (figure of merit)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness
- Wettable flank package

### **Applications**

Switching applications

### Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STL135N8F7AG	135N8F7	PowerFLAT™ 5x6	Tape and reel

Contents STL135N8F7AG

## Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 WF type C package information	9
	4.2	PowerFLAT™ 5x6 WF packing information	12
5	Revisio	n history	14

STL135N8F7AG Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V <sub>DS</sub>	Drain-source voltage	80	V	
$V_{GS}$	Gate-source voltage	±20	V	
I <sub>D</sub> (1)	Drain current (continuous) at T <sub>case</sub> = 25 °C	120	۸	
ייטו	Drain current (continuous) at T <sub>case</sub> = 100 °C	98	А	
I <sub>DM</sub> <sup>(1)(2)</sup>	Drain current (pulsed)	480	Α	
I <sub>D</sub> (3)	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	26	A	
ID(°)	Drain current (continuous) at T <sub>pcb</sub> = 100 °C	19		
I <sub>DM</sub> <sup>(2)(3)</sup>	Drain current (pulsed)	104	Α	
P <sub>TOT</sub> <sup>(1)</sup>	Total dissipation at T <sub>case</sub> = 25 °C	135	W	
P <sub>TOT</sub> (3)	Total dissipation at T <sub>pcb</sub> = 25 °C	4.8	W	
E <sub>AS</sub> <sup>(4)</sup>	Single pulse avalanche energy	1.2	J	
T <sub>stg</sub>	Storage temperature range	FF to 47F	00	
Tj	Operating junction temperature range	-55 to 175	°C	

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit	
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	31.3	9000	
R <sub>thj-case</sub>	Thermal resistance junction-case	1.1	°C/W	

#### Notes:

 $<sup>^{(1)}</sup>$  This value is rated according to  $R_{\text{thj-c}}$ 

<sup>(2)</sup> Pulse width is limited by safe operating area

 $<sup>^{(3)}</sup>$  This value is rated according to  $R_{\text{thj-pcb}}$ 

 $<sup>^{(4)}</sup>$  Starting  $T_j$  = 25 °C,  $I_D$  = 13 A,  $V_{DD}$  = 50 V

<sup>(1)</sup> When mounted on a 1-inch<sup>2</sup> FR-4 board, 2oz Cu, t < 10 s

Electrical characteristics STL135N8F7AG

### 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 4: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	80			V
	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 80 \text{ V}$			1	
IDSS		$V_{GS} = 0 \text{ V}, V_{DS} = 80 \text{ V},$ $T_j = 125 \text{ °C}^{(1)}$			10	μA
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2.5		4.5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 13 A		3.15	3.6	mΩ

#### Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	6800	-	
Coss	Output capacitance	$V_{DS} = 40 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	1350	-	pF
Crss	Reverse transfer capacitance		-	95	-	
Qg	Total gate charge	$V_{DD} = 40 \text{ V}, I_D = 26 \text{ A},$	-	103	-	
Qgs	Gate-source charge	V <sub>GS</sub> = 10 V (see Figure 14: "Test circuit for gate charge behavior")	-	35	-	nC
Q <sub>gd</sub>	Gate-drain charge		-	28	-	

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 40 V, I <sub>D</sub> = 13 A	-	30	-	
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 13: "Test circuit for	-	28	-	
t <sub>d(off)</sub>	Turn-off delay time	resistive load switching times" and Figure 18: "Switching time waveform")	-	73	-	ns
t <sub>f</sub>	Fall time		-	30	-	

 $<sup>^{(1)}</sup>$ Defined by design, not subject to production test

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		26	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		104	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 26 A	-		1.2	V
t <sub>rr</sub>	Reverse recovery time		-	47		ns
Qrr	Reverse recovery charge	I <sub>SD</sub> = 26 A, di/dt = 100 A/μs, V <sub>DD</sub> = 64 V (see Figure 15: "Test circuit for inductive load switching	-	66		nC
I <sub>RRM</sub>	Reverse recovery current	and diode recovery times")	-	2.8		Α

#### Notes:

<sup>(1)</sup> Pulse width is limited by safe operating area

 $<sup>^{(2)}</sup>$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%

# 2.1 Electrical characteristics (curves)




Figure 3: Thermal impedance K GIPD240820160933ZTH  $\delta$  = 0.5 0.2 0.05 0.02 0.01 Single pulse  $10^{-2}$   $10^{-6}$   $10^{-4}$   $10^{-3}$   $10^{-2}$   $10^{-1}$   $10^{0}$   $t_p$  (s)

Figure 4: Output characteristics

GIPG2608150D88A1LOCH

(A)

V<sub>GS</sub> = 8,9,10 V

V<sub>GS</sub> = 7 V


150


100

V<sub>GS</sub> = 6 V

V<sub>GS</sub> = 5 V

0 1 2 3 4 5 V<sub>DS</sub> (V)











Figure 8: Capacitance variations  $C = \frac{\text{GIPG2608150D88A1LCVR}}{\text{CIBS}}$   $10^{3} = \frac{1}{10^{4}}$   $C_{CRSS} = \frac{1}{10^{4}}$   $C_{RSS} = \frac{1}{10^{4}}$ 







Test circuits STL135N8F7AG

### 3 Test circuits

Figure 13: Test circuit for resistive load switching times


Figure 14: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF D.U.T.


Vos 1 1 kΩ 100 nF D.U.T.

AM01489v1

Figure 15: Test circuit for inductive load switching and diode recovery times







#### **Package information** 4

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

#### PowerFLAT™ 5x6 WF type C package information 4.1

BOTTOM VIEW D6 D3 5 6 E7 63 E2 Detail A E3 Scale 3:1 80.0 D5(x4) L(x4) b(x8) e(x6) D4 SIDE VIEW H Detail ŏ TOP VIFW 8231817\_WF\_typeC\_r14

Figure 19: PowerFLAT™ 5x6 WF type C package outline

577

Table 8: PowerFLAT™ 5x6 WF type C mechanical data

Table 8: PowerFLAT™ 5x6 WF type C mechanical data				
Dim.		mm		
Dilli.	Min.	Тур.	Max.	
А	0.80		1.00	
A1	0.02		0.05	
A2		0.25		
b	0.30		0.50	
С	5.80	6.00	6.10	
D	5.00	5.20	5.40	
D2	4.15		4.45	
D3	4.05	4.20	4.35	
D4	4.80	5.00	5.10	
D5	0.25	0.40	0.55	
D6	0.15	0.30	0.45	
е		1.27		
Е	6.20	6.40	6.60	
E2	3.50		3.70	
E3	2.35		2.55	
E4	0.40		0.60	
E5	0.08		0.28	
E6	0.20	0.325	0.45	
E7	0.85	1.00	1.15	
E9	4.00	4.20	4.40	
E10	3.55	3.70	3.85	
K	1.05		1.35	
L	0.90	1.00	1.10	
L1	0.175	0.275	0.375	
θ	0°		12°	




Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)

Package information STL135N8F7AG

# 4.2 PowerFLAT™ 5x6 WF packing information

Figure 21: PowerFLAT™ 5x6 WF tape (dimensions are in mm)





Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape



STL135N8F7AG Package information




Figure 23: PowerFLAT™ 5x6 reel (dimensions are in mm)

Revision history STL135N8F7AG

# 5 Revision history

**Table 9: Document revision history** 

Date	Revision	Changes
07-Sep-2015	1	First release.
15-Sep-2015	2	Minor text edits. On cover page: - updated Title and Features.
26-Jan-2016	3	Updated <i>Table 2: "Absolute maximum ratings"</i> and <i>Section 4.1:</i> "PowerFLAT™ 5x6 WF type C package information".
16-Sep-2016	4	Updated the silhouette, the title and the features in cover page. Updated Table 2: "Absolute maximum ratings", Figure 2: "Safe operating area" and Figure 3: "Thermal impedance". Minor text changes.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved



# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STL135N8F7AG