CMOS 3 V/5 V, Wide Bandwidth Quad 2:1 Mux in Chip Scale Package

## FEATURES

Low Insertion Loss and On Resistance: $4 \Omega$ Typical
On-Resistance Flatness <2 $\Omega$
Bandwidth $\mathbf{> 2 0 0} \mathbf{~ M H z}$
Single 3 V/5 V Supply Operation
Rail-to-Rail Operation
Very Low Distortion: <1\%
Low Quiescent Supply Current (100 nA Typical)
Fast Switching Times
$t_{\text {ON }} 10$ ns
$t_{\text {OFF }} 4$ ns
TTL/CMOS Compatible
For Functionally Equivalent Devices in 16-Lead OSOP/ SOIC Packages, See ADG774

```
APPLICATIONS
100VG-AnyLAN
Token Ring 4 Mbps/16 Mbps
ATM25/155
NIC Adapter and Hubs
Audio and Video Switching
Relay Replacement
```

FUNCTIONAL BLOCK DIAGRAM


## GENERAL DESCRIPTION

The ADG784 is a monolithic CMOS device comprising four 2:1 multiplexer/demultiplexers with high impedance outputs. The CMOS process provides low power dissipation yet gives high switching speed and low on resistance. The on-resistance variation is typically less than $0.5 \Omega$ with an input signal ranging from 0 V to 5 V .
The bandwidth of the ADG784 is greater than 200 MHz and this, coupled with low distortion (typically $0.5 \%$ ), makes the part suitable for switching fast ethernet signals.
The on-resistance profile is very flat over the full analog input range ensuring excellent linearity and low distortion when switching audio signals. Fast switching speed, coupled with high signal bandwidth, also makes the parts suitable for video signal switching. CMOS construction ensures ultralow power dissipation making the parts ideally suited for portable and battery powered instruments.
The ADG784 operates from a single $3.3 \mathrm{~V} / 5 \mathrm{~V}$ supply and is TTL logic compatible. The control logic for each switch is shown in the Truth Table.

## REV. A

[^0]These switches conduct equally well in both directions when ON, and have an input signal range that extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. The ADG784 switches exhibit break-beforemake switching action.

## PRODUCT HIGHLIGHTS

1. Also Available as ADG774 in 16-Lead QSOP and SOIC.
2. Wide Bandwidth Data Rates $>200 \mathrm{MHz}$.
3. Ultralow Power Dissipation.
4. Extended Signal Range.

The ADG784 is fabricated on a CMOS process giving an increased signal range that fully extends to the supply rails.
5. Low Leakage over Temperature.
6. Break-Before-Make Switching.

This prevents channel shorting when the switches are configured as a multiplexer.
7. Crosstalk is typically $-70 \mathrm{~dB} @ 30 \mathrm{MHz}$.
8. Off isolation is typically $-60 \mathrm{~dB} @ 10 \mathrm{MHz}$.
9. Available in Chip Scale Package (CSP).

SINGLE SUPPLY ( $\mathrm{V}_{D D}=5 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}$. All specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ unless otherwise noted.)

| Parameter | $\begin{array}{r} \text { B } \\ 25^{\circ} \mathrm{C} \end{array}$ | $\mathrm{T}_{\text {MIN }}$ to <br> $\mathrm{T}_{\mathrm{MAX}}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range On Resistance ( $\mathrm{R}_{\mathrm{ON}}$ ) <br> On Resistance Match Between Channels ( $\Delta \mathrm{R}_{\mathrm{ON}}$ ) <br> On Resistance Flatness ( $\mathrm{R}_{\mathrm{FLAT}(\mathrm{ON})}$ ) | $\begin{aligned} & 2.2 \\ & 0.15 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}} \\ & 5 \\ & 0.5 \\ & 1 \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}} ; \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS <br> Source OFF Leakage IS (OFF) <br> Drain OFF Leakage $I_{D}(O F F)$ <br> Channel ON Leakage $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ | $\begin{aligned} & \pm 0.01 \\ & \pm 0.5 \\ & \pm 0.01 \\ & \pm 0.5 \\ & \pm 0.01 \\ & \pm 0.5 \end{aligned}$ | $\begin{aligned} & \pm 1 \\ & \pm 1 \\ & \pm 1 \end{aligned}$ | nA typ nA max nA typ nA max nA typ nA max | $\mathrm{V}_{\mathrm{D}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} ; \mathrm{V}_{\mathrm{D}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=4.5 \mathrm{~V}$ <br> Test Circuit 2 $\mathrm{V}_{\mathrm{D}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} ; \mathrm{V}_{\mathrm{D}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=4.5 \mathrm{~V} ;$ <br> Test Circuit 2 $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=4.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=1 \mathrm{~V} ; \text { Test Circuit } 3$ |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ Input Low Voltage, $\mathrm{V}_{\text {INL }}$ Input Current $\mathrm{I}_{\text {INL }}$ or $\mathrm{I}_{\text {INH }}$ | $0.001$ | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \\ & \pm 0.5 \end{aligned}$ | V min <br> V max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ <br> $\mathrm{t}_{\mathrm{ON}}$ <br> $\mathrm{t}_{\mathrm{OFF}}$ <br> Break-Before-Make Time Delay, $\mathrm{t}_{\mathrm{D}}$ <br> Off Isolation <br> Channel-to-Channel Crosstalk <br> Bandwidth - 3 dB <br> Distortion <br> Charge Injection <br> $\mathrm{C}_{\mathrm{S}}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}(\mathrm{OFF})$ <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ |  | 10 20 4 8 5 1 -65 -75 240 0.5 10 10 20 30 | ns typ <br> ns max <br> ns typ <br> ns max <br> ns typ <br> ns min <br> dB typ <br> dB typ <br> MHz typ <br> \% typ <br> pC typ <br> pF typ <br> pF typ <br> pF typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} ; \text { Test Circuit } 4 \\ & \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} ; \text { Test Circuit } 4 \\ & \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}=5 \mathrm{~V} ; \text { Test Circuit } 5 \\ & \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{f}=10 \mathrm{MHz} ; \text { Test Circuit } 7 \\ & \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{f}=10 \mathrm{MHz} ; \text { Test Circuit } 8 \\ & \mathrm{R}_{\mathrm{L}}=100 \Omega ; \text { Test Circuit } 6 \\ & \mathrm{R}_{\mathrm{L}}=100 \Omega \\ & \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} ; \text { Test Circuit } 9 \\ & \mathrm{f}=1 \mathrm{kHz} \\ & \mathrm{f}=1 \mathrm{kHz} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |
| POWER REQUIREMENTS $\begin{aligned} & \mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{IN}} \\ & \mathrm{I}_{\mathrm{O}} \end{aligned}$ | 0.001 | 1 1 100 | $\mu \mathrm{A} \max$ <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ typ <br> mA max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \text { Digital Inputs }=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}} \\ & \\ & \mathrm{~V}_{\mathrm{IN}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}} / \mathrm{V}_{\mathrm{D}}=0 \mathrm{~V} \end{aligned}$ |

[^1]SINGLE SUPPLY $\left(V_{00}=3 V \pm 10 \%\right.$, GND $=0$ V. Al specifications $T T_{m n}$ to $T_{\text {mxx }}$ unless otherwise noted. $)$

| Parameter | $25^{\circ} \mathrm{C}$ | Version <br> $\mathrm{T}_{\text {MIN }}$ to <br> $\mathrm{T}_{\mathrm{MAX}}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range On Resistance ( $\mathrm{R}_{\mathrm{ON}}$ ) <br> On Resistance Match Between Channels ( $\Delta \mathrm{R}_{\mathrm{ON}}$ ) <br> On Resistance Flatness ( $\mathrm{R}_{\mathrm{FLAT}(\mathrm{ON})}$ ) | 4 $0.15$ <br> 2 | $\begin{aligned} & 0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}} \\ & 10 \\ & 0.5 \\ & 4 \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS <br> Source OFF Leakage IS (OFF) <br> Drain OFF Leakage $\mathrm{I}_{\mathrm{D}}(\mathrm{OFF})$ <br> Channel ON Leakage $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ | $\begin{aligned} & \pm 0.01 \\ & \pm 0.5 \\ & \pm 0.01 \\ & \pm 0.5 \\ & \pm 0.01 \\ & \pm 0.5 \end{aligned}$ | $\begin{aligned} & \pm 1 \\ & \pm 1 \\ & \pm 1 \end{aligned}$ | nA typ nA max nA typ nA max nA typ nA max | $\mathrm{V}_{\mathrm{D}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} ; \mathrm{V}_{\mathrm{D}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \text {; }$ <br> Test Circuit 2 $\mathrm{V}_{\mathrm{D}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} ; \mathrm{V}_{\mathrm{D}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=3 \mathrm{~V} \text {; }$ <br> Test Circuit 2 $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=3 \mathrm{~V} ; \mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{S}}=1 \mathrm{~V} ; \text { Test Circuit } 3$ |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ Input Low Voltage, VINL Input Current $\mathrm{I}_{\text {INL }}$ or $\mathrm{I}_{\text {INH }}$ |  | $\begin{aligned} & 2.0 \\ & 0.4 \\ & \\ & \pm 0.5 \end{aligned}$ | V min <br> V max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ <br> $\mathrm{t}_{\mathrm{ON}}$ <br> $\mathrm{t}_{\mathrm{OFF}}$ <br> Break-Before-Make Time Delay, $\mathrm{t}_{\mathrm{D}}$ <br> Off Isolation <br> Channel-to-Channel Crosstalk <br> Bandwidth -3 dB <br> Distortion <br> Charge Injection <br> $\mathrm{C}_{\mathrm{S}}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}$ (OFF) <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ |  | $\begin{aligned} & 12 \\ & 25 \\ & 5 \\ & 10 \\ & 5 \\ & 1 \\ & -65 \\ & -75 \\ & 240 \\ & 2 \\ & 3 \\ & 10 \\ & 20 \\ & 30 \end{aligned}$ | ns typ <br> ns max <br> ns typ <br> ns max <br> ns typ <br> ns min <br> dB typ <br> dB typ <br> MHz typ <br> \% typ <br> pC typ <br> pF typ <br> pF typ <br> pF typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S}}=1.5 \mathrm{~V} ; \text { Test Circuit } 4 \\ & \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S}}=1.5 \mathrm{~V} ; \text { Test Circuit } 4 \\ & \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}=3 \mathrm{~V} ; \text { Test Circuit } 5 \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{f}=10 \mathrm{MHz} ; \text { Test Circuit } 7 \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{f}=10 \mathrm{MHz} ; \text { Test Circuit } 8 \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega ; \text { Test Circuit } 6 \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega \\ & \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} ; \text { Test Circuit } 9 \\ & \mathrm{f}=1 \mathrm{kHz} \\ & \mathrm{f}=1 \mathrm{kHz} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |
| POWER REQUIREMENTS $\begin{aligned} & \mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{IN}} \\ & \mathrm{I}_{\mathrm{O}} \end{aligned}$ | 0.001 | 1 1 100 | $\mu \mathrm{A}$ max $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ typ mA max | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ <br> Digital Inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}} / \mathrm{V}_{\mathrm{D}}=0 \mathrm{~V} \end{aligned}$ |

## NOTES

${ }^{1}$ Temperature ranges are as follows: B Version, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design, not subject to production test.
Specifications subject to change without notice.
Table I. Truth Table

| $\overline{\text { EN }}$ | IN | D1 | D2 | D3 | D4 | Function |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | X | Hi-Z | Hi-Z | Hi-Z | Hi-Z | DISABLE |
| 0 | 0 | S1A | S2A | S3A | S4A | IN $=0$ |
| 0 | 1 | S1B | S2B | S3B | S4B | IN $=1$ |

ABSOLUTE MAXIMUM RATINGS ${ }^{1}$
( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted.)
$\mathrm{V}_{\mathrm{DD}}$ to GND . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to +6 V
Analog, Digital Inputs ${ }^{2}$. . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , Whichever Occurs First
Continuous Current, S or D . . . . . . . . . . . . . . . . . . . . 100 mA
Peak Current, S or D . . . . . . . . . . . . . . . . . . . . . . . . . . 300 mA
(Pulsed at $1 \mathrm{~ms}, 10 \%$ Duty Cycle max)
Operating Temperature Range
Industrial (B Version) . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
Chip Scale Package
$\theta_{\mathrm{JA}}$ Thermal Impedance . . . . . . . . . . . . . . . . . . . . . $32^{\circ} \mathrm{C} / \mathrm{W}$
Lead Temperature, Soldering
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . $215^{\circ} \mathrm{C}$
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $220^{\circ} \mathrm{C}$


## NOTES

${ }^{1}$ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.
${ }^{2}$ Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.


## TERMINOLOGY

| $\mathrm{V}_{\mathrm{DD}}$ | Most Positive Power Supply Potential. |
| :---: | :---: |
| GND | Ground (0 V) Reference. |
| S | Source Terminal. May be an input or output. |
| D | Drain Terminal. May be an input or output. |
| IN | Logic Control Input. |
| $\overline{\mathrm{EN}}$ | Logic Control Input. |
| $\mathrm{R}_{\mathrm{ON}}$ | Ohmic resistance between D and S. |
| $\Delta \mathrm{R}_{\mathrm{ON}}$ | On Resistance match between any two channels i.e., $\mathrm{R}_{\mathrm{ON}} \max -\mathrm{R}_{\mathrm{ON}} \mathrm{min}$. |
| $\mathrm{R}_{\text {FLAT(ON) }}$ | Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range. |
| $\mathrm{I}_{\mathrm{S}}(\mathrm{OFF})$ | Source Leakage Current with the switch "OFF." |
| $\mathrm{I}_{\mathrm{D}}$ (OFF) | Drain Leakage Current with the switch "OFF." |
| $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{ON})$ | Channel Leakage Current with the switch "ON." |
| $\mathrm{V}_{\mathrm{D}}\left(\mathrm{V}_{\mathrm{S}}\right)$ | Analog Voltage on Terminals D, S. |
| $\mathrm{C}_{\mathrm{S}}$ (OFF) | "OFF" Switch Source Capacitance. |
| $\mathrm{C}_{\mathrm{D}}$ (OFF) | "OFF" Switch Drain Capacitance. |
| $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{ON})$ | "ON" Switch Capacitance. |
| $\mathrm{t}_{\mathrm{ON}}$ | Delay between applying the digital control input and the output switching on. See Test Circuit 4. |
| $\mathrm{t}_{\text {OFF }}$ | Delay between applying the digital control input and the output switching Off. |
| $\mathrm{t}_{\mathrm{D}}$ | "OFF" time or "ON" time measured between the $90 \%$ points of both switches, when switching from one address state to another. See Test Circuit 5. |
| Crosstalk | A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. |
| Off Isolation | A measure of unwanted signal coupling through an "OFF" switch. |
| Bandwidth | Frequency response of the switch in the ON state measured at 3 dB down. |
| Distortion | $\mathrm{R}_{\text {FLAT(ON) }} / \mathrm{R}_{\text {L }}$ |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG784 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


TPC 1. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Various Single Supplies


TPC 2. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures with 5 V Single Supplies


TPC 3. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures with 3 V Single Supplies


TPC 4. On Response vs. Frequency


TPC 5. Off Isolation vs. Frequency


TPC 6. Crosstalk vs. Frequency


TPC 7. Charge Injection vs. Source Voltage


Figure 1. Full Duplex Transceiver


Figure 2. Loop Back


Figure 3. Line Termination


Figure 4. Line Clamp

## Test Circuits



Test Circuit 1. On Resistance


Test Circuit 2. Off Leakage


Test Circuit 3. On Leakage


Test Circuit 4. Switching Times


Test Circuit 5. Break-Before-Make Time Delay


Test Circuit 6. Bandwidth


Test Circuit 7. Off Isolation


Test Circuit 8. Channel-to-Channel Crosstalk


Test Circuit 9. Charge Injection

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WGGD-1.
Figure 37. 20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]
$4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body, Very Very Thin Quad
(CP-20-6)
Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADG784BCPZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Lead LFCSP_WQ | CP-20-6 |
| ADG784BCPZ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 -Lead LFCSP_WQ | CP-20-6 |
| ADG784BCPZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Lead LFCSP_WQ | CP-20-6 |

${ }^{1} Z=$ RoHS Compliant Part.

## REVISION HISTORY

2/13—Rev. 0 to Rev. A
Changes to Pin Configuration...................................................... 4
Updated Outline Dimensions....................................................... 9
Changes to Ordering Guide.
.. 9
4/01-Revision 0: Initial Version


[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

[^1]:    NOTES
    ${ }^{1}$ Temperature ranges are as follows: B Version, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
    ${ }^{2}$ Guaranteed by design, not subject to production test.
    Specifications subject to change without notice.

