

# LM77 9-Bit + Sign Digital Temperature Sensor and Thermal Window Comparator with **Two-Wire Interface**

Check for Samples: LM77

### **FEATURES**

- Window Comparison Simplifies Design of ACPI Compatible Temperature Monitoring and Control.
- Serial Bus Interface
- Separate Open-Drain Outputs for Interrupt and **Critical Temperature Shutdown**
- Shutdown Mode to Minimize Power Consumption
- Up to 4 LM77s Can be Connected to a Single • Bus
- 9-bit + Sign Output; Full-Scale Reading of Over 128°C
- **SOIC and VSSOP 8-lead Packages**

### APPLICATIONS

- System Thermal Management
- **Personal Computers**
- **Office Electronics**
- **Electronic Test Equipment**
- Automotive
- HVAC

### **KEY SPECIFICATIONS**

- Supply Voltage 3.0V to 5.5V
- Supply Current
  - Operating
    - 250 µA (typ)
    - 500 µA (max)
  - Shutdown
    - 5 µA (typ)
- **Temperature Accuracy** 
  - − −10°C to 65°C, ±1.5°C(max)
  - − −25°C to 100°C, ±2°C(max)
  - 55°C to 125°C, ±3°C(max)

### DESCRIPTION

The LM77 is a digital temperature sensor and thermal window comparator with an I<sup>2</sup>C Serial Bus interface. The window-comparator architecture of the LM77 eases the design of temperature control systems conforming to the ACPI (Advanced Configuration and Interface) specification Power for personal computers. The open-drain Interrupt (INT) output becomes active whenever temperature goes outside a programmable window, while a separate Critical Temperature Alarm (T\_CRIT\_A) output becomes active when the temperature exceeds а programmable critical limit. The INT output can operate in either a comparator or event mode, while the T\_CRIT\_A output operates in comparator mode only.

The host can program both the upper and lower limits of the window as well as the critical temperature limit. Programmable hysterisis as well as a fault queue are available to minimize false tripping. Two pins (A0, A1) are available for address selection. The sensor powers up with default thresholds of 2°C T<sub>HYST</sub>, 10°C T<sub>LOW</sub>, 64°C T<sub>HIGH</sub>, and 80°C T\_CRIT.

The LM77's 3.0V to 5.5V supply voltage range, Serial Bus interface, 9-bit + sign output, and full-scale range of over 128°C make it ideal for a wide range of applications. These include thermal management and protection applications in personal computers, electronic test equipment, office electronics, automotive, and HVAC applications.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



SNIS103F-JUNE 1999-REVISED MARCH 2013


www.ti.com

## Simplified Block Diagram





### **Connection Diagram**




#### Figure 2. SOIC-8 or VSSOP Package See Package Number D0008A or DGK0008A

#### **PIN DESCRIPTIONS**

Pin Name	Pin No.	Description	Typical Connection			
SDA	1	Serial Bi-Directional Data Line. Open Drain Output	From Controller			
SCL	2	Serial Bus Clock Input	From Controller			
T_CRIT_A	3	Critical Temperature Alarm Open Drain Output	Pull Up Resistor, Controller Interrupt Line or System Hardware Shutdown			
GND	4	Power Supply Ground	Ground			
INT	5	Interrupt Open Drain Output	Pull Up Resistor, Controller Interrupt Line			
		Positive Supply Voltage Input	DC Voltage from 3V to 5.5V			
A0–A1	7,6	User-Set Address Inputs	Ground (Low, "0") or +V <sub>S</sub> (High, "1")			



### **Typical Application**







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### Absolute Maximum Ratings<sup>(1)</sup>

5	
Supply Voltage	-0.3V to 6.5V
Voltage at any Pin	-0.3V to (+V <sub>S</sub> + 0.3V )
Input Current at any Pin	5 mA
Package Input Current <sup>(2)</sup>	20 mA
T_CRIT_A and INT Output Sink Current	10 mA
T_CRIT_A and INT Output Voltage	6.5V
Storage Temperature	-65°C to +125°C
Soldering Information, Lead Temperature	
ESD Susceptibility <sup>(3)</sup>	
Human Body Model	2500V
Machine Model	250V
For soldering specifications: http://www.ti.com/lit/SNOA549 <sup>(4)</sup>	

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.
- (2) When the input voltage (V<sub>I</sub>) at any pin exceeds the power supplies (V<sub>I</sub> < GND or V<sub>I</sub> > +V<sub>S</sub>) the current at that pin should be limited to 5 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 5 mA to four.
- (3) Human body model, 100 pF discharged through a 1.5 kΩ resistor. Machine model, 200 pF discharged directly into each pin.
- (4) Reflow temperature profiles are different for lead-free and non-lead-free packages.

### **Operating Ratings**<sup>(1)(2)</sup>

Specified Temperature Range	T <sub>MIN</sub> to T <sub>MAX</sub>
See <sup>(3)</sup>	−55°C to +125°C
Supply Voltage Range (+V <sub>S</sub> ) <sup>(4)</sup>	+3.0V to +5.5V

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.

- (2) LM77 θ<sub>JA</sub> (thermal resistance, junction-to-ambient) when attached to a printed circuit board with 2 oz. foil is: 200°C/W for the SOIC-8 (D0008Å) package, 250°C/W for the VSSOP-8 (DGK0008Å) package.
- (3) While the LM77 has a full-scale-range in excess of 128°C, prolonged operation at temperatures above 125°C is not recommended.
- (4) Both part numbers of the LM77 will operate properly over the +V<sub>S</sub> supply voltage range of 3V to 5.5V. The devices are tested and specified for rated accuracy at their nominal supply voltage. Accuracy will typically degrade 1°C/V of variation in +V<sub>S</sub> as it varies from the nominal value.

#### SNIS103F-JUNE 1999-REVISED MARCH 2013

#### **Temperature-to-Digital Converter Characteristics**

Unless otherwise noted, these specifications apply for  $+V_s=+5$  Vdc  $\pm 10\%$  for LM77CIM-5, LM77CIMM-5 and  $+V_s=+3.3$  Vdc  $\pm 10\%$  for LM77CIM-3, LM77CIMM-3<sup>(1)</sup>. **Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>;** all other limits T<sub>A</sub>= T<sub>J</sub>=+25°C, unless otherwise noted.

Parameter	Test Conditions	Typical <sup>(2)</sup>	Limits <sup>(3)</sup>	Units (Limit)
Accuracy	$T_A = -10^{\circ}C$ to $+65^{\circ}C$		±1.5	
	$T_A = -25^{\circ}C$ to $+100^{\circ}C$		±2.0	°C (max)
	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$		±3.0	
Resolution	See <sup>(4)</sup>	10 0.5		Bits °C
Temperature Conversion Time	See <sup>(5)</sup>	70	125	ms
Quiescent Current	I <sup>2</sup> C Inactive	0.25		mA
	I <sup>2</sup> C Active	0.25	0.5	mA (max)
	Shutdown Mode	5	±1.5         °C (m           ±2.0         °C (m           ±3.0         Bitt           125         ms           5         0.5         mA (m           10         µA           °C         °C           °C         °C	μA
T <sub>HYST</sub> Default Temperature	See <sup>(6)(7)</sup>	2		°C
T <sub>LOW</sub> Default Temperature	See <sup>(7)</sup>	10		°C
T <sub>HIGH</sub> Default Temperature	See <sup>(7)</sup>	64		°C
T <sub>C</sub> Default Temperature	See <sup>(7)</sup>	80		°C

(1) Both part numbers of the LM77 will operate properly over the +V<sub>S</sub> supply voltage range of 3V to 5.5V. The devices are tested and specified for rated accuracy at their nominal supply voltage. Accuracy will typically degrade 1°C/V of variation in +V<sub>S</sub> as it varies from the nominal value.

(2) Typicals are at  $T_A = 25^{\circ}C$  and represent most likely parametric norm.

(3) Limits are guaranteed to TI's AOQL (Average Outgoing Quality Level).

(4) 9 bits + sign, two's complement

(5) This specification is provided only to indicate how often temperature data is updated. The LM77 can be read at any time without regard to conversion state (and will yield last conversion result). If a conversion is in process it will be interrupted and restarted after the end of the read.

(6) Hysteresis value adds to the T<sub>LOW</sub> setpoint value (e.g.: if T<sub>LOW</sub> setpoint = 10°C, and hysteresis = 2°C, then actual hysteresis point is 10+2 = 12°C); and subtracts from the T<sub>HIGH</sub> and T\_CRIT setpoints (e.g.: if T<sub>HIGH</sub> setpoint = 64°C, and hysteresis = 2°C, then actual hysteresis point is 64-2 = 62°C). For a detailed discussion of the function of hysteresis refer to Section 1.1, TEMPERATURE COMPARISON, and Figure 7.

(7) Default values set at power up.

#### Logic Electrical Characteristics Digital DC Characteristics

Unless otherwise noted, these specifications apply for +V<sub>S</sub>=+5 Vdc ±10% for LM77CIM-5, LM77CIMM-5 and +V<sub>S</sub>=+3.3 Vdc ±10% for LM77CIM-3, LM77CIMM-3. **Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>;** all other limits T<sub>A</sub>= T<sub>J</sub>=+25°C, unless otherwise noted.

	Parameter	Test Conditions		Limits <sup>(2)</sup>	Units (Limit)	
V <sub>IN(1)</sub>	SDA and SCL Logical "1" Input Voltage			+V <sub>S</sub> × 0.7	V (min)	
				+V <sub>S</sub> +0.3	V (max)	
V <sub>IN(0)</sub>	SDA and SCL Logical "0" Input Voltage			-0.3	V (min)	
				+V <sub>S</sub> × 0.3	V (max)	
V <sub>IN(1)</sub>	A0 and A1 Logical "1" Input Voltage			2.0	V (min)	
				+V <sub>S</sub> +0.3	V (max)	
V <sub>IN(0)</sub>	A0 and A1 Logical "0" Input Voltage			-0.3	V (min)	
				0.8	V (max)	
I <sub>IN(1)</sub>	Logical "1" Input Current	$V_{IN} = + V_S$	0.005	1.0	μA (max)	
I <sub>IN(0)</sub>	Logical "0" Input Current	V <sub>IN</sub> = 0V	-0.005	-1.0	μA (max)	
CIN	Capacitance of All Digital Inputs		20		pF	
I <sub>OH</sub>	Logic "1" Output Leakage Current	$V_{OH} = + V_S$		10	μA (max)	

(1) Typicals are at  $T_A = 25^{\circ}C$  and represent most likely parametric norm.

- (2) Limits are guaranteed to TI's AOQL (Average Outgoing Quality Level).
- 4 Submit Documentation Feedback



#### Logic Electrical Characteristics Digital DC Characteristics (continued)

Unless otherwise noted, these specifications apply for +V<sub>S</sub>=+5 Vdc ±10% for LM77CIM-5, LM77CIMM-5 and +V<sub>S</sub>=+3.3 Vdc ±10% for LM77CIM-3, LM77CIMM-3. **Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>;** all other limits T<sub>A</sub>= T<sub>J</sub>=+25°C, unless otherwise noted.

	Parameter	Parameter Test Conditions		Limits <sup>(2)</sup>	Units (Limit)
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 3 mA		0.4	V (max)
	T_CRIT_A Output Saturation Voltage	$I_{OUT} = 4.0 \text{ mA}^{(3)}$		0.8	V (max)
	T_CRIT_A Delay			1	Conversions (max)
t <sub>OF</sub>	Output Fall Time	C <sub>L</sub> = 400 pF		250	ns (max)
		I <sub>O</sub> = 3 mA			

(3) For best accuracy, minimize output loading. Higher sink currents can affect sensor accuracy with internal heating. This can cause an error of 0.64°C at full rated sink current and saturation voltage based on junction-to-ambient thermal resistance.

### Logic Electrical Characteristics Serial Bus Digital Switching Characteristics

Unless otherwise noted, these specifications apply for +V<sub>S</sub>=+5 Vdc ±10% for LM77CIM-5 and LM77CIMM-5, +V<sub>S</sub>=+3.3 Vdc ±10% for LM77CIM-3 and LM77CIMM-3, CL (load capacitance) on output lines = 80 pF unless otherwise specified. Boldface limits apply for  $T_A = T_J = T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = T_J = +25^{\circ}$ C, unless otherwise noted.

	Parameter		Test Conditions	Typical <sup>(1)</sup>	Limits <sup>(2)(3)</sup>	Units (Limit)
t	1	SCL (Clock) Period			2.5	µs(min)
t	2	Data in Set-Up Time to SCL High			100	ns(min)
t	3	Data Out Stable after SCL Low			0	ns(min)
t	4	SDA Low Set-Up Time to SCL Low (Start Condition)			100	ns(min)
t	5	SDA High Hold Time after SCL High (Stop Condition)			100	ns(min)

(1) Typicals are at  $T_A = 25^{\circ}C$  and represent most likely parametric norm.

(2) Limits are guaranteed to TI's AOQL (Average Outgoing Quality Level).

(3) Timing specifications are tested at the bus input logic levels (Vin(0)=0.3xVA for a falling edge and Vin(1)=0.7xVA for a rising edge) when the SCL and SDA edge rates are similar.




Figure 4.



SNIS103F-JUNE 1999-REVISED MARCH 2013

www.ti.com




Figure 5. Temperature-to-Digital Transfer Function (Non-linear scale for clarity)



M77

#### FUNCTIONAL DESCRIPTION

The LM77 temperature sensor incorporates a band-gap type temperature sensor, 10-bit ADC, and a digital comparator with user-programmable upper and lower limit values. The comparator activates either the INT line for temperatures outside the  $T_{LOW}$  and  $T_{HIGH}$  window, or the T\_CRIT\_A line for temperatures which exceed T\_CRIT. The lines are programmable for mode and polarity.

#### TEMPERATURE COMPARISON

LM77 provides a window comparison against a lower ( $T_{LOW}$ ) and upper ( $T_{HIGH}$ ) trip point. A second upper trip point (T\_CRIT) functions as a critical alarm shutdown. Figure 7 depicts the comparison function as well as the modes of operation.

#### Status Bits

The internal Status bits operate as follows:

"**True**": Temperature above a  $T_{HIGH}$  or T\_CRIT is "true" for those respective bits. A "true" for  $T_{LOW}$  is temperature below  $T_{LOW}$ .

"False": Assuming temperature has previously crossed above  $T_{HIGH}$  or  $T_{CRIT}$ , then the temperature must drop below the points corresponding  $T_{HYST}(T_{HIGH} - T_{HYST})$  or  $T_{CRIT} - T_{HYST})$  in order for the condition to be false. For  $T_{LOW}$ , assuming temperature has previously crossed below  $T_{LOW}$ , a "false" occurs when temperature goes above  $T_{LOW} + T_{HYST}$ .

The Status bits are not affected by reads or any other actions, and always represent the state of temperature vs. setpoints.

#### Hardwire Outputs

The T\_CRIT\_A hardwire output mirrors the T\_CRIT\_A flag unless the part is read. When the flag is true, the T\_CRIT\_A output is asserted regardless of Interrupt Mode. Reading the LM77 resets the T\_CRIT\_A output until the internal conversion is completed. In a typical system, T\_CRIT\_A is used to immediately shutdown or reset the system. Thus, once T\_CRIT\_A asserts the system normally would not be reading the LM77 via the I2C bus.

The behavior of the INT hardwire output is as follows:

**Comparator Interrupt Mode** (Default): User reading part resets output until next measurement completes. If condition is still true, output is set again at end of next conversion cycle. For example, if a user never reads the part, and temperature goes below  $T_{LOW}$  then INT becomes active. It would stay that way until temperature goes above  $T_{LOW} + T_{HYST}$ . However if the user reads the part, the output would be reset. At the end of the next conversion cycle, if the condition is true, it is set again. If not, it remains reset.

**Event Interrupt Mode**: User reading part resets output until next condition "event" occurs (in other words, output is only set once for a true condition, if reset by a read, it remains reset until the next triggering threshold has been crossed). Conversely, if a user never read the part, the output would stay set indefinitely after the first event that set the output. An "event" for Event Interrupt Mode is defined as:

- 1. Transitioning upward (downward) across a setpoint, or
- 2. Transitioning downward (upward) across a setpoint's corresponding hysteresis (after having exceeded that setpoint).

For example, if a user never read the part, and temperature went below  $T_{LOW}$  then INT would become active. It would stay that way forever if a user never read the part.

However if the user read the part, the output would be reset. Even if the condition is true, it will remain reset. The temperature must cross above  $T_{LOW} + T_{HYST}$  to set the output again.

In either mode, reading any register in the LM77 restarts the conversion. This allows a designer to know exactly when the LM77 begins a comparison. This prevents unnecessary Interrupts just after reprogramming setpoints. Typically, system Interrupt inputs are masked prior to reprogramming trip points. By doing a read just after resetting trip points, but prior to unmasking, unexpected Interrupts are prevented.



SNIS103F-JUNE 1999-REVISED MARCH 2013

www.ti.com


Avoid programming setpoints so close that their hysteresis values overlap. An example would be that with a  $T_{HYST}$  value of 2°C then setting  $T_{HIGH}$  and  $T_{LOW}$  to within 4°C of each other will violate this restriction. To be more specific, with  $T_{HYST}$  set to 2°C assume  $T_{HIGH}$  set to 64°C. If  $T_{LOW}$  is set equal to, or higher than 60°C this restriction is violated.

#### DEFAULT SETTINGS

The LM77 always powers up in a known state. LM77 power up default conditions are:

- 1. Comparator Interrupt Mode
- 2. T<sub>LOW</sub> set to 10°C
- 3. T<sub>HIGH</sub> set to 64°C
- 4. T\_CRIT set to 80°C
- 5. T<sub>HYST</sub> set to 2°C
- 6. INT and T\_CRIT\_A active low
- 7. Pointer set to "00"; Temperature Register

The LM77 registers will always reset to these default values when the power supply voltage is brought up from zero volts as the supply crosses the voltage level plotted in the following curve. The LM77 registers will reset again when the power supply drops below the voltage plotted in this curve.






#### SERIAL BUS INTERFACE

The LM77 operates as a slave on the Serial Bus, so the SCL line is an input (no clock is generated by the LM77) and the SDA line is a bi-directional serial data line. According to Serial Bus specifications, the LM77 has a 7-bit slave address. The five most significant bits of the slave address are hard wired inside the LM77 and are "10010". The two least significant bits of the address are assigned to pins A1–A0, and are set by connecting these pins to ground for a low, (0); or to  $+V_S$  for a high, (1).

Therefore, the complete slave address is:

1	0	0	1	0	A1	A0
MSB						LSB





Note: Event Interrupt mode is drawn as if the user is reading the part. If the user doesn't read, the outputs would go low and stay that way until the LM77 is read.

Figure 7. Temperature Response Diagram

#### **TEMPERATURE DATA FORMAT**

Temperature data can be read from the Temperature and Set Point registers; and written to the Set Point registers. Temperature data can be read at any time, although reading faster than the conversion time of the LM77 will prevent data from being updated. Temperature data is represented by a 10-bit, two's complement word with an LSB (Least Significant Bit) equal to 0.5°C:

Tomporatura	Digital Output						
Temperature	Binary	Hex					
+130°C	01 0000 0100	104h					
+125°C	00 1111 1010	0FAh					
+25°C	00 0011 0010	032h					
+0.5°C	00 0000 0001	001h					
0°C	00 0000 0000	000h					
-0.5°C	11 1111 1111	3FFh					
-25°C	11 1100 1110	3CEh					
−55°C	11 1001 0010	392h					



#### SHUTDOWN MODE

Shutdown mode is enabled by setting the shutdown bit in the Configuration register via the Serial Bus. Shutdown mode reduces power supply current to 5 µA typical. T\_CRIT\_A is reset if previously set. Since conversions are stoped during shutdown, T\_CRIT\_A and INT will not be operational. The Serial Bus interface remains active. Activity on the clock and data lines of the Serial Bus may slightly increase shutdown mode quiescent current. Registers can be read from and written to in shutdown mode. The LM77 takes miliseconds to respond to the shutdown command.


#### INT AND T\_CRIT\_A OUTPUT

The INT and T\_CRIT\_A outputs are open-drain outputs and do not have internal pull-ups. A "high" level will not be observed on these pins until pull-up current is provided from some external source, typically a pull-up resistor. Choice of resistor value depends on many system factors but, in general, the pull-up resistor should be as large as possible. This will minimize any errors due to internal heating of the LM77. The maximum allowable resistance of the pull up resistor is 90K Ohms based on the Logic "1" Output Leakage Current and a 2 volt high output level.

#### FAULT QUEUE

A fault queue of up to 4 faults is provided to prevent false tripping when the LM77 is used in noisy environments. The 4 faults must occur consecutively to set flags as well as INT and T\_CRIT\_A outputs. The fault queue is enabled by setting bit 4 of the Configuration Register high (see Table 3).

#### INTERNAL REGISTER STRUCTURE



#### Figure 8.

The data registers in the LM77 are selected by the Pointer register. At power-up the Pointer is set to "00"; the location for the Temperature Register. The Pointer register latches the last location it was set to. In Comparator Interrupt Mode, a read from the LM77 resets the INT output. Placing the device in Shutdown mode resets the INT and T\_CRIT\_A outputs. All registers are read and write, except the Temperature register which is read only.

A write to the LM77 will always include the address byte and the Pointer byte. A write to the Configuration register requires one data byte, while the  $T_{LOW}$ ,  $T_{HIGH}$ , and  $T_{CRIT}$  registers require two data bytes.



Reading the LM77 can take place either of two ways: If the location latched in the Pointer is correct (most of the time it is expected that the Pointer will point to the Temperature register because it will be the data most frequently read from the LM77), then the read can simply consist of an address byte, followed by retrieving the corresponding number of data bytes. If the Pointer needs to be set, then an address byte, pointer byte, repeat start, and another address byte plus required number of data bytes will accomplish a read.

The first data byte is the most significant byte with most significant bit first, permitting only as much data as necessary to be read to determine the temperature condition. For instance, if the first four bits of the temperature data indicates a critical condition, the host processor could immediately take action to remedy the excessive temperature. At the end of a read, the LM77 can accept either Acknowledge or No Acknowledge from the Master (No Acknowledge is typically used as a signal for the slave that the Master has read its last byte).

An inadvertent 8-bit read from a 16-bit register, with the D7 bit low, can cause the LM77 to stop in a state where the SDA line is held low as shown in Figure 9. This can prevent any further bus communication until at least 9 additional clock cycles have occurred. Alternatively, the master can issue clock cycles until SDA goes high, at which time issuing a "Stop" condition will reset the LM77.




Figure 9. Inadvertent 8-Bit Read from 16-Bit Register where D7 is Zero ("0")

(Selects which registers will be read from or written to):

#### Table 1. POINTER REGISTER

P7	P6	P5	P4	P3	P2 P1		P0		
0	0	0	0	0	Register Select				

#### P0–P2: Register Select:

P2	P1	P0	Register					
0	0	0	Temperature (Read only) (Power-up default)					
0	0	1	configuration (Read/Write)					
0	1	0	HYST (Read/Write)					
0	1	1	T_CRIT (Read/Write)					
1	0	0	T <sub>LOW</sub> (Read/Write)					
1	0	1	T <sub>HIGH</sub> (Read/Write)					

P3-P7: Must be kept zero.

#### Table 2. TEMPERATURE REGISTER (Read Only):

											• •					
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
Sign	Sign	Sign	Sign	MSB	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	CRIT	HIGH	LOW	
													Status Bits			

#### D0–D2: Status Bits

D3–D15: Temperature Data. One LSB = 0.5°C. Two's complement format.

#### Table 3. CONFIGURATION REGISTER (Read/Write):

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	Fault Queue	INT Polarity	T_CRIT_A Polarity	INT Mode	Shutdown

SNIS103F-JUNE 1999-REVISED MARCH 2013

D0: Shutdown - When set to 1 the LM77 goes to low power shutdown mode. Power up default of "0".

D1: Interrupt mode - 0 is Comparator Interrupt mode, 1 is Event Interrupt mode. Power up default of "0".

D2, D3: T\_CRIT\_A and INT Polarity - 0 is active low, 1 is active high. Outputs are open-drain. Power up default of "0"

D4: Fault Queue - When set to 1 the Fault Queue is enabled, see FAULT QUEUE. Power up default of "0".

D5–D7: These bits are used for production testing and must be kept zero for normal operation.

#### Table 4. T<sub>HYST</sub>, T<sub>LOW</sub>, T<sub>HIGH</sub> AND T\_CRIT\_A REGISTERS (Read/Write):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Sign	Sign	Sign	Sign	MSB	Bit7	Bit6	Bit5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Х	х	Х

D0-D2: Undefined

D3–D15:  $T_{HYST}$ ,  $T_{LOW}$ ,  $T_{HIGH}$  or  $T_CRIT$  Trip Temperature Data. Power up default is  $T_{LOW} = 10^{\circ}$ C,  $T_{HIGH} = 64^{\circ}$ C,  $T_CRIT = 80^{\circ}$ C,  $T_{HYST} = 2^{\circ}$ C.

 $T_{\text{HYST}}$  is subtracted from  $T_{\text{HIGH}},$  and T\_CRIT, and added to  $T_{\text{LOW}}.$ 

Avoid programming setpoints so close that their hysteresis values overlap. See TEMPERATURE COMPARISON.

### TEST CIRCUIT DIAGRAMS

#### I<sup>2</sup>C Timing Diagrams




Figure 10. Typical 2-Byte Read From Preset Pointer Location Such as Temp or Comparison Registers




Figure 11. Typical Pointer Set Followed by Immediate Read for 2-Byte Register such as Temp or Comparison Registers





Figure 12. Typical 1-Byte Read from Configuration Register with Preset Pointer



Comparison Register Write



#### **Application Hints**

The temperature response graph in Figure 16 depicts a typical application designed to meet ACPI requirements. In this type of application, the temperature scale is given an arbitrary value of "granularity", or the window within which temperature notification events should occur. The LM77 can be programmed to the window size chosen by the designer, and will issue interrupts to the processor whenever the window limits have been crossed. The internal flags permit quick determination of whether the temperature is rising or falling.

The T\_CRIT limit would typically use its separate output to activate hardware shutdown circuitry separate from the processor. This is done because it is expected that if temperature has gotten this high that the processor may not be responding. The separate circuitry can then shut down the system, usually by shutting down the power supply.

Note that the INT and T\_CRIT\_A outputs are separate, but can be wire-or'd together. Alternatively the T\_CRIT\_A can be diode or'd to the INT line in such a way that a T\_CRIT\_A event activates the INT line, but an INT event does not activate the T\_CRIT\_A line. This may be useful in the event that it is desirable to notify both the processor and separate T\_CRIT\_A shutdown circuitry of a critical temperature alarm at the same time (maybe the processor is still working and can coordinate a graceful shutdown with the separate shutdown circuit).

To implement ACPI compatible sensing it is necessary to sense whenever the temperature goes outside the window, issue an interrupt, service the interrupt, and reprogram the window according to the desired granularity of the temperature scale. The reprogrammed window will now have the current temperature inside it, ready to issue an interrupt whenever the temperature deviates from the current window.

To understand this graph, assume that at the left hand side the system is at some nominal temperature. For the 1st event temperature rises above the upper window limit,  $T_{HIGH}$ , causing INT to go active. The system responds to the interrupt by querying the LM77's status bits and determines that  $T_{HIGH}$  was exceeded, indicating that temperature is rising. The system then reprograms the temperature limits to a value higher by an amount equal to the desired granularity. Note that in Event Interrupt Mode, reprogramming the limits has caused a second, known, interrupt to be issued since temperature has been returned within the window. In Comparator Interrupt Mode, the LM77 simply stops issuing interrupts.

The 2nd event is another identical rise in temperature. The 3rd event is typical of a drop in temperature. This is one of the conditions that demonstrates the power of the LM77, as the user receives notification that a lower limit is exceeded in such a way that temperature is dropping.


LM77



www.ti.com

SNIS103F-JUNE 1999-REVISED MARCH 2013

The Critical Alarm Event activates the separate T\_CRIT\_A output. Typically, this would feed circuitry separate from the processor on the assumption that if the system reached this temperature, the processor might not be responding.



**Note:** Event Interrupt mode is drawn as if the user is reading the part. If the user doesn't read, the outputs would go low and stay that way until the LM77 is read.

Figure 16. Temperature Response Diagram for ACPI Implementation

### **Typical Applications**




Figure 17. Typical Application







Figure 18. Remote HVAC temperature sensor communicates via 3 wires including thermostat signals



By powering the LM77 from auxilary output of the power supply, a non-functioning overheated computer can be powered down to preserve as much of the system as possible.

#### Figure 19. ACPI Compatible Terminal Alarm Shutdown

SNIS103F-JUNE 1999-REVISED MARCH 2013

# **REVISION HISTORY**

Changes from Revision E (March 2013) to Revision F						
•	Changed layout of National Data Sheet to TI format	. 15				



www.ti.com





11-Jan-2021

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LM77CIM-3	NRND	SOIC	D	8	95	Non-RoHS & Green	Call TI	Call TI	-55 to 125	LM77 CIM-3	
LM77CIM-3/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	LM77	Samples
										CIM-3	bampies
LM77CIM-5/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	LM77	Samples
										CIM-5	Jampies
LM77CIMM-3/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	T06C	Samples
LM77CIMM-5/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	T07C	Samples
LM77CIMMX-3/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	T06C	Samples
LM77CIMX-3/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	LM77	Sles
										CIM-3	Samples
LM77CIMX-5/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	LM77	Samples
										CIM-5	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



# PACKAGE OPTION ADDENDUM

11-Jan-2021

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM77CIMM-3/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM77CIMM-5/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM77CIMMX-3/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM77CIMX-3/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM77CIMX-5/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

24-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM77CIMM-3/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LM77CIMM-5/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LM77CIMMX-3/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LM77CIMX-3/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM77CIMX-5/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

# D0008A



# **PACKAGE OUTLINE**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated