











CSD17484F4

SLPS550C -MAY 2015-REVISED DECEMBER 2019

CSD17484F4 30-V N-Channel FemtoFET™ MOSFET

Features

- Low On-Resistance
- Ultra-Low Q_a and Q_{ad}
- Low-Threshold Voltage
- Ultra-Small Footprint (0402 Case Size)
 - 1.0 mm × 0.6 mm
- Ultra-Low Profile
 - 0.2-mm Height
- Integrated ESD Protection Diode
 - Rated > 4-kV HBM
 - Rated > 2-kV CDM
- Lead and Halogen Free
- **RoHS Compliant**


Applications

- Optimized for Load Switch Applications
- Optimized for General Purpose Switching **Applications**
- **Battery Applications**
- Handheld and Mobile Applications

Description

This 99-mΩ, 30-V, N-Channel FemtoFET™ MOSFET is designed and optimized to minimize the footprint in many handheld and mobile applications. This technology is capable of replacing standard small signal MOSFETs while providing at least a 60% reduction in footprint size.

Typical Part Dimensions



Product Summary

$T_A = 25^{\circ}$	°C	TYPICAL V	UNIT			
V_{DS}	Drain-to-Source Voltage 30					
Q_g	Gate Charge Total (4.5 V)	920		рC		
Q_{gd}	Gate Charge Gate-to-Drain	75		рC		
		V _{GS} = 1.8 V	170			
D	Desire to Course On Besintance	V _{GS} = 2.5 V	125	mΩ		
R _{DS(on)}	Drain-to-Source On-Resistance	$V_{GS} = 4.5 \text{ V}$	107	11122		
		V _{GS} = 8.0 V	99			
$V_{GS(th)}$	Threshold Voltage	0.85	V			

Device Information⁽¹⁾

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD17484F4	3000		Femto (0402)	Tape
CSD17484F4T	250	7-Inch Reel	1.00-mm × 0.60-mm Land Grid Array (LGA)	and Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 25	s°C	VALUE	UNIT	
V_{DS}	Drain-to-Source Voltage	30	٧	
V_{GS}	Gate-to-Source Voltage	12	٧	
I_D	Continuous Drain Current ⁽¹⁾	3.0	Α	
I _{DM}	Pulsed Drain Current ⁽¹⁾⁽²⁾	18	Α	
	Continuous Gate Clamp Current	35	A	
I _G	Pulsed Gate Clamp Current ⁽²⁾	350	mA	
P_D	Power Dissipation	500	mW	
V	Human-Body Model (HBM)	4	kV	
V _(ESD)	Charged-Device Model (CDM)	2	KV	
T _J , T _{stg}	Operating Junction, Storage Temperature	-55 to 150	°C	
E _{AS}	Avalanche Energy, Single Pulse I_D = 7.1 A, L = 0.1 mH, R_G = 25 Ω	2.5	mJ	

- (1) Typical $R_{\theta,JA} = 85^{\circ}\text{C/W}$ on $1-\text{in}^2$ (6.45-cm²), (0.071-mm) thick Cu pad on a 0.06-in (1.52-mm) thick FR4
- (2) Pulse duration ≤ 100 μs, duty cycle ≤ 1%.

Top View






Table of Contents

1	Features 1	6.1 Receiv	ing Notification of Documentation U	Jpdates 7
2	Applications 1	6.2 Commi	unity Resources	<mark>7</mark>
	Description 1	6.3 Traden	narks	7
	Revision History2	6.4 Electro	static Discharge Caution	7
	Specifications		ry	7
	5.1 Electrical Characteristics		II, Packaging, and Orderable n	8
	5.2 Thermal Information		nical Dimensions	
6	Device and Documentation Support7		mended Minimum PCB Layout mended Stencil Pattern	

4 Revision History

Changes from Revision B (September 2017) to Revision C	Page
Changed On-State Resistance vs Gate-to-Source Voltage by truncating V _{GS} from 20 V to 12 V	4
Changes from Revision A (August 2017) to Revision B	Page
Changes from Revision A (August 2017) to Revision B Deleted the CSD68830F4 Embossed Carrier Tape Dimensions section	9
Changes from Original (May 2015) to Revision A	Page
Added the Receiving Notification of Documentation Updates and the Community Resources sections to Device and Documentation Support	
Updated the Mechanical, Packaging, and Orderable Information section	8



5 Specifications

5.1 Electrical Characteristics

 $T_A = 25$ °C (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV _{DSS}	Drain-to-source voltage	$V_{GS} = 0 \text{ V}, I_{DS} = 250 \mu\text{A}$	30			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = 24 V			100	nA
I _{GSS}	Gate-to-source leakage current	V _{DS} = 0 V, V _{GS} = 12 V			50	nA
V _{GS(th)}	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{DS} = 250 \mu A$	0.65	0.85	1.10	V
		$V_{GS} = 1.8 \text{ V}, I_{DS} = 0.5 \text{ A}$		170	270	
D	Drain-to-source on-resistance	$V_{GS} = 2.5 \text{ V}, I_{DS} = 0.5 \text{ A}$		125	160	mΩ
R _{DS(on)}	Diam-to-source on-resistance	$V_{GS} = 4.5 \text{ V}, I_{DS} = 0.5 \text{ A}$		107	128	11122
		$V_{GS} = 8 \text{ V}, I_{DS} = 0.5 \text{ A}$		99	121	
g _{fs}	Transconductance	$V_{DS} = 15 \text{ V}, I_{DS} = 0.5 \text{ A}$		4		S
DYNAMI	C CHARACTERISTICS					
C _{iss}	Input capacitance			150	195	pF
Coss	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 15 \text{ V}, $ f = 1 MHz		44	57	pF
C_{rss}	Reverse transfer capacitance	,		2.2	2.9	pF
R_{G}	Series gate resistance			8		Ω
Q_g	Gate charge total (4.5 V)			920	1200	рC
Q_g	Gate charge total (8.0 V)			1570	2040	рС
Q_{gd}	Gate charge gate-to-drain	V _{DS} = 15 V, I _{DS} = 0.5 A		75		рС
Q_{gs}	Gate charge gate-to-source			280		рС
$Q_{g(th)}$	Gate charge at V _{th}			140		рC
Q _{oss}	Output charge	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$		1400		рC
t _{d(on)}	Turnon delay time			3		ns
t _r	Rise time	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V},$		1		ns
$t_{d(off)}$	Turnoff delay time	$I_{DS} = 0.5 \text{ A}, R_G = 2 \Omega$		11		ns
t _f	Fall time			4		ns
DIODE C	CHARACTERISTICS					
V_{SD}	Diode forward voltage	$I_{SD} = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$		0.73	0.9	V
Q_{rr}	Reverse recovery charge	V _{DS} = 15 V, I _F = 0.5 A, di/dt = 300 A/μs		1300		рС
t _{rr}	Reverse recovery time	V _{DS} - 15 V, 1 _F = 0.5 A, α//αι = 300 A/μs		6.2		ns

5.2 Thermal Information

 $T_A = 25$ °C (unless otherwise stated)

	THERMAL METRIC	TYPICAL VALUES	UNIT
D	Junction-to-ambient thermal resistance ⁽¹⁾	85	°C ///
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	245	°C/W

⁽¹⁾ Device mounted on FR4 material with 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu.


Copyright © 2015–2019, Texas Instruments Incorporated

⁽²⁾ Device mounted on FR4 material with minimum Cu mounting area.



5.3 Typical MOSFET Characteristics

 $T_A = 25$ °C (unless otherwise stated)






Figure 2. Saturation Characteristics




Figure 3. Transfer Characteristics

Submit Documentation Feedback

Copyright © 2015–2019, Texas Instruments Incorporated



Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise stated)





Figure 8. Normalized On-State Resistance vs Temperature


Figure 9. Typical Diode Forward Voltage



Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise stated)










Figure 12. Maximum Drain Current vs Temperature



6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

6.3 Trademarks

FemtoFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

nts Incorporated Submit Documentation Feedback


Product Folder Links: CSD17484F4




7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Mechanical Dimensions








- (1) All linear dimensions are in millimeters (dimensions and tolerancing per AME T14.5M-1994).
- (2) This drawing is subject to change without notice.
- (3) This package is a PB-free solder land design.

Table 1. Pin Configuration

POSITION	DESIGNATION
Pin 1	Gate
Pin 2	Source
Pin 3	Drain




7.2 Recommended Minimum PCB Layout



(1) All dimensions are in millimeters.

7.3 Recommended Stencil Pattern



(1) All dimensions are in millimeters.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD17484F4	ACTIVE	PICOSTAR	YJJ	3	3000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-55 to 150	G2	Samples
CSD17484F4T	ACTIVE	PICOSTAR	YJJ	3	250	RoHS & Green	Call TI	Level-1-260C-UNLIM	-55 to 150	G2	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jan-2020

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD17484F4	PICOST AR	YJJ	3	3000	178.0	9.2	0.7	1.1	0.28	4.0	8.0	Q2
CSD17484F4T	PICOST AR	YJJ	3	250	178.0	9.2	0.7	1.1	0.28	4.0	8.0	Q2

www.ti.com 18-Jan-2020



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	CSD17484F4	PICOSTAR	YJJ	3	3000	220.0	220.0	35.0
I	CSD17484F4T	PICOSTAR	YJJ	3	250	220.0	220.0	35.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated