<u>Voltage Regulator</u> - Low Power Low, Dropout

100 mA

The LP2950 and LP2951 are micropower voltage regulators that are specifically designed to maintain proper regulation with an extremely low input-to-output voltage differential. These devices feature a very low quiescent bias current of 75 μ A and are capable of supplying output currents in excess of 100 mA. Internal current and thermal limiting protection is provided.

The LP2951 has three additional features. The first is the Error Output that can be used to signal external circuitry of an out of regulation condition, or as a microprocessor power-on reset. The second feature allows the output voltage to be preset to 5.0 V, 3.3 V or 3.0 V output (depending on the version) or programmed from 1.25 V to 29 V. It consists of a pinned out resistor divider along with direct access to the Error Amplifier feedback input. The third feature is a Shutdown input that allows a logic level signal to turn-off or turn-on the regulator output.

Due to the low input-to-output voltage differential and bias current specifications, these devices are ideally suited for battery powered computer, consumer, and industrial equipment where an extension of useful battery life is desirable. The LP2950 is available in the three pin case 29 and DPAK packages, and the LP2951 is available in the eight pin dual-in-line, SOIC-8 and Micro8 surface mount packages. The 'A' suffix devices feature an initial output voltage tolerance $\pm 0.5\%$.


Features

- Low Quiescent Bias Current of 75 μA
- $\bullet\,$ Low Input–to–Output Voltage Differential of 50 mV at 100 μA and 380 mV at 100 mA
- 5.0 V, 3.3 V or 3.0 V \pm 0.5% Allows Use as a Regulator or Reference
- Extremely Tight Line and Load Regulation
- Requires Only a 1.0 µF Output Capacitor for Stability
- Internal Current and Thermal Limiting
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and RoHS Compliant

LP2951 Additional Features

- Error Output Signals an Out of Regulation Condition
- Output Programmable from 1.25 V to 29 V
- Logic Level Shutdown Input

(See Following Page for Device Information.)



(Top View)

PIN CONNECTIONS

8 Input

Feedback

Error Output

V_O Tap

7

6

5

Output 1

Sense 2

GND 4

3

Shutdown

ORDERING & MARKING INFORMATION

See detailed ordering and shipping information in the package dimensions section on pages 14 and 15 of this data sheet. See general marking information in the device marking section on page 17 of this data sheet.

DEVICE INFORMATION

		Output Voltage				
Package	3.0 V	3.3 V	5.0 V	Adjustable	Operating Ambient Temperature Range	
TO-92	LP2950CZ-3.0	LP2950CZ-3.3	LP2950CZ-5.0	Not	$T_A = -40^\circ \text{ to } +125^\circ \text{C}$	
Suffix Z	LP2950ACZ-3.0	LP2950ACZ-3.3	LP2950ACZ-5.0	Available		
DPAK	LP2950CDT-3.0	LP2950CDT-3.3	LP2950CDT-5.0	Not	$T_A = -40^\circ \text{ to } +125^\circ \text{C}$	
Suffix DT	LP2950ACDT-3.0	LP2950ACDT-3.3	LP2950ACDT-5.0	Available		
SOIC-8	-	NCV2951ACD-3.3R2	NCV2951ACDR2	NCV2951CDR2	$T_A = -40^\circ \text{ to } +125^\circ \text{C}$	
SOIC-8	LP2951CD-3.0	LP2951CD-3.3	LP2951CD	LP2951CD	$T_A = -40^\circ \text{ to } +125^\circ \text{C}$	
Suffix D	LP2951ACD-3.0	LP2951ACD-3.3	LP2951ACD	LP2951ACD		
Micro8	LP2951CDM-3.0	LP2951CDM-3.3	LP2951CDM	LP2951CDM	$T_A = -40^\circ \text{ to } +125^\circ \text{C}$	
Suffix DM	LP2951ACDM-3.0	LP2951ACDM-3.3	LP2951ACDM	LP2951ACDM		
DIP-8	LP2951CN-3.0	LP2951CN-3.3	LP2951CN	LP2951CN	$T_A = -40^\circ \text{ to } +125^\circ \text{C}$	
Suffix N	LP2951ACN-3.0	LP2951ACN-3.3	LP2951ACN	LP2951ACN		

LP2950Cx-xx / LP2951Cxx-xx LP2950ACx-xx / LP2951ACxx-xx 1% Output Voltage Precision at T_A = 25°C 0.5% Output Voltage Precision at T_A = 25°C




Figure 1. Representative Block Diagrams

MAXIMUM RATINGS ($T_A = 25^{\circ}C$, unless otherwise noted.)

Rating	Symbol	Value	Unit
Input Voltage	V _{CC}	30	Vdc
Peak Transient Input Voltage (t < 300 ms)	V _{CC}	32	Vdc
Power Dissipation and Thermal Characteristics			
Maximum Power Dissipation	PD	Internally Limited	W
Case 751 (SOIC-8) D Suffix			
Thermal Resistance, Junction-to-Ambient	$R_{ hetaJA}$	180	°C/W
Thermal Resistance, Junction-to-Case	$R_{ ext{ heta}JC}$	45	°C/W
Case 369A (DPAK) DT Suffix (Note 1)			
Thermal Resistance, Junction-to-Ambient	$R_{ hetaJA}$	92	°C/W
Thermal Resistance, Junction-to-Case	$R_{ ext{ heta}JC}$	6.0	°C/W
Case 29 (TO-226AA/TO-92) Z Suffix			
Thermal Resistance, Junction-to-Ambient	$R_{ hetaJA}$	160	°C/W
Thermal Resistance, Junction-to-Case	$R_{ ext{ heta}JC}$	83	°C/W
Case 626 N Suffix			
Thermal Resistance, Junction-to-Ambient	$R_{ hetaJA}$	105	°C/W
Case 846A (Micro8) DM Suffix			
Thermal Resistance, Junction-to-Ambient	$R_{ hetaJA}$	240	°C/W
Feedback Input Voltage	V _{fb}	-1.5 to +30	Vdc
Shutdown Input Voltage	V _{sd}	-0.3 to +30	Vdc
Error Comparator Output Voltage	V _{err}	–0.3 to +30	Vdc
Operating Ambient Temperature Range	T _A	-40 to +125	°C
Maximum Die Junction Temperature Range	TJ	+150	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

ELECTRICAL CHARACTERISTICS

(V_{in} = V_O + 1.0 V, I_O = 100 μ A, C_O = 1.0 μ F, T_A = 25°C [Note 3], unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage, 5.0 V Versions	Vo				V
V _{in} = 6.0 V, I _O = 100 μA, T _A = 25°C					
LP2950C-5.0/LP2951C/NCV2951C*		4.950	5.000	5.050	
LP2950AC-5.0/LP2951AC/NCV2951AC*		4.975	5.000	5.025	
T _A = -40 to +125°C					
LP2950C-5.0/LP2951C/NCV2951C*		4.900	-	5.100	
LP2950AC-5.0/LP2951AC/NCV2951AC*		4.940	-	5.060	
V_{in} = 6.0 to 30 V, I_O = 100 μA to 100 mA, T_A = – 40 to +125°C					
LP2950C-5.0/LP2951C/NCV2951C*		4.880	-	5.120	
LP2950AC-5.0/LP2951AC/NCV2951AC*		4.925	-	5.075	
Output Voltage, 3.3 V Versions	V _O				V
V_{in} = 4.3 V, I _O = 100 μ A, T _A = 25°C					
LP2950C-3.3/LP2951C-3.3		3.267	3.300	3.333	
LP2950AC-3.3/LP2951AC-3.3/NCV2951AC-3.3*		3.284	3.300	3.317	
$T_{A} = -40 \text{ to } +125^{\circ}\text{C}$					
LP2950C-3.3/LP2951C-3.3		3.234	-	3.366	
LP2950AC-3.3/LP2951AC-3.3/NCV2951AC-3.3*		3.260	-	3.340	
V_{in} = 4.3 to 30 V, I _O = 100 μ A to 100 mA, T _A = -40 to +125°C					
LP2950C-3.3/LP2951C-3.3		3.221	-	3.379	
LP2950AC-3.3/LP2951AC-3.3/NCV2951AC-3.3*		3.254	-	3.346	
Output Voltage, 3.0 V Versions	Vo				V
V_{in} = 4.0 V, I_O = 100 μ A, T_A = 25°C					
LP2950C-3.0/LP2951C-3.0		2.970	3.000	3.030	
LP2950AC-3.0/LP2951AC-3.0		2.985	3.000	3.015	
$T_A = -40 \text{ to } +125^{\circ}\text{C}$					
LP2950C-3.0/LP2951C-3.0		2.940	-	3.060	
LP2950AC-3.0/LP2951AC-3.0		2.964	-	3.036	
V_{in} = 4.0 to 30 V, I_O = 100 μA to 100 mA, T_A = -40 to $+125^\circ C$					
LP2950C-3.0/LP2951C-3.0		2.928	-	3.072	
LP2950AC-3.0/LP2951AC-3.0		2.958	_	3.042	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. The Junction-to-Ambient Thermal Resistance is determined by PCB copper area per Figure 29.

This device series contains ESD protection and exceeds the following tests: Human Body Model (HBM), 2000 V, Class 2, JESD22 A114–C Machine Model (MM), 200 V, Class B, JESD22 A115–A

Charged Device Model (CDM), 2000 V, Class IV, JESD22 C101-C

3. Low duty pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

4. V_{O(nom)} is the part number voltage option.

5. Noise tests on the LP2951 are made with a 0.01 uF capacitor connected across Pins 7 and 1.

6. Latch-up Current Maximum Rating tested per JEDEC standard: JESD78

Inputs Low: passing positive current 100 mA and negative current –100 mA

- Inputs High: passing positive current 100 mA and negative current -10 mA.

*NCV prefix is for automotive and other applications requiring site and change control.

ELECTRICAL CHARACTERISTICS (continued)

(V_{in} = V_O + 1.0 V, I_O = 100 μ A, C_O = 1.0 μ F, T_A = 25°C [Note 9], unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Line Regulation (V _{in} = V _{O(nom)} +1.0 V to 30 V) (Note 10) LP2950C–XX/LP2951C/LP2951C–XX/NCV2951C*	Reg _{line}	_	0.08	0.20	%
LP2950AC-XX/LP2951AC/LP2951AC-XX/NCV2951AC*		_	0.04	0.10	
Load Regulation ($I_0 = 100 \ \mu A$ to 100 mA)	Reg _{load}				%
LP2950C-XX/LP2951C/LP2951C-XX/NCV2951C*	Cioud	-	0.13	0.20	
LP2950AC-XX/LP2951AC/LP2951AC-XX/NCV2951AC*		-	0.05	0.10	
Dropout Voltage	$V_I - V_O$				mV
$I_0 = 100 \mu A$		-	30	80	
$I_0 = 100 \text{ mA}$		-	350	450	
Supply Bias Current	Icc		93	100	
l _O = 100 μA l _O = 100 mA		_	93 4.0	120 12	μA mA
Dropout Supply Bias Current (V _{in} = V _{O(nom)} – 0.5 V,	I _{CCdropout}	_	110	170	μA
$I_{O} = 100 \ \mu\text{A}$ (Note 10)	CCaropout		110	170	μΛ
Current Limit (V _O Shorted to Ground)	l _{Limit}	-	220	300	mA
Thermal Regulation	Reg _{thermal}	-	0.05	0.20	%/W
Output Noise Voltage (10 Hz to 100 kHz) (Note 11)	V _n				μVrms
C _L = 1.0 μF		-	126	-	1
C _L = 100 μF		-	56	-	
_P2951A/LP2951AC Only	-				-
Reference Voltage ($T_A = 25^{\circ}C$)	V _{ref}				V
LP2951C/LP2951C-XX/NCV2951C*		1.210 1.220	1.235	1.260	
LP2951AC/LP2951AC-XX/NCV2951AC*	N	1.220	1.235	1.250	N
Reference Voltage ($T_A = -40$ to $+125^{\circ}C$) LP2951C/LP2951C-XX/NCV2951C*	V _{ref}	1.200	_	1.270	V
LP2951AC/LP2951AC-XX/NCV2951AC*		1.200	_	1.260	
Reference Voltage ($T_A = -40$ to $+125^{\circ}C$)	V _{ref}				V
$I_0 = 100 \ \mu A \text{ to } 100 \ \text{mA}, V_{in} = 23 \text{ to } 30 \text{ V}$	101				
LP2951C/LP2951C-XX/NCV2951C*		1.185	-	1.285	
LP2951AC/LP2951AC-XX/NCV2951AC*		1.190	-	1.270	
Feedback Pin Bias Current	I _{FB}	-	15	40	nA
Error Comparator					
Output Leakage Current (V _{OH} = 30 V)	l _{lkg}	-	0.01	1.0	μΑ
Output Low Voltage (V _{in} = 4.5 V, I_{OL} = 400 μ A)	V _{OL}	-	150	250	mV
Upper Threshold Voltage (V _{in} = 6.0 V)	V _{thu}	40	45	-	mV
Lower Threshold Voltage (V _{in} = 6.0 V)	V _{thl}	-	60	95	mV
Hysteresis (V _{in} = 6.0 V)	V _{hy}	-	15	-	mV
Shutdown Input					
Input Logic Voltage	V _{shtdn}				V
Logic "0" (Regulator "On")		0	-	0.7	1
Logic "1" (Regulator "Off")		2.0	-	30	
Shutdown Pin Input Current	I _{shtdn}				μA
$V_{\text{shtdn}} = 2.4 \text{ V}$		-	35	50	1
V _{shtdn} = 30 V	- 	-	450	600	<u> </u>
Regulator Output Current in Shutdown Mode $(V_{in} = 30 \text{ V}, V_{shtdn} = 2.0 \text{ V}, V_O = 0, \text{Pin 6 Connected to Pin 7})$	I _{off}	-	3.0	10	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. The Junction-to-Ambient Thermal Resistance is determined by PCB copper area per Figure 29.

8. ESD data available upon request.

9. Low duty pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

10. $V_{O(nom)}$ is the part number voltage option. 11. Noise tests on the LP2951 are made with a 0.01 μ F capacitor connected across Pins 7 and 1.

*NCV prefix is for automotive and other applications requiring site and change control.

DEFINITIONS

Dropout Voltage – The input/output voltage differential at which the regulator output no longer maintains regulation against further reductions in input voltage. Measured when the output drops 100 mV below its nominal value (which is measured at 1.0 V differential), dropout voltage is affected by junction temperature, load current and minimum input supply requirements.

Line Regulation – The change in output voltage for a change in input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that average chip temperature is not significantly affected.

Load Regulation – The change in output voltage for a change in load current at constant chip temperature.

Maximum Power Dissipation – The maximum total device dissipation for which the regulator will operate within specifications.

Bias Current – Current which is used to operate the regulator chip and is not delivered to the load.


Output Noise Voltage – The RMS ac voltage at the output, with constant load and no input ripple, measured over a specified frequency range.

Leakage Current – Current drawn through a bipolar transistor collector–base junction, under a specified collector voltage, when the transistor is "off".

Upper Threshold Voltage – Voltage applied to the comparator input terminal, below the reference voltage which is applied to the other comparator input terminal, which causes the comparator output to change state from a logic "0" to "1".

Lower Threshold Voltage – Voltage applied to the comparator input terminal, below the reference voltage which is applied to the other comparator input terminal, which causes the comparator output to change state from a logic "1" to "0".

Hysteresis – The difference between Lower Threshold voltage and Upper Threshold voltage.



 $R_L = 50 \Omega$





Figure 10. Line Transient Response

Figure 11. LP2951 Enable Transient



Output Current

Figure 17. Output Stability versus Output Capacitor Change

APPLICATIONS INFORMATION

Introduction

The LP2950/LP2951 regulators are designed with internal current limiting and thermal shutdown making them user-friendly. Typical application circuits for the LP2950 and LP2951 are shown in Figures 20 through 28.

These regulators are not internally compensated and thus require a 1.0 μ F (or greater) capacitance between the LP2950/LP2951 output terminal and ground for stability. Most types of aluminum, tantalum or multilayer ceramic will perform adequately. Solid tantalums or appropriate multilayer ceramic capacitors are recommended for operation below 25°C.

At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to 0.33 μ F for currents less than 10 mA, or 0.1 μ F for currents below 1.0 mA. Using the 8 pin versions at voltages less than 5.0 V operates the error amplifier at lower values of gain, so that more output capacitance is needed for stability. For the worst case operating condition of a 100 mA load at 1.23 V output (output Pin 1 connected to the feedback Pin 7) a minimum capacitance of 3.3 μ F is recommended.

The LP2950 will remain stable and in regulation when operated with no output load. When setting the output voltage of the LP2951 with external resistors, the resistance values should be chosen to draw a minimum of $1.0 \,\mu$ A.

A bypass capacitor is recommended across the LP2950/LP2951 input to ground if more than 4 inches of wire connects the input to either a battery or power supply filter capacitor.

Input capacitance at the LP2951 Feedback Pin 7 can create a pole, causing instability if high value external resistors are used to set the output voltage. Adding a 100 pF capacitor between the Output Pin 1 and the Feedback Pin 7 and increasing the output filter capacitor to at least $3.3 \,\mu\text{F}$ will stabilize the feedback loop.

Error Detection Comparator


The comparator switches to a positive logic low whenever the LP2951 output voltage falls more than approximately 5.0% out of regulation. This value is the comparator's designed-in offset voltage of 60 mV divided by the 1.235 V internal reference. As shown in the representative block diagram. This trip level remains 5.0% below normal regardless of the value of regulated output voltage. For example, the error flag trip level is 4.75 V for a normal 5.0 V regulated output, or 9.50 V for a 10 V output voltage.

Figure 2 is a timing diagram which shows the ERROR signal and the regulated output voltage as the input voltage

to the LP2951 is ramped up and down. The ERROR signal becomes valid (low) at about 1.3 V input. It goes high when the input reaches about 5.0 V (V_{out} exceeds about 4.75 V). Since the LP2951's dropout voltage is dependent upon the load current (refer to the curve in the Typical Performance Characteristics), the input voltage trip point will vary with load current. The output voltage trip point does not vary with load.

The error comparator output is an open collector which requires an external pullup resistor. This resistor may be returned to the output or some other voltage within the system. The resistance value should be chosen to be consistent with the 400 μ A sink capability of the error comparator. A value between 100 k Ω and 1.0 M Ω is suggested. No pullup resistance is required if this output is unused.

When operated in the power down mode ($V_{in} = 0 V$), the error comparator output will go high if it has been pulled up to an external supply (the output transistor is in high impedance state). To avoid this invalid response, the error comparator output should be pulled up to V_{out} (see Figure 18).





Programming the Output Voltage (LP2951)

The LP2951CX may be pin-strapped for the nominal fixed output voltage using its internal voltage divider by tying Pin 1 (output) to Pin 2 (sense) and Pin 7 (feedback) to Pin 6 (5.0 V tap). Alternatively, it may be programmed for any output voltage between its 1.235 reference voltage and its 30 V maximum rating. An external pair of resistors is required, as shown in Figure 19.




Figure 19. Adjustable Regulator

The complete equation for the output voltage is:

$$V_{out} = V_{ref} (1 + R1/R2) + I_{FB} R1$$

where V_{ref} is the nominal 1.235 V reference voltage and I_{FB} is the feedback pin bias current, nominally -20 nA. The minimum recommended load current of 1.0 μ A forces an upper limit of 1.2 M Ω on the value of R2, if the regulator must work with no load. I_{FB} will produce a 2% typical error in V_{out} which may be eliminated at room temperature by adjusting R1. For better accuracy, choosing R2 = 100 k reduces this error to 0.17% while increasing the resistor program current to 12 μ A. Since the LP2951 typically draws 75 μ A at no load with Pin 2 open circuited, the extra 12 μ A of current drawn is often a worthwhile tradeoff for eliminating the need to set output voltage in test.

Output Noise

In many applications it is desirable to reduce the noise present at the output. Reducing the regulator bandwidth by increasing the size of the output capacitor is the only method for reducing noise on the 3 lead LP2950. However, increasing the capacitor from 1.0 μ F to 220 μ F only decreases the noise from 430 μ V to 160 μ Vrms for a 100 kHz bandwidth at the 5.0 V output.

Noise can be reduced fourfold by a bypass capacitor across R1, since it reduces the high frequency gain from 4 to unity. Pick

$$C_{Bypass} \approx \frac{1}{2\pi R1 \times 200 \text{ Hz}}$$

or about 0.01 μ F. When doing this, the output capacitor must be increased to 3.3 μ F to maintain stability. These changes reduce the output noise from 430 μ V to 126 μ Vrms for a 100 kHz bandwidth at 5.0 V output. With bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at higher output voltages.







Figure 20. 1.0 A Regulator with 1.2 V Dropout


TYPICAL APPLICATIONS



















All diodes are 1N4148.


Early Warning flag on low input voltage.

Main output latches off at lower input voltages.

Battery backup on auxiliary output.

Operation: Regulator #1's V_{out} is programmed one diode drop above 5.0 V. Its error flag becomes active when V_{in} \leq 5.7 V. When V_{in} drops below 5.3 V, the error flag of regulator #2 becomes active and via Q1 latches the main output "off". When V_{in} again exceeds 5.7 V, regulator #1 is back in regulation and the early warning signal rises, unlatching regulator #2 via D3.





Vout = 1.25V (1.0 + R1/R2)

For 5.0 V output, use internal resistors. Wire Pin 6 to 7, and wire Pin 2 to +V_{out} Bus.








Figure 27. Open Circuit Detector for 4.0 to 20 mA Current Loop







ORDERING INFORMATION (LP2950)

Part Number	Output Voltage (Volts)	Tolerance (%)	Package	Shipping [†]
LP2950CZ-3.0G	3.0	1.0	TO–92 (Pb–Free)	2000 Units / Bag
LP2950CZ-3.0RAG	3.0	1.0	TO–92 (Pb–Free)	2000 Units / Tape & Reel
LP2950ACZ-3.0G	3.0	0.5	TO–92 (Pb–Free)	2000 Units / Bag
LP2950ACZ-3.0RAG	3.0	0.5	TO–92 (Pb–Free)	2000 Units / Tape & Reel
LP2950CZ-3.3G	3.3	1.0	TO–92 (Pb–Free)	2000 Units / Bag
LP2950CZ-3.3RAG	3.3	1.0	TO–92 (Pb–Free)	2000 Units / Tape & Reel
LP2950ACZ-3.3G	3.3	0.5	TO–92 (Pb–Free)	2000 Units / Bag
LP2950ACZ-3.3RAG	3.3	0.5	TO–92 (Pb–Free)	2000 Units / Tape & Reel
LP2950CZ-5.0G	5.0	1.0	TO-92 (Pb-Free)	2000 Units / Bag
LP2950CZ-5.0RAG	5.0	1.0	TO-92 (Pb-Free)	2000 Units / Tape & Reel
LP2950CZ-5.0RPG	5.0	1.0	TO–92 (Pb–Free)	2000 Units / Ammo Pack
LP2950ACZ-5.0G	5.0	0.5	TO–92 (Pb–Free)	2000 Units / Bag
LP2950ACZ-5.0RAG	5.0	0.5	TO-92 (Pb-Free)	2000 Units / Tape & Reel
LP2950CDT-3.0G	3.0	1.0	DPAK (Pb–Free)	75 Units / Rail
LP2950CDT-3.0RKG	3.0	1.0	DPAK (Pb–Free)	2500 Units / Tape & Reel
LP2950ACDT-3.0G	3.0	0.5	DPAK (Pb–Free)	75 Units / Rail
LP2950ACDT-3RKG	3.0	0.5	DPAK (Pb–Free)	2500 Units / Tape & Reel
LP2950CDT-3.3G	3.3	1.0	DPAK (Pb-Free)	75 Units / Rail
LP2950CDT-3.3RKG	3.3	1.0	DPAK (Pb-Free)	2500 Units / Tape & Reel
LP2950ACDT-3.3RG	3.3	0.5	DPAK (Pb-Free)	2500 Units / Tape & Reel
LP2950CDT-5.0G	5.0	1.0	DPAK (Pb-Free)	75 Units / Rail
LP2950CDT-5.0RKG	5.0	1.0	DPAK (Pb-Free)	2500 Units / Tape & Reel
LP2950ACDT-5.0G	5.0	0.5	DPAK (Pb-Free)	75 Units / Rail
LP2950ACDT-5RKG	5.0	0.5	DPAK (Pb-Free)	2500 Units / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ORDERING INFORMATION (LP2951)

Part Number	Output Voltage (Volts)	Tolerance (%)	Package	Shipping [†]
LP2951CD-3.0G	3.0	1.0	SOIC-8 (Pb-Free)	98 Units / Rail
LP2951CD-3.0R2G	3.0	1.0	SOIC-8 (Pb-Free)	2500 Units / Tape & Reel
LP2951ACD-3.0G	3.0	0.5	SOIC-8 (Pb-Free)	98 Units / Rail
LP2951ACD-3.0R2G	3.0	0.5	SOIC-8 (Pb-Free)	2500 Units / Tape & Reel
LP2951CD-3.3G	3.3	1.0	SOIC-8 (Pb-Free)	98 Units / Rail
LP2951CD-3.3R2G	3.3	1.0	SOIC-8 (Pb-Free)	2500 Units / Tape & Reel
LP2951ACD-3.3G	3.3	0.5	SOIC-8 (Pb-Free)	98 Units / Rail
LP2951ACD-3.3R2G	3.3	0.5	SOIC-8 (Pb-Free)	2500 Units / Tape & Reel
LP2951CDG	5.0 or Adj.	1.0	SOIC-8 (Pb-Free)	98 Units / Rail
LP2951CDR2G	5.0 or Adj.	1.0	SOIC-8 (Pb-Free)	2500 Units / Tape & Reel
LP2951ACDG	5.0 or Adj.	0.5	SOIC-8 (Pb-Free)	98 Units / Rail
LP2951ACDR2G	5.0 or Adj.	0.5	SOIC-8 (Pb-Free)	2500 Units / Tape & Reel
LP2951CDM-3.0R2G	3.0	1.0	Micro8 (Pb–Free)	4000 Units / Tape & Reel
LP2951ACDM-3.0RG	3.0	0.5	Micro8 (Pb–Free)	4000 Units / Tape & Reel
LP2951CDM-3.3R2G	3.3	1.0	Micro8 (Pb–Free)	4000 Units / Tape & Reel
LP2951ACDM-3.3RG	3.3	0.5	Micro8 (Pb–Free)	4000 Units / Tape & Reel
LP2951CDMR2G	5.0 or Adj.	1.0	Micro8 (Pb–Free)	4000 Units / Tape & Reel
LP2951ACDMR2G	5.0 or Adj.	0.5	Micro8 (Pb–Free)	4000 Units / Tape & Reel
LP2951ACN-3.0G	3.0	0.5	PDIP-8 (Pb-Free)	50 Units / Rail
LP2951CN-3.3G	3.3	1.0	PDIP-8 (Pb-Free)	50 Units / Rail
LP2951ACN-3.3G	3.3	0.5	PDIP-8 (Pb-Free)	50 Units / Rail
LP2951CNG	5.0 or Adj.	1.0	PDIP-8 (Pb-Free)	50 Units / Rail
LP2951ACNG	5.0 or Adj.	0.5	PDIP-8 (Pb-Free)	50 Units / Rail

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


ORDERING INFORMATION (NCV2951)

Part Number	Output Voltage (Volts)	Tolerance (%)	Package	Shipping [†]
NCV2951ACD3.3R2G*	3.3	0.5	SOIC-8 (Pb-Free)	2500 Units / Tape & Reel
NCV2951ACDR2G*	5.0 or Adj.	0.5	SOIC-8 (Pb-Free)	2500 Units / Tape & Reel
NCV2951CDR2G*	5.0 or Adj.	1.0	SOIC-8 (Pb-Free)	2500 Units / Tape & Reel
NCV2951ACDMR2G*	5.0 or Adj.	0.5	Micro8 (Pb–Free)	4000 Units / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP

Capable.

MARKING DIAGRAMS



(Note: Microdot may be in either location)

*This marking diagram also applies to NCV2951.

Micro8 is a trademark of International Rectifier.


8 [

D

1

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS





TO-92 (TO-226) 1 WATT CASE 29-10 ISSUE A


DATE 08 MAY 2012

STYLE 1: PIN 1. 2. 3.	EMITTER BASE COLLECTOR	STYLE 2: PIN 1. 2. 3.	BASE EMITTER COLLECTOR	STYLE 3: PIN 1. 2. 3.	ANODE ANODE CATHODE	STYLE 4: PIN 1. 2. 3.	CATHODE CATHODE ANODE	STYLE 5: PIN 1. 2. 3.	DRAIN SOURCE GATE
STYLE 6: PIN 1. 2. 3.	GATE SOURCE & SUBSTRATE DRAIN	STYLE 7: PIN 1. 2. 3.	SOURCE DRAIN GATE	STYLE 8: PIN 1. 2. 3.	DRAIN GATE SOURCE & SUBSTRATE	STYLE 9: PIN 1. 2. 3.	BASE 1 EMITTER BASE 2	STYLE 10: PIN 1. 2. 3.	CATHODE GATE ANODE
STYLE 11: PIN 1. 2. 3.	ANODE CATHODE & ANODE CATHODE	STYLE 12: PIN 1. 2. 3.	MAIN TERMINAL 1 Gate Main Terminal 2	STYLE 13: PIN 1. 2. 3.	ANODE 1 GATE CATHODE 2	STYLE 14: PIN 1. 2. 3.	EMITTER COLLECTOR BASE	STYLE 15: PIN 1. 2. 3.	ANODE 1 CATHODE ANODE 2
STYLE 16: PIN 1. 2. 3.	ANODE GATE CATHODE	STYLE 17: PIN 1. 2. 3.	COLLECTOR BASE EMITTER	STYLE 18: PIN 1. 2. 3.	ANODE CATHODE NOT CONNECTED	STYLE 19: PIN 1. 2. 3.	GATE ANODE CATHODE	STYLE 20: PIN 1. 2. 3.	NOT CONNECTED CATHODE ANODE
STYLE 21: PIN 1. 2. 3.	COLLECTOR EMITTER BASE	STYLE 22: PIN 1. 2. 3.	SOURCE GATE DRAIN	STYLE 23: PIN 1. 2. 3.	GATE SOURCE DRAIN	STYLE 24: PIN 1. 2. 3.	EMITTER Collector/Anode Cathode	STYLE 25: PIN 1. 2. 3.	MT 1 GATE MT 2
STYLE 26: PIN 1. 2. 3.	V _{CC} GROUND 2 OUTPUT	STYLE 27: PIN 1. 2. 3.	MT SUBSTRATE MT	STYLE 28: PIN 1. 2. 3.	CATHODE ANODE GATE	STYLE 29: PIN 1. 2. 3.	NOT CONNECTED ANODE CATHODE	STYLE 30: PIN 1. 2. 3.	DRAIN GATE SOURCE
STYLE 31: PIN 1. 2. 3.	GATE DRAIN SOURCE	STYLE 32: PIN 1. 2. 3.	BASE COLLECTOR EMITTER	STYLE 33: PIN 1. 2. 3.	RETURN INPUT OUTPUT	STYLE 34: PIN 1. 2. 3.	input Ground Logic	STYLE 35: PIN 1. 2. 3.	GATE COLLECTOR EMITTER

DOCUMENT NUMBER:	98AON52857E Electronic versions are uncontrolled except when accessed directly from the Document Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TO-92 (TO-226) 1 WATT		PAGE 2 OF 2
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.			

© Semiconductor Components Industries, LLC, 2019






*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolle		
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document versions are uncontrolled except		
NEW STANDARD:	REF TO JEDEC TO-252	"CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK SINGLE GAUGE SURFACE MOU	PAGE 1 OF 2		

DATE 21 JUL 2015

- 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL

OPTIONAL MOLD FEATURE.					
	INC	HES	MILLIMETER		
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.028	0.045	0.72	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
E	0.250	0.265	6.35	6.73	
е	0.090	BSC	2.29 BSC		
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.114	REF	2.90	REF	
L2	0.020	BSC	0.51	BSC	
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Z	0.155		3.93		



XXXXXX	= Device Code
A	= Assembly Location
L	= Wafer Lot
Y	= Year
WW	= Work Week
G	= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part





PAGE 2 OF 2


ISSUE	REVISION	DATE				
0	RELEASED FOR PRODUCTION. REQ. BY L. GAN	24 SEP 2001				
А	ADDED STYLE 8. REQ. BY S. ALLEN.	06 AUG 2008				
В	ADDED STYLE 9. REQ. BY D. WARNER.	16 JAN 2009				
С	ADDED STYLE 10. REQ. BY S. ALLEN.	09 JUN 2009				
D	RELABELED DRAWING TO JEDEC STANDARDS. ADDED SIDE VIEW DETAIL A. CORRECTED MARKING INFORMATION. REQ. BY D. TRUHITTE.	29 JUN 2010				
E	ADDED ALTERNATE CONSTRUCTION BOTTOM VIEW. MODIFIED DIMENSIONS b2 AND L1. CORRECTED MARKING DIAGRAM FOR DISCRETE. REQ. BY I. CAM- BALIZA.	06 FEB 2014				
F	ADDED SECOND ALTERNATE CONSTRUCTION BOTTOM VIEW. REQ. BY K. MUSTAFA.	21 JUL 2015				

ON Semiconductor and with application or use of any product or circuit, and specifically disclaims any and all liability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be robided in scilluct data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters such the source or sustain life, or for any other application in which the failure of the SCILLC product save to only any license under its patent rights nor the rights of others. SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

© Semiconductor Components Industries, LLC, 2015 July, 2015 – Rev. F

Downloaded from Arrow.com.






A = Assembly Location


- WL = Wafer Lot
- YY = Year
- WW = Work Week
- G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.



© Semiconductor Components Industries, LLC, 2019





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2				
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.							

© Semiconductor Components Industries, LLC, 2019

SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER EMITTER 5. BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 COLLECTOR. DIE #2 З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6. BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT OVI O 2 З. UVLO 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2			
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.						


7.

8

COLLECTOR, #1

COLLECTOR, #1





DOCUMENT NUMBER:	98ASB14087C Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	MICRO8		PAGE 1 OF 1			
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.						

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor and the support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconducts harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized claim alleges that

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

٥