## CAN FD Transceiver with Wake-up Pattern (WUP) Option

## Features

- Supports CAN 2.0 and CAN with Flexible Data-Rate (CAN FD) Physical Layer Transceiver Requirements
- Optimized for CAN FD at 2, 5 and 8 Mbps Operation:
- Maximum propagation delay: 120 ns
- Loop delay symmetry: -10\%/+10\% (2 Mbps)
- MCP2542FD/4FD:
- Wake-up on CAN activity, $3.6 \mu$ filter time
- MCP2542WFD/4WFD:
- Wake-up on Pattern (WUP), as specified in ISO 11898-2:2016, $3.6 \mu \mathrm{~s}$ activity filter time
- Implements ISO 11898-2:2016
- Qualified According to AEC-Q100 Rev. G
- Very Low Standby Current (4 $\mu \mathrm{A}$, typical)
- Vio Supply Pin to Interface Directly to CAN Controllers and Microcontrollers with 1.8 V to 5 V I/O
- CAN Bus Pins are Disconnected when Device is Unpowered:
- An unpowered node or brown-out event will not load the CAN bus
- Device is unpowered if VDD or VIo drop below its POR level
- Detection of Ground Fault:
- Permanent dominant detection on TXD
- Permanent dominant detection on bus
- Automatic Thermal Shutdown Protection
- Suitable for 12 V and 24 V Systems
- Meets or Exceeds Stringent Automotive Design Requirements, Including "Hardware Requirements for LIN, CAN and FlexRay Interfaces in Automotive Applications", Version 1.3, May 2012:
- Conducted emissions @ 2 Mbps with Common-Mode Choke (CMC)
- Direct Power Injection (DPI) @ 2 Mbps with CMC
- Meets SAE J2962/2 "Communication Transceiver Qualification Requirements - CAN":
- Radiated emissions @ 2 Mbps without a CMC
- High Electrostatic Discharge (ESD) Protection on CANH and CANL, meeting IEC61000-4-2 up to $\pm 13 \mathrm{kV}$
- Temperature Ranges:
- Extended (E): $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- High (H): $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$


## Description

The MCP2542FD/4FD and MCP2542WFD/4WFD CAN transceiver family is designed for high-speed CAN FD applications of up to 8 Mbps communication speed. The maximum propagation delay was improved to support longer bus length.
The device meets the automotive requirements for CAN FD bit rates exceeding 2 Mbps , low quiescent current, Electromagnetic Compatibility (EMC) and Electrostatic Discharge (ESD).

## Applications

CAN 2.0 and CAN FD networks in automotive, industrial, aerospace, medical and consumer applications.

Package Types

| MCP2542FD | MCP2544FD |
| :---: | :---: | :---: |
| MCP2542WFD | MCP2544WFDT |
| $3 \times 3$ DFN* | $3 \times 3$ DFN* |

## MCP2542FD/4FD, MCP2542WFD/4WFD

MCP2542FD/4FD, MCP2542WFD/4WFD Family Members

| Device | Vio pin | WUP | Description |
| :--- | :---: | :---: | :--- |
| MCP2542FD | Yes | No |  |
| MCP2544FD | No | No | Internal Level Shifter on Digital I/O Pins |
| MCP2542WFD | Yes | Yes | Wake-up on Pattern (see Section 1.6.5 "Remote Wake-up via <br> CAN Bus (WUP)") |
| MCP2544WFDT | No | Yes | Internal Level Shifter on Digital I/O Pins; Wake-up on Pattern |

Note: For ordering information, see the Product Identification System section.

## Block Diagram



Note 1: There is one receiver implemented. The receiver can operate in Low-Power or High-Speed mode.
2: Only MCP2542FD and MCP2542WFD have the VIo pin.
3: In the MCP2544FD and MCP2544WFDT, the supply for the digital I/O is internally connected to

## MCP2542FD/4FD, MCP2542WFD/4WFD

### 1.0 DEVICE OVERVIEW

The MCP2542FD/4FD and MCP2542WFD/4WFD devices serve as the interface between a CAN protocol controller and the physical bus. The devices provide differential transmit and receive capability for the CAN protocol controller. The devices are fully compatible with ISO 11898-2:2016.

Excellent loop delay symmetry supports data rates up to 8 Mbps for CAN FD. The maximum propagation delay was improved to support longer bus length.
Typically, each node in a CAN system must have a device to convert the digital signals generated by a CAN controller to signals suitable for transmission over the bus cabling (differential output). It also provides a buffer between the CAN controller and the high-voltage spikes that can be generated on the CAN bus by outside sources.
The MCP2542FD/4FD wakes up on CAN activity (basic wake-up). The CAN activity filter time is $3.6 \mu$ s maximum.
The MCP2542WFD/4WFD wakes up after receiving two consecutive Dominant states separated by a Recessive state: WUP. The minimum duration of each Dominant and Recessive state is tFILTER. The complete WUP has to be detected within tWAKE(TO).

### 1.1 Transmitter Function

The CAN bus has two states: Dominant and Recessive. A Dominant state occurs when the differential voltage between CANH and CANL is greater than VDIFF(D)(I). A Recessive state occurs when the differential voltage is less than $\operatorname{VDiff}(\mathrm{R})(\mathrm{I})$. The Dominant and Recessive states correspond to the Low and High states of the TXD input pin, respectively. However, a Dominant state initiated by another CAN node will override a Recessive state on the CAN bus.

### 1.2 Receiver Function

In Normal mode, the RXD output pin reflects the differential bus voltage between CANH and CANL. The Low and High states of the RXD output pin correspond to the Dominant and Recessive states of the CAN bus, respectively.

### 1.3 Internal Protection

CANH and CANL are protected against battery short circuits and electrical transients that can occur on the CAN bus. This feature prevents destruction of the transmitter output stage during such a Fault condition.

The device is further protected from excessive current loading by thermal shutdown circuitry that disables the output drivers when the junction temperature exceeds a nominal limit of $+175^{\circ} \mathrm{C}$.

All other parts of the chip remain operational and the chip temperature is lowered due to the decreased power dissipation in the transmitter outputs. This protection is essential to protect against bus line short-circuit induced damage. Thermal protection is only active during Normal mode.

### 1.4 Permanent Dominant Detection

The MCP2542FD/4FD and MCP2542WFD/4WFD devices prevent two conditions:

- Permanent Dominant condition on TxD
- Permanent Dominant condition on the bus

In Normal mode, if the MCP2542FD/4FD and MCP2542WFD/4WFD devices detect an extended Low state on the TXD input, they will disable the CANH and CANL output drivers in order to prevent the corruption of data on the CAN bus. The drivers will remain disabled until TXD goes high. The high-speed receiver is active and data on the CAN bus are received on RXD.
In Standby mode, if the MCP2542FD/4FD and MCP2542WFD/4WFD devices detect an extended dominant condition on the bus, it will set the RXD pin to a Recessive state. This allows the attached controller to go to Low-Power mode until the dominant issue is corrected. RXD is latched high until a Recessive state is detected on the bus and the wake-up function is enabled again.

### 1.5 Power-on Reset (POR) and Undervoltage Detection

The MCP2542FD/4FD and MCP2542WFD/4WFD have POR detection on both supply pins: VDD and VIO. Typical POR thresholds to deassert the Reset are 1.2V and 3.0V for VIO and VDD, respectively.
When the device is powered on, CANH and CANL remain in a high-impedance state until VDD exceeds its undervoltage level. Once powered on, CANH and CANL will enter a high-impedance state if the voltage level at VDD drops below the undervoltage level, providing voltage brown-out protection during normal operation.
In Normal mode, the receiver output is forced to the Recessive state during an undervoltage condition on VdD. In Standby mode, the low-power receiver is designed to work down to 1.7 V Vio. Therefore, the low-power receiver remains operational down to VPORL on VDD (MCP2544FD and MCP2544WFDT). The MCP2542FD and MCP2542WFD transfer data to the RXD pin down to 1.7 V on the VIO supply.

## MCP2542FD/4FD, MCP2542WFD/4WFD

### 1.6 Mode Control

The main difference between the MCP2542FD/4FD and MCP2542WFD/4WFD is the wake-up method.
Figure 1-1 shows the state diagram of the MCP2542FD/4FD. The devices wake up on CAN activity.
Figure 1-2 shows the state diagram of the MCP2542WFD/4WFD. The devices wake up on a WUP.

### 1.6.1 UNPOWERED MODE (POR)

The MCP2542FD/4FD and MCP2542WFD/4WFD enter Unpowered mode under the following conditions:

- After powering up the device, or
- If VDd drops below Vporl, or
- If Vio drops below Vporl_Vio

In Unpowered mode, the CAN bus will be biased to ground using a high-impedance. The MCP2542FD/4FD and MCP2542WFD/4WFD are not able to communicate on the bus or detect a wake-up event.

### 1.6.2 WAKE MODE

The MCP2542FD/4FD and MCP2542WFD/4WFD devices transition from Unpowered mode to Wake mode when VDD and VIO are above their PORH levels. From Normal mode, the devices will also enter Wake mode if VDD is smaller than VUVL, or if the band gap output voltage is not within valid range. Additionally, the device will transition from Standby mode to Wake mode if STBY is pulled low.
In Wake mode, the CAN bus is biased to ground and RXD is always high.

### 1.6.3 NORMAL MODE

When Vdd exceeds Vuvh, the band gap is within valid range and TXD is high; the device transitions into Normal mode. During POR, when the microcontroller powers up, the TXD pin could be unintentionally pulled down by the microcontroller powering up. To avoid driving the bus during a POR of the microcontroller, the transceiver proceeds to Normal mode only after TXD is high.

In Normal mode, the driver block is operational and can drive the bus pins. The slopes of the output signals on CANH and CANL are optimized to reduce Electromagnetic Emissions (EME). The CAN bus is biased to VDD/2.

The high-speed differential receiver is active.

### 1.6.4 STANDBY MODE

The device may be placed in Standby mode by applying a high level to the STBY pin. In Standby mode, the transmitter and the high-speed part of the receiver are switched off to minimize power consumption.
The low-power receiver and the wake-up block are enabled in order to monitor the bus for activity. The CAN bus is biased to ground.
The RXD pin remains high until a wake-up event has occurred.
The MCP2542FD/4FD uses basic wake-up: one dominant phase for a minimum time of tFILTER will wake up the device.

The MCP2542WFD/4WFD will only wake up if it detects a complete WUP. The WUP method is described in the next section.
After a wake-up event was detected, the CAN controller gets interrupted by a negative edge on the RXD pin.
The CAN controller must put the MCP2542FD/4FD and MCP2542WFD/4WFD back into Normal mode by deasserting the STBY pin in order to enable high-speed data communication.
The CAN bus wake-up function requires both supply voltages, VDD and VIo, to be in valid range.

### 1.6.5 REMOTE WAKE-UP VIA CAN BUS (WUP)

The MCP2542WFD/4WFD wakes up from Standby/ Silent mode when a dedicated Wake-up Pattern (WUP) is detected on the CAN bus. The Wake-up Pattern is specified in ISO 11898-6 and ISO 11898-2:2016 (see Figure 1-2 and Figure 2-11).
The Wake-up Pattern consists of three events:

- A dominant phase of at least tFILTER, followed by
- A recessive phase of at least tFILTER, followed by
- A dominant phase of at least tfILTER

The complete pattern must be received within tWAKE(TO). Otherwise, the internal wake-up logic is reset and the complete Wake-up Pattern must be retransmitted in order to trigger a wake-up event.

FIGURE 1-1: MCP2542FD/4FD STATE DIAGRAM: BASIC WAKE-UP


## MCP2542FD/4FD, MCP2542WFD/4WFD

FIGURE 1-2: MCP2542WFD/4WFD STATE DIAGRAM: WAKE-UP PATTERN


### 1.7 Pin Descriptions

The description of the pins are listed in Table 1-1.

TABLE 1-1: MCP2542/4FD AND MCP2542/4WFD PIN DESCRIPTIONS

| MCP2542FD <br> MCP2542WFD <br> $3 \times 3$ DFN, <br> $2 \times 3$ TDFN | MCP2542FD <br> MCP2542WFD <br> SOIC | MCP2544FD <br> MCP2544WFDT <br> 3x3 DFN, <br> 2x3 TDFN | MCP2544FD <br> MCP2544WFDT <br> SOIC | Symbol | Pin Function |
| :---: | :---: | :---: | :---: | :--- | :--- |
| 1 | 1 | 1 | 1 | TXD | Transmit Data Input |
| 2 | 2 | 2 | 2 | Vss | Ground |
| 3 | 3 | 3 | 3 | VDD | Supply Voltage |
| 4 | 4 | 4 | 4 | RXD | Receive Data Output |
| - | - | 5 | 5 | NC | No Connect |
| 5 | 5 | - | - | VIO | Digital I/O Supply Pin |
| 6 | 6 | 6 | 6 | CANL | CAN Low-Level Voltage I/O |
| 7 | 7 | 7 | 7 | CANH | CAN High-Level Voltage I/O |
| 8 | 8 | 8 | 8 | STBY | Standby Mode Input |
| 9 | - | 9 | - | EP | Exposed Thermal Pad |

### 1.7.1 TRANSMITTER DATA INPUT PIN (TxD)

The CAN transceiver drives the differential output pins, CANH and CANL, according to TXD. It is usually connected to the transmitter data output of the CAN controller device. When TXD is low, CANH and CANL are in the Dominant state. When TXD is high, CANH and CANL are in the Recessive state, provided that another CAN node is not driving the CAN bus with a Dominant state. TXD is connected from an internal pull-up resistor (nominal $33 \mathrm{k} \Omega$ ) to VIO in the MCP2542FD and MCP2542WFD, and to VDD in the MCP2544FD and MCP2544WFDT.

### 1.7.2 GROUND SUPPLY PIN (Vss)

Ground supply pin.

### 1.7.3 SUPPLY VOLTAGE PIN (VDD)

Positive supply voltage pin. Supplies transmitter and receiver, including the wake-up receiver.

### 1.7.4 RECEIVER DATA OUTPUT PIN (R×D)

RXD is a CMOS-compatible output that drives high or low depending on the differential signals on the CANH and CANL pins, and is usually connected to the receiver data input of the CAN controller device. RXD is high when the CAN bus is Recessive and low in the Dominant state. RXD is supplied by VIO in the MCP2542FD and MCP2542WFD, and by VDD in the MCP2544FD and MCP2544WFDT.

### 1.7.5 NC PIN (MCP2544FD AND MCP2544WFDT)

No Connect. This pin can be left open or connected to Vss.

### 1.7.6 VIo PIN (MCP2542FD AND MCP2542WFD)

Supply for digital I/O pins. In the MCP2544FD and MCP2544WFDT, the supply for the digital I/O (TXD, RXD and STBY) is internally connected to VDD.

### 1.7.7 <br> DIGITAL I/O

The MCP2542FD/4FD and MCP2542WFD/4WFD enable easy interfacing to MCU with I/O ranges from 1.8 V to 5 V .

### 1.7.7.1 MCP2544FD and MCP2544WFDT

The $\mathrm{VIH}(\mathrm{MIN})$ and $\mathrm{VIL}(\mathrm{MAX})$ for STBY and TXD are independent of VDD. They are set at levels that are compatible with 3 V and 5 V microcontrollers.
The RXD pin is always driven to VDD, therefore, a 3 V microcontroller will need a 5 V tolerant input.

### 1.7.7.2 MCP2542FD and MCP2542WFD

VIH and VIL for STBY and TXD depend on VIo. The RXD pin is driven to VIO.

## MCP2542FD/4FD, MCP2542WFD/4WFD

### 1.7.8 CAN LOW PIN (CANL)

The CANL output drives the low side of the CAN differential bus. This pin is also tied internally to the receive input comparator. CANL disconnects from the bus when MCP2542FD/4FD and MCP2542WFD/4WFD are not powered.

### 1.7.9 CAN HIGH PIN (CANH)

The CANH output drives the high side of the CAN differential bus. This pin is also tied internally to the receive input comparator. CANH disconnects from the bus when MCP2542FD/4FD and MCP2542WFD/4WFD are not powered.

### 1.7.10 STANDBY MODE INPUT PIN (STBY)

This pin selects between Normal or Standby mode. In Standby mode, the transmitter and high-speed receiver are turned off, only the low-power receiver and wake-up filter are active. STBY is connected from an internal MOS pull-up resistor to VIO in the MCP2542FD and MCP2542WFD, and to VDD in the MCP2544FD and MCP2544WFDT. The value of the MOS pull-up resistor depends on the supply voltage. Typical values are $660 \mathrm{k} \Omega$ for $5 \mathrm{~V}, 1.1 \mathrm{M} \Omega$ for 3.3 V and $4.4 \mathrm{M} \Omega$ for 1.8 V .

### 1.7.11 EXPOSED THERMAL PAD (EP)

It is recommended to connect this pad to Vss to enhance electromagnetic immunity and thermal resistance.

## MCP2542FD/4FD, MCP2542WFD/4WFD

### 1.8 Typical Applications

In order to meet the EMC/EMI requirements, a Common-Mode Choke (CMC) may be required for data rates greater than 1 Mbps . Figure 1-3 and Figure 1-4 illustrate examples of typical applications of the devices.

FIGURE 1-3: MCP2544WFDT WITH NC AND SPLIT TERMINATION


FIGURE 1-4: MCP2542FD WITH Vio PIN


## MCP2542FD/4FD, MCP2542WFD/4WFD

NOTES:

## MCP2542FD/4FD, MCP2542WFD/4WFD

### 2.0 ELECTRICAL CHARACTERISTICS

### 2.1 Terms and Definitions

A number of terms are defined in ISO 11898 that are used to describe the electrical characteristics of a CAN transceiver device. These terms and definitions are summarized in this section.

### 2.1.1 BUS VOLTAGE

VCANL and VCANH denote the voltages of the bus line wires, CANL and CANH, relative to the ground of each individual CAN node.

### 2.1.2 COMMON-MODE BUS VOLTAGE RANGE

Boundary voltage levels of Vcanl and Vcanh, with respect to ground, for which proper operation will occur if up to the maximum number of CAN nodes are connected to the bus.

### 2.1.3 DIFFERENTIAL INTERNAL CAPACITANCE, CDIFF (OF A CAN NODE)

Capacitance seen between CANL and CANH during the Recessive state when the CAN node is disconnected from the bus (see Figure 2-1).

### 2.1.4 DIFFERENTIAL INTERNAL RESISTANCE, RDIFF (OF A CAN NODE)

Resistance seen between CANL and CANH during the Recessive state when the CAN node is disconnected from the bus (see Figure 2-1).

### 2.1.5 DIFFERENTIAL VOLTAGE, VDIFF (OF CAN BUS)

Differential voltage of the two-wire CAN bus with value equal to Vdiff = Vcanh - Vcanl.

### 2.1.6 INTERNAL CAPACITANCE, CIN (OF A CAN NODE)

Capacitance seen between CANL (or CANH) and ground during the Recessive state when the CAN node is disconnected from the bus (see Figure 2-1).

### 2.1.7 INTERNAL RESISTANCE, RIN (OF A CAN NODE)

Resistance seen between CANL (or CANH) and ground during the Recessive state when the CAN node is disconnected from the bus (see Figure 2-1).

FIGURE 2-1: PHYSICAL LAYER DEFINITIONS


## MCP2542FD/4FD, MCP2542WFD/4WFD

### 2.2 Absolute Maximum Ratings $\dagger$

VDD. ..... 7.0V
Vıo. ..... 7.0 V
DC Voltage at TXD, RxD, STBY and Vss ..... -0.3 V to $\mathrm{VIO}+0.3 \mathrm{~V}$
DC Voltage at CANH and CANL ..... -58 V to +58 V
Transient Voltage on CANH and CANL (ISO-7637) (Figure 2-5) ..... -150 V to +100 V
Differential Bus Input Voltage VDIFF(I) ( $\mathrm{t}=60$ days, continuous) ..... -5 V to +10 V
Differential Bus Input Voltage VDIFF(I) (1000 pulses, $t=0.1 \mathrm{~ms}, \operatorname{VcANH}=+18 \mathrm{~V})$ ..... $+17 \mathrm{~V}$
Dominant State Detection VDIFF(I) (10000 pulses, $\mathrm{t}=1 \mathrm{~ms}$ ) ..... $+9 \mathrm{~V}$
Storage Temperature ..... $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Ambient Temperature ..... $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Virtual Junction Temperature, TvJ (IEC 60747-1) ..... $-40^{\circ} \mathrm{C}$ to $+190^{\circ} \mathrm{C}$
Soldering Temperature of Leads (10 seconds) ..... $+300^{\circ} \mathrm{C}$
ESD Protection on CANH and CANL Pins (IEC 61000-4-2) ..... $\pm 13 \mathrm{kV}$
ESD Protection on CANH and CANL Pins (IEC 801; Human Body Model) ..... $\pm 8 \mathrm{kV}$
ESD Protection on All Other Pins (IEC 801; Human Body Model) ..... $\pm 4 \mathrm{kV}$
ESD Protection on All Pins (IEC 801; Machine Model) ..... $\pm 400 \mathrm{~V}$
ESD Protection on All Pins (IEC 801; Charge Device Model) ..... $\pm 750 \mathrm{~V}$
$\dagger$ Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## MCP2542FD/4FD, MCP2542WFD/4WFD

## TABLE 2-1: DC CHARACTERISTICS

| DC Specifications | Electrical Characteristics: Unless otherwise indicated, Extended (E): TAMB $=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and High (H): TAMB $=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$; $\mathrm{V} D \mathrm{D}=4.5 \mathrm{~V}$ to 5.5 V ; $\mathrm{VIO}=1.7 \mathrm{~V}$ to 5.5 V (Note 2); $\mathrm{RL}=60 \Omega ; \mathrm{CL}=100 \mathrm{pF}$; unless otherwise specified. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Sym. | Min. | Typ. | Max. | Units | Conditions |
| Supply |  |  |  |  |  |  |
| Vdd Pin |  |  |  |  |  |  |
| Voltage Range | VDD | 4.5 | - | 5.5 | V |  |
| Supply Current | IDD | - | 2.5 | 5 | mA | Recessive, VTXD = Vdd |
|  |  | - | 55 | 70 |  | Dominant, VTXD $=0 \mathrm{~V}$ |
| Standby Current | IDDS | - | 4 | 15 | $\mu \mathrm{A}$ | MCP2544FD and MCP2544WFDT, bus recessive |
|  |  | - | 4 | 16 |  | MCP2542FD and MCP2542WFD, includes IIO |
| Maximum Supply Current | IDDMAX | - | 95 | 140 | mA | Fault condition: VTXD $=$ Vss, VCANH $=$ VCANL $=-5 \mathrm{~V}$ to +18 V (Note 1) |
| High Level of the POR Comparator for VDD | VPORH | - | 3.0 | 3.95 | V | Note 1 |
| Low Level of the POR Comparator for Vdd | VPORL | 1.0 | 2.0 | 3.2 | V | Note 1 |
| Hysteresis of POR Comparator for VDD | VPORD | 0.2 | 0.9 | 2.0 | V | Note 1 |
| High Level of the UV Comparator for VdD | Vuvi | 4.0 | 4.25 | 4.4 | V |  |
| Low Level of the UV Comparator for VDD | VuVL | 3.6 | 3.8 | 4.0 | V |  |
| Hysteresis of UV Comparator | VuvD | - | 0.4 | - | V | Note 1 |
| Vio Pin |  |  |  |  |  |  |
| Digital Supply Voltage Range | Vıo | 1.7 | - | 5.5 | V |  |
| Supply Current on Vıo | IıO | - | 7 | 20 | $\mu \mathrm{A}$ | Recessive, $\mathrm{VTXD}=\mathrm{V}$ IO |
|  |  | - | 200 | 400 |  | Dominant, VTXD $=0 \mathrm{~V}$ |
| Standby Current | IDDS | - | 0.3 | 2 | $\mu \mathrm{A}$ | Bus recessive (Note 1) |
| High Level of the POR Comparator for VIO | VPORH_VIO | 0.8 | 1.2 | 1.7 | V |  |
| Low Level of the POR Comparator for VIO | VPORL_VIO | 0.7 | 1.1 | 1.4 | V |  |
| Hysteresis of POR Comparator for VIO | VPORD_VIO | - | 0.2 | - | V |  |
| Bus Line (CANH; CANL) Transmitter |  |  |  |  |  |  |
| CANH; CANL: Recessive Bus Output Voltage | $\mathrm{VO}(\mathrm{R})$ | 2.0 | 0.5 Vdd | 3.0 | V | VTXD = VDD, no load |

Note 1: Characterized; not 100\% tested.
2: Only MCP2542FD and MCP2542WFD have a Vıo pin. For the MCP2544FD and MCP2544WFDT, VIo is internally connected to VDD.
3: -12 V to 12 V is ensured by characterization and tested from -2 V to 7 V .

## MCP2542FD/4FD, MCP2542WFD/4WFD

TABLE 2-1: DC CHARACTERISTICS (CONTINUED)

| DC Specifications | Electrical Characteristics: Unless otherwise indicated, Extended (E): Tamb $=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and High (H): TAmb $=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$; VDD $=4.5 \mathrm{~V}$ to 5.5 V ; $\mathrm{VIO}=1.7 \mathrm{~V}$ to 5.5 V (Note 2); $\mathrm{RL}=60 \Omega ; \mathrm{CL}=100 \mathrm{pF}$; unless otherwise specified. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Sym. | Min. | Typ. | Max. | Units | Conditions |
| CANH; CANL: Bus Output Voltage in Standby | Vo(s) | -0.1 | 0.0 | +0.1 | V | STBY = VTXD = VDD, no load |
| Recessive Output Current | $\mathrm{IO}(\mathrm{R})$ | -5 | - | +5 | mA | -24 V < Vcan < +24V |
| CANH: Dominant Output Voltage | $\mathrm{VO}(\mathrm{D})$ | 2.75 | 3.50 | 4.50 | V | TXD $=0, \mathrm{RL}=50$ to $65 \Omega$ |
| CANL: Dominant Output Voltage |  | 0.50 | 1.50 | 2.25 |  | $\mathrm{RL}=50 \Omega$ to $65 \Omega$ |
| Driver Symmetry <br> (Vcanh + Vcanl)/Vdd | Vsym | 0.9 | 1.0 | 1.1 | V | 1 MHz square wave, Recessive and Dominant states, and transition (Note 1) |
| Dominant: Differential Output Voltage | Vo(DIFF)(D) | 1.5 | 2.0 | 3.0 | V | $\mathrm{VTXD}=\mathrm{VsS}, \mathrm{RL}=50 \Omega \text { to } 65 \Omega$ <br> (Figure 2-2, Figure 2-4, <br> Section 3.0 "Typical Performance Curves") <br> (Note 1) |
|  |  | 1.4 | 2.0 | 3.3 |  | $\mathrm{VTXD}=\mathrm{VSS}, \mathrm{RL}=45 \Omega \text { to } 70 \Omega$ <br> (Figure 2-2, Figure 2-4, <br> Section 3.0 "Typical <br> Performance Curves") <br> (Note 1) |
|  |  | 1.3 | 2.0 | 3.3 |  | $\text { VTXD }=\mathrm{VSS}, \mathrm{RL}=40 \Omega \text { to } 75 \Omega$ <br> (Figure 2-2, Figure 2-4) |
|  |  | 1.5 | - | 5.0 |  | VTXD $=\mathrm{VsS}, \mathrm{RL}=2240 \Omega$ <br> (Figure 2-2, Figure 2-4, <br> Section 3.0 "Typical <br> Performance Curves") <br> (Note 1) |
| Recessive: Differential Output Voltage | VO(DIFF)(R) | -500 | 0 | 50 | mV | VTXD = VDD, no load, normal (Figure 2-2, Figure 2-4) |
|  | Vo(DIFF)(S) | -200 | 0 | 200 |  | VTXD = VDD, no load, standby Figure 2-2, Figure 2-4 |
| CANH: Short-Circuit Output Current | $\mathrm{IO}(\mathrm{sc})$ | -115 | -85 | - | mA | $\begin{aligned} & \text { VTXD = VSS, VCANH }=-3 \mathrm{~V} \text {, } \\ & \text { CANL: floating } \end{aligned}$ |
| CANL: Short-Circuit Output Current |  | - | 75 | +115 | mA | VTXD = Vss, VCANL = +18V, CANH: floating |
| Bus Line (CANH; CANL) Receiver |  |  |  |  |  |  |
| Recessive Differential Input Voltage | $\operatorname{VDIFF}(\mathrm{R})(\mathrm{I})$ | -4.0 | - | +0.5 | V | Normal mode, $-12 \mathrm{~V}<\mathrm{V}(\mathrm{CANH}, \mathrm{CANL})<+12 \mathrm{~V}$, see Figure 2-6 (Note 3) |
|  |  | -4.0 | - | +0.4 |  | Standby mode, $-12 \mathrm{~V}<\mathrm{V}(\mathrm{CANH}, \mathrm{CANL})<+12 \mathrm{~V},$ <br> see Figure 2-6 (Note 3) |

Note 1: Characterized; not 100\% tested.
2: Only MCP2542FD and MCP2542WFD have a Vio pin. For the MCP2544FD and MCP2544WFDT, VIo is internally connected to VDD.
3: -12 V to 12 V is ensured by characterization and tested from -2 V to 7 V .

TABLE 2-1: DC CHARACTERISTICS (CONTINUED)

| DC Specifications | Electrical Characteristics: Unless otherwise indicated, Extended ( E ): TAMB $=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and High (H): TAmB $=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$; $\mathrm{V} D \mathrm{D}=4.5 \mathrm{~V}$ to 5.5 V ; $\mathrm{VIO}=1.7 \mathrm{~V}$ to 5.5 V (Note 2); $\mathrm{RL}=60 \Omega ; \mathrm{CL}=100 \mathrm{pF}$; unless otherwise specified. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Sym. | Min. | Typ. | Max. | Units | Conditions |
| Dominant Differential Input Voltage | VDIFF(D)(I) | 0.9 | - | 9.0 | V | Normal mode, -12 V < V(CANH, CANL) < +12V, see Figure 2-6 (Note 3) |
|  |  | 1.1 | - | 9.0 |  | Standby mode, -12 V < V(CANH, CANL) < +12V, see Figure 2-6 (Note 3) |
| Differential Receiver Threshold | VTH(DIFF) | 0.5 | 0.7 | 0.9 | V | Normal mode, -12 V < V(CANH, CANL) < +12V, see Figure 2-6 (Note 3) |
|  |  | 0.4 | 0.7 | 0.9 |  | Standby mode, -12 V < V(CANH, CANL) < +12V, see Figure 2-6 (Note 3) |
| Differential Input Hysteresis | VHYS(DIFF) | 30 | - | 200 | mV | Normal mode, see Figure 2-6 (Note 1) |
| Single-Ended Input Resistance | RCAN_H, RCAN_L | 6 | - | 50 | k $\Omega$ | Note 1 |
| Internal Resistance Matching mR = 2 * (Rcanh - Rcanl)/ (RcANH + Rcanl) | mR | -3 | 0 | +3 | \% | VCANH = Vcant (Note 1) |
| Differential Input Resistance | RDIFF | 12 | 25 | 100 | $\mathrm{k} \Omega$ | Note 1 |
| Internal Capacitance | CIN | - | 20 | - | pF | 1 Mbps (Note 1) |
| Differential Internal Capacitance | Cdiff | - | 10 | - | pF | 1 Mbps (Note 1) |
| CANH, CANL: Input Leakage | ILI | -5 | - | +5 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { VDD }=V \text { TXX }=V \text { STBY }=0 \mathrm{~V}, \\ & \text { for } \mathrm{MCP} 2542 \mathrm{FD} \text { and } \\ & \text { MCP2542WFD, VIO }=0 \mathrm{~V} \text {, } \\ & \text { VCANH = VCANL = } 5 \mathrm{~V} \end{aligned}$ |
| Digital Input Pins (Txd, STBY) |  |  |  |  |  |  |
| High-Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | - | VDD + 0.3 | V | MCP2544FD and MCP2544WFDT |
|  |  | 0.7 VIO | - | $\mathrm{VIO}+0.3$ |  | MCP2542FD and MCP2542WFD |
| Low-Level Input Voltage | $\mathrm{V}_{\text {IL }}$ | -0.3 | - | 0.8 | V | MCP2544FD and MCP2544WFDT |
|  |  | -0.3 | - | 0.3 VIO |  | MCP2542FD and MCP2542WFD |
| High-Level Input Current | IIH | -1 | - | +1 | $\mu \mathrm{A}$ |  |
| TXD: Low-Level Input Current | IIL(TXD) | -270 | -150 | -30 | $\mu \mathrm{A}$ |  |
| STBY: Low-Level Input Current | IIL(STBY) | -30 | - | -1 | $\mu \mathrm{A}$ |  |

Note 1: Characterized; not 100\% tested.
2: Only MCP2542FD and MCP2542WFD have a VIo pin. For the MCP2544FD and MCP2544WFDT, VIO is internally connected to VDD.
3: -12 V to 12 V is ensured by characterization and tested from -2 V to 7 V .

## MCP2542FD/4FD, MCP2542WFD/4WFD

## TABLE 2-1: DC CHARACTERISTICS (CONTINUED)

| DC Specifications | Electrical Characteristics: Unless otherwise indicated, <br> Extended (E): Tamb $=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and High (H): TAmb $=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$; VDD $=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{VIO}=1.7 \mathrm{~V}$ to 5.5 V (Note 2); $\mathrm{RL}=60 \Omega ; \mathrm{CL}=100 \mathrm{pF}$; unless otherwise specified. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Sym. | Min. | Typ. | Max. | Units | Conditions |
| Receive Data (RxD) Output |  |  |  |  |  |  |
| High-Level Output Voltage | Voh | VDD - 0.4 | - | - | V | MCP2544FD and MCP2544WFDT: $\mathrm{IOH}=-2 \mathrm{~mA}$, typical -4 mA |
|  |  | VIo-0.4 | - | - |  | MCP2542FD and MCP2542WFD: <br> $\mathrm{VIO}=2.7 \mathrm{~V}$ to 5.5 V , $\mathrm{IOH}=-1 \mathrm{~mA}$, <br> $\mathrm{VIO}=1.7 \mathrm{~V}$ to 2.7 V , <br> $\mathrm{IOH}=-0.5 \mathrm{~mA}$, <br> typical -2 mA |
| Low-Level Output Voltage | Vol | - | - | 0.4 | V | $\mathrm{IOL}=4 \mathrm{~mA}$, typical 8 mA |
| Thermal Shutdown |  |  |  |  |  |  |
| Shutdown Junction Temperature | TJ(SD) | 165 | 175 | 185 | ${ }^{\circ} \mathrm{C}$ | $-12 \mathrm{~V}<\mathrm{V}(\mathrm{CANH}, \mathrm{CANL})<+12 \mathrm{~V}$ <br> (Note 1) |
| Shutdown Temperature Hysteresis | TJ(HYST) | 15 | - | 30 | ${ }^{\circ} \mathrm{C}$ | $\begin{aligned} & -12 \mathrm{~V}<\mathrm{V}(\mathrm{CANH}, \mathrm{CANL})<+12 \mathrm{~V} \\ & \text { (Note 1) } \end{aligned}$ |

Note 1: Characterized; not 100\% tested.
2: Only MCP2542FD and MCP2542WFD have a VIo pin. For the MCP2544FD and MCP2544WFDT, VIo is internally connected to VDD.
3: -12 V to 12 V is ensured by characterization and tested from -2 V to 7 V .

## MCP2542FD/4FD, MCP2542WFD/4WFD

FIGURE 2-2:
PHYSICAL BIT REPRESENTATION AND SIMPLIFIED BIAS IMPLEMENTATION


TABLE 2-2: AC CHARACTERISTICS

| AC Char | racteristics | Electrical Characteristics: Unless otherwise indicated, <br> Extended (E): Tamb $=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and High (H): TAmb $=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$; VDD $=4.5 \mathrm{~V}$ to 5.5 V ; $\mathrm{VIO}=1.7 \mathrm{~V}$ to 5.5 V (Note 2); $\mathrm{RL}=60 \Omega ; \mathrm{CL}=100 \mathrm{pF}$; Maximum $\operatorname{VDIFF}(\mathrm{D})(\mathrm{I})=3 \mathrm{~V}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param. No. | Parameter | Sym. | Min. | Typ. | Max. | Units | Conditions |
| 1 | Bit Time | tBIT | 0.125 | - | 69.44 | $\mu \mathrm{s}$ |  |
| 2 | Nominal Bit Rate | NBR | 14.4 | - | 8000 | kbps |  |
| 3 | Delay TxD Low to Bus Dominant | tTXD-BuSON | - | 50 | 85 | ns | Note 1 |
| 4 | Delay TxD High to Bus Recessive | tTXD-BUSOFF | - | 40 | 85 | ns | Note 1 |
| 5 | Delay Bus Dominant to RxD | tBuson-RXD | - | 70 | 85 | ns | Note 1 |
| 6 | Delay Bus Recessive to RxD | tBuSOFF-RXD | - | 110 | 145 | ns | Note 1 |

Note 1: Characterized, not 100\% tested.
2: Only MCP2542FD and MCP2542WFD have a VIo pin. For the MCP2544FD and MCP2544WFD, VIO is internally connected to VDD.
3: Characterized. Not in ISO 11898-2:2016.

## MCP2542FD/4FD, MCP2542WFD/4WFD

TABLE 2-2: AC CHARACTERISTICS (CONTINUED)

| AC Characteristics |  | Electrical Characteristics: Unless otherwise indicated, <br> Extended (E): TAMB $=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and High (H): TAMB $=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$; $\mathrm{VDD}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{VIO}=1.7 \mathrm{~V}$ to 5.5 V (Note 2); $\mathrm{RL}=60 \Omega ; \mathrm{CL}=100 \mathrm{pF}$; Maximum $\operatorname{VDIFF}(\mathrm{D})(\mathrm{I})=3 \mathrm{~V}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param. <br> No. | Parameter | Sym. | Min. | Typ. | Max. | Units | Conditions |
| 7 | Propagation Delay TxD to RxD Worst Case of tloop(R) and tLOOP(F); see Figure 2-10 | tTXD - RXD | - | 90 | 120 | ns |  |
|  |  |  | - | 115 | 150 |  | $R \mathrm{~L}=150 \Omega, \mathrm{CL}=200 \mathrm{pF}$ (Note 1) |
| 7a | Propagation Delay, Rising Edge | tıOOP(R) | - | 90 | 120 | ns |  |
| 7b | Propagation Delay, Falling Edge | tLOOP(F) | - | 80 | 120 | ns |  |
| 8a | Recessive Bit Time on RXD - 1 Mbps, Loop Delay Symmetry (Note 3) | tBIT(RXD), 1M | 900 | 985 | 1100 | ns | tBIT(TXD) $=1000 \mathrm{~ns}$ <br> (Figure 2-10) |
|  |  |  | 800 | 960 | 1255 |  | tBIT(TXD) $=1000 \mathrm{~ns}$ (Figure 2-10), RL = 150 $\Omega$, $\mathrm{CL}=200 \mathrm{pF}$ (Note 1) |
| 8b | Recessive Bit Time on RxD - 2 Mbps, Loop Delay Symmetry | tBIT(RXD), 2M | 450 | 490 | 550 | ns | $\mathrm{tBIT}(\mathrm{TXD})=500 \mathrm{~ns}$ (Figure 2-10) |
|  |  |  | 400 | 460 | 550 |  | tBIT(TXD) $=500 \mathrm{~ns}$ (Figure 2-10), RL = 150 $\Omega$, $\mathrm{CL}=200 \mathrm{pF}$ (Note 1) |
| 8c | Recessive Bit Time on RxD - 5 Mbps, Loop Delay Symmetry | tBIT(RXD), 5M | 160 | 190 | 220 | ns | $\mathrm{tBIT}($ TXD $)=200 \mathrm{~ns}$ (Figure 2-10) |
| 8d | Recessive Bit Time on RxD - 8 Mbps, Loop Delay Symmetry (Note 3) | tBIT(RXD), 8M | 85 | 100 | 135 | ns | $\operatorname{tBIT}(T X D)=120 \mathrm{~ns}$ <br> (Figure 2-10) (Note 1) |
| 9 | CAN Activity Filter Time (Standby) | tFILTER | 0.5 | 1.7 | 3.6 | $\mu \mathrm{s}$ | $\mathrm{V} \operatorname{DIFF}(\mathrm{D})(\mathrm{I})=1.2 \mathrm{~V}$ to 3 V |
| 10 | Delay Standby to Normal Mode | tWAKE | - | 7 | 30 | $\mu \mathrm{s}$ | Negative edge on STBY |
| 11 | Permanent Dominant Detect Time | tPDT | 0.8 | 1.9 | 5 | ms | TXD $=0 \mathrm{~V}$ |
| 12 | Permanent Dominant Timer Reset | tPDTR | - | 5 | - | ns | The shortest recessive pulse on TXD or CAN bus to reset permanent dominant timer |

Note 1: Characterized, not 100\% tested.
2: Only MCP2542FD and MCP2542WFD have a VIo pin. For the MCP2544FD and MCP2544WFD, VIO is internally connected to VDD.
3: Characterized. Not in ISO 11898-2:2016.

TABLE 2-2: AC CHARACTERISTICS (CONTINUED)

| AC Characteristics |  | Electrical Characteristics: Unless otherwise indicated, <br> Extended ( E ): TAmB $=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and High (H): TAMB $=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$; <br> $\mathrm{VDD}=4.5 \mathrm{~V}$ to 5.5 V ; $\mathrm{VIO}=1.7 \mathrm{~V}$ to 5.5 V (Note 2); $\mathrm{RL}=60 \Omega ; \mathrm{CL}=100 \mathrm{pF}$; <br> Maximum $\operatorname{VDIFF}(\mathrm{D})(\mathrm{I})=3 \mathrm{~V}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param. No. | Parameter | Sym. | Min. | Typ. | Max. | Units | Conditions |
| 13a | Transmitted Bit Time on Bus - 1 Mbps (Note 3) | tBIT(BUS), 1M | 870 | 1000 | 1060 | ns | $\operatorname{tBIT}($ TXD $)=1000 \mathrm{~ns}$ (Figure 2-10) |
|  |  |  | 870 | 1000 | 1060 |  | $\begin{aligned} & \operatorname{tBIT}(\mathrm{TXD})=1000 \mathrm{~ns} \\ & (\text { Figure 2-10), } \\ & \mathrm{RL}=150 \Omega, \mathrm{CL}=200 \mathrm{pF} \\ & \text { (Note 1) } \end{aligned}$ |
| 13b | Transmitted Bit Time on Bus - 2 Mbps | tbit(bus), 2M | 435 | 515 | 530 | ns | $\operatorname{tBIT}(T X D)=500 \mathrm{~ns}$ <br> (Figure 2-10) |
|  |  |  | 435 | 480 | 550 |  | $\begin{aligned} & \mathrm{tBIT}(\mathrm{TXD})=500 \mathrm{~ns} \\ & \text { (Figure 2-10), RL = } 150 \Omega, \\ & \mathrm{CL}=200 \mathrm{pF}(\text { Note } 1) \end{aligned}$ |
| 13c | Transmitted Bit Time on Bus - 5 Mbps | tbit(bus), 5M | 155 | 200 | 210 | ns | $\begin{aligned} & \text { tBIT(TXD) }=200 \mathrm{~ns} \\ & \text { (Figure 2-10) } \text { (Note 1) } \end{aligned}$ |
| 13d | Transmitted Bit Time on Bus - 8 Mbps (Note 3) | tBIT(BUS), 8M | 100 | 125 | 140 | ns | $\begin{aligned} & \operatorname{tBIT(TXD)}=120 \mathrm{~ns} \\ & \text { (Figure 2-10) } \text { (Note 1) } \end{aligned}$ |
| 14a | Receiver Timing <br> Symmetry - 1 Mbps (Note 3) | $\begin{aligned} & \text { tDIFF(REC), } 1 \mathrm{M}= \\ & \operatorname{tBIT(RXD)-} \\ & \operatorname{tBIT}(B U S) \end{aligned}$ | -65 | 0 | 40 | ns | $\operatorname{tBIT}(\mathrm{TXD})=1000 \mathrm{~ns}$ <br> (Figure 2-10) |
|  |  |  | -130 | 0 | 80 |  | $\begin{aligned} & \mathrm{tBIT}(\mathrm{TXD})=1000 \mathrm{~ns} \\ & (\text { Figure } 2-10), \mathrm{RL}=150 \Omega, \\ & \mathrm{CL}=200 \mathrm{pF}(\text { Note } 1) \end{aligned}$ |
| 14b | Receiver Timing Symmetry - 2 Mbps | tDIFF(REC), 2M | -65 | 0 | 40 | ns | tBIT(TXD) $=500 \mathrm{~ns}$ (Figure 2-10) |
|  |  |  | -70 | 0 | 40 |  | tBIT(TXD) $=500 \mathrm{~ns}$ (Figure 2-10), RL = 150 $\Omega$, CL = 200 pF (Note 1) |
| 14c | Receiver Timing Symmetry - 5 Mbps | tDIFF(REC), 5M | -45 | 0 | 15 | ns | $\begin{aligned} & \mathrm{tBIT}(\mathrm{TXD})=200 \mathrm{~ns} \\ & \text { (Figure 2-10) } \text { (Note 1) } \end{aligned}$ |
| 14d | Receiver Timing <br> Symmetry - 8 Mbps (Note 3), <br> tDIFF(REC), 8M | tDIFF(REC), 8M | -45 | 0 | 10 | ns | $\begin{aligned} & \operatorname{tBIT(TXD)}=120 \mathrm{~ns} \\ & \text { (Figure 2-10) }(\text { Note } 1) \end{aligned}$ |
| 15 | WUP Time-out | twAKE(TO) | 1 | 1.9 | 5 | ms | MCP2542WFD/4WFD <br> (Figure 2-11) |
| 16 | Delay Bus Dominant/ Recessive to RXD (Standby mode) | tBus-RXD(S) | - | 0.5 | - | $\mu \mathrm{s}$ |  |

Note 1: Characterized, not 100\% tested.
2: Only MCP2542FD and MCP2542WFD have a VIo pin. For the MCP2544FD and MCP2544WFD, VIO is internally connected to VDD.
3: Characterized. Not in ISO 11898-2:2016.

## MCP2542FD/4FD, MCP2542WFD/4WFD

FIGURE 2-3: TEST LOAD CONDITIONS


FIGURE 2-4: TEST CIRCUIT FOR ELECTRICAL CHARACTERISTICS


Note: On MCP2544FD and MCP2544WFDT, VIO is connected to VDD.

FIGURE 2-5: $\quad$ TEST CIRCUIT FOR AUTOMOTIVE TRANSIENTS ${ }^{(1,2)}$


Note 1: On MCP2544FD and MCP2544WFDT, VIO is connected to VDD.
2: The waveforms of the applied transients shall be in accordance with ISO 7637, Part 1, Test Pulses 1, 2, 3a and 3b.

## MCP2542FD/4FD, MCP2542WFD/4WFD

FIGURE 2-6: HYSTERESIS OF THE RECEIVER


## MCP2542FD/4FD, MCP2542WFD/4WFD

### 2.3 Timing Diagrams and Specifications

FIGURE 2-7: TIMING DIAGRAM FOR AC CHARACTERISTICS


FIGURE 2-8: TIMING DIAGRAM FOR WAKE-UP FROM STANDBY

## TxD



FIGURE 2-9:
PERMANENT DOMINANT TIMER RESET DETECT


## MCP2542FD/4FD, MCP2542WFD/4WFD

FIGURE 2-10: TIMING DIAGRAM FOR LOOP DELAY SYMMETRY

tBIT(RXD)

FIGURE 2-11: TIMING DIAGRAM FOR WAKE-UP PATTERN (WUP)


TABLE 2-3: THERMAL SPECIFICATIONS

| Parameter | Sym. | Min. | Typ. | Max. | Units | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature Ranges |  |  |  |  |  |  |
| Specified Temperature Range | TA | -40 | - | +125 | ${ }^{\circ}{ }^{\circ} \mathrm{C}$ |  |
|  | -40 | - | +150 |  |  |  |
| Operating Temperature Range | TA | -40 | - | +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range | TA | -65 | - | +155 | ${ }^{\circ} \mathrm{C}$ |  |
| Package Thermal Resistances |  |  |  |  |  |  |
| Thermal Resistance, 8-Lead DFN $(3 \times 3)$ | $\theta \mathrm{JA}$ | - | 56.7 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| Thermal Resistance, 8-Lead SOIC | $\theta \mathrm{JA}$ | - | 149.5 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| Thermal Resistance, 8-Lead TDFN $(2 \times 3)$ | $\theta \mathrm{JA}$ | - | 53 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

## MCP2542FD/4FD, MCP2542WFD/4WFD

NOTES:

## MCP2542FD/4FD, MCP2542WFD/4WFD

### 3.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.


FIGURE 3-1: Dominant Differential Output vs. $R L$ (VDD $=4.5 \mathrm{~V})$.


FIGURE 3-2:
Dominant Differential Output
vs. $R L$ (VDD $=5.0 \mathrm{~V})$.


FIGURE 3-3: Dominant Differential Output vs. $R L(V D D=5.5 \mathrm{~V})$.

## MCP2542FD/4FD, MCP2542WFD/4WFD

NOTES:

## MCP2542FD/4FD, MCP2542WFD/4WFD

### 4.0 PACKAGING INFORMATION

### 4.1 Package Marking Information



| Part Number | Code |
| :--- | :---: |
| MCP2542FD-E/MF | DAEK |
| MCP2542FDT-H/MF | DAEK |
| MCP2542FD-H/MF | DAEK |
| MCP2542FDT-E/MF | DAEK |
| MCP2542WFD-E/MF | DAEH |
| MCP2542WFDT-H/MF | DAEH |
| MCP2542WFD-H/MF | DAEH |
| MCP2542WFDT-E/MF | DAEH |
| MCP2544FD-E/MF | DAEJ |
| MCP2544FDT-H/MF | DAEJ |
| MCP2544FD-H/MF | DAEJ |
| MCP2544FDT-E/MF | DAEJ |
| MCP2544WFD-E/MF | DAEG |
| MCP2544WFDT-H/MF | DAEG |
| MCP2544WFD-H/MF | DAEG |
| MCP2544WFDT-E/MF | DAEG |

Example


8-Lead SOIC ( 150 mil)


| Part Number | Code |
| :--- | :---: |
| MCP2542WFD-E/SN | MCP2542W |
| MCP2542WFDT-H/SN | MCP2542W |
| MCP2542WFD-H/SN | MCP2542W |
| MCP2542WFDT-E/SN | MCP2542W |
| MCP2542FD-E/SN | MCP2542 |
| MCP2542FDT-H/SN | MCP2542 |
| MCP2542FD-H/SN | MCP2542 |
| MCP2542FDT-E/SN | MCP2542 |
| MCP2544WFD-E/SN | MCP2544W |
| MCP2544WFDT-H/SN | 2544 WFD |
| MCP2544WFD-H/SN | $2544 W F D$ |
| MCP2544WFDT-E/SN | MCP2544W |
| MCP2544FD-E/SN | MCP2544 |
| MCP2544FDT-H/SN | MCP2544 |
| MCP2544FD-H/SN | MCP2544 |
| MCP2544FDT-E/SN | MCP2544 |

Example


| Legend: | $\begin{aligned} & \text { XX...X } \\ & \text { Y } \\ & \text { YY } \\ & \text { WW } \\ & \text { NNN } \\ & e 3 \end{aligned}$ | Customer-specific information <br> Year code (last digit of calendar year) <br> Year code (last 2 digits of calendar year) <br> Week code (week of January 1 is week ' 01 ') <br> Alphanumeric traceability code <br> Pb-free JEDEC ${ }^{\circledR}$ designator for Matte Tin (Sn) <br> This package is Pb -free. The Pb -free JEDEC ${ }^{\circledR}$ designator (e3) can be found on the outer packaging for this package. |
| :---: | :---: | :---: |
| Note: | the ev ried o stomer | the full Microchip part number cannot be marked on one to the next line, thus limiting the number of available ch cific information. |

## MCP2542FD/4FD, MCP2542WFD/4WFD

### 4.1 Package Marking Information (Continued)



Example


## MCP2542FD/4FD, MCP2542WFD/4WFD

## 8-Lead Plastic Dual Flat, No Lead Package (MF) - $3 \times 3 \times 0.9 \mathrm{~mm}$ Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


Microchip Technology Drawing No. C04-062C Sheet 1 of 2

## MCP2542FD/4FD, MCP2542WFD/4WFD

## 8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


Notes:

|  | Units |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MILLIMETERS |  |  |
|  | N | NOM |  |  |
|  | MAX |  |  |  |
| Number of Pins | e | 0.65 BSC |  |  |
| Pitch | A | 0.80 | 0.90 | 1.00 |
| Overall Height | A1 | 0.00 | 0.02 | 0.05 |
| Standoff | A3 | 0.20 REF |  |  |
| Contact Thickness | D | 3.00 BSC |  |  |
| Overall Length | E2 | 1.34 | - | 1.60 |
| Exposed Pad Width | E | 3.00 BSC |  |  |
| Overall Width | D2 | 1.60 | - | 2.40 |
| Exposed Pad Length | b | 0.25 | 0.30 | 0.35 |
| Contact Width | L | 0.20 | 0.30 | 0.55 |
| Contact Length | K | 0.20 | - | - |
| Contact-to-Exposed Pad |  |  |  |  |

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package may have one or more exposed tie bars at ends.
3. Package is saw singulated
4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-062C Sheet 2 of 2

## 8-Lead Plastic Dual Flat, No Lead Package (MF) - $3 \times 3 \times 0.9 \mathrm{~mm}$ Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Contact Pitch | E | 0.65 BSC |  |  |
| Optional Center Pad Width | W2 |  |  | 2.40 |
| Optional Center Pad Length | T2 |  |  | 1.55 |
| Contact Pad Spacing | C1 |  | 3.10 |  |
| Contact Pad Width (X8) | X1 |  |  | 0.35 |
| Contact Pad Length (X8) | Y1 |  |  | 0.65 |
| Distance Between Pads | G | 0.30 |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2062B

## MCP2542FD/4FD, MCP2542WFD/4WFD

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (. 150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


Microchip Technology Drawing No. C04-057-SN Rev F Sheet 1 of 2

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (. 150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


|  | Units |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN |  |  |  | NOM |  |  | MAX |
|  | N | 8 |  |  |  |  |  |  |  |
| Number of Pins | e | 1.27 BSC |  |  |  |  |  |  |  |
| Pitch | A | - | - | 1.75 |  |  |  |  |  |
| Overall Height | A2 | 1.25 | - | - |  |  |  |  |  |
| Molded Package Thickness | A1 | 0.10 | - | 0.25 |  |  |  |  |  |
| Standoff | E | 6.00 BSC |  |  |  |  |  |  |  |
| Overall Width | E1 | 3.90 BSC |  |  |  |  |  |  |  |
| Molded Package Width | D | 4.90 BSC |  |  |  |  |  |  |  |
| Overall Length | h | 0.25 | - | 0.50 |  |  |  |  |  |
| Chamfer (Optional) | L | 0.40 | - | 1.27 |  |  |  |  |  |
| Foot Length | L1 | 1.04 REF |  |  |  |  |  |  |  |
| Footprint | $\varphi$ | $0^{\circ}$ | - | $8^{\circ}$ |  |  |  |  |  |
| Foot Angle | c | 0.17 | - | 0.25 |  |  |  |  |  |
| Lead Thickness | b | 0.31 | - | 0.51 |  |  |  |  |  |
| Lead Width | $\alpha$ | $5^{\circ}$ | - | $15^{\circ}$ |  |  |  |  |  |
| Mold Draft Angle Top | $\beta$ | $5^{\circ}$ | - | $15^{\circ}$ |  |  |  |  |  |
| Mold Draft Angle Bottom |  |  |  |  |  |  |  |  |  |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
5. Datums A \& B to be determined at Datum $H$.

## MCP2542FD/4FD, MCP2542WFD/4WFD

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (. 150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  |  | MIN | NOM |
| MAX |  |  |  |  |
| Contact Pitch | E | 1.27 BSC |  |  |
| Contact Pad Spacing | C |  | 5.40 |  |
| Contact Pad Width (X8) | X1 |  |  | 0.60 |
| Contact Pad Length (X8) | Y 1 |  |  | 1.55 |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing C04-2057-SN Rev F

## 8-Lead Plastic Dual Flat, No Lead Package (MNY) - 2x3x0.8 mm Body [TDFN] With $1.4 \times 1.3 \mathrm{~mm}$ Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


Microchip Technology Drawing No. C04-129-MNY Rev E Sheet 1 of 2

## MCP2542FD/4FD, MCP2542WFD/4WFD

## 8-Lead Plastic Dual Flat, No Lead Package (MNY) - $2 \times 3 \times 0.8 \mathrm{~mm}$ Body [TDFN] With $1.4 \times 1.3 \mathrm{~mm}$ Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


| Units |  | MILLIMETERS |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  |  |  |  |  | MIN | NOM | MAX |
| Number of Pins | N | 8 |  |  |  |  |  |  |
| Pitch | e | 0.50 BSC |  |  |  |  |  |  |
| Overall Height | A | 0.70 | 0.75 | 0.80 |  |  |  |  |
| Standoff | A 1 | 0.00 | 0.02 | 0.05 |  |  |  |  |
| Contact Thickness | A 3 | 0.20 REF |  |  |  |  |  |  |
| Overall Length | D | 2.00 BSC |  |  |  |  |  |  |
| Overall Width | E | 3.00 BSC |  |  |  |  |  |  |
| Exposed Pad Length | D 2 | 1.35 | 1.40 | 1.45 |  |  |  |  |
| Exposed Pad Width | E 2 | 1.25 | 1.30 | 1.35 |  |  |  |  |
| Contact Width | b | 0.20 | 0.25 | 0.30 |  |  |  |  |
| Contact Length | L | 0.25 | 0.30 | 0.45 |  |  |  |  |
| Contact-to-Exposed Pad | K | 0.20 | - | - |  |  |  |  |

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package may have one or more exposed tie bars at ends.
3. Package is saw singulated
4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing No. C04-129-MNY Rev E Sheet 2 of 2

## 8-Lead Plastic Dual Flat, No Lead Package (MNY) - 2x3x0.8 mm Body [TDFN] With $1.4 \times 1.3 \mathrm{~mm}$ Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


RECOMMENDED LAND PATTERN

| Units |  | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Contact Pitch | E | 0.50 BSC |  |  |
| Optional Center Pad Width | X2 |  |  | 1.60 |
| Optional Center Pad Length | Y2 |  |  | 1.50 |
| Contact Pad Spacing | C |  | 2.90 |  |
| Contact Pad Width (X8) | X 1 |  |  | 0.25 |
| Contact Pad Length (X8) | Y 1 |  |  | 0.85 |
| Thermal Via Diameter | V |  | 0.30 |  |
| Thermal Via Pitch | EV |  | 1.00 |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

## MCP2542FD/4FD, MCP2542WFD/4WFD

NOTES:

## APPENDIX A: REVISION HISTORY

## Revision C (August 2020)

The following is the list of modifications:

- Updated "Features" section.
- Updated Section 1.0 "Device Overview".
- Updated Section 4.0 "Packaging Information".
- Updated Section "Product Identification System".


## Revision B (March 2019)

The following is the list of modifications:

- Changed High-Level Input Voltage for MCP2544FD and MCP2544WFD from VIO-0.3 to VDD-0.3 in TABLE 2-1: "DC Characteristics".
- Fixed SOIC package markings in Section 4.1 "Package Marking Information".
- Clarified that MCP2544FD/4FD is a CAN FD Transceiver without WUP Option in Section "Product Identification System".
- Minor typographical corrections.


## Revision A (February 2016)

Initial release of this document.

## MCP2542FD/4FD, MCP2542WFD/4WFD

NOTES:

## MCP2542FD/4FD, MCP2542WFD/4WFD

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.


## MCP2542FD/4FD, MCP2542WFD/4WFD

NOTES:

## Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

## Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
The Adaptec logo, Frequency on Demand, Silicon Storage
Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.
GestIC is a registered trademark of Microchip Technology Germany II GmbH \& Co. KG, a subsidiary of Microchip Technology Inc., in other countries.
All other trademarks mentioned herein are property of their respective companies.
© 2016-2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-6575-1

Microchip

## Worldwide Sales and Service

| AMERICAS | ASIA/PACIFIC | ASIA/PACIFIC | EUROPE |
| :---: | :---: | :---: | :---: |
| Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 <br> Tel: 480-792-7200 <br> Fax: 480-792-7277 <br> Technical Support: <br> http://www.microchip.com/ support <br> Web Address: www.microchip.com | Australia - Sydney | India - Bangalore | Austria - Wels |
|  |  |  | Tel: 43-7242-2244-39 |
|  | China-Beijing | India - New Delhi | Fax: 43-7242-2244-393 |
|  | Tel: 86-10-8569-7000 | Tel: 91-11-4160-8631 | Denmark - Copenhagen |
|  | China - Chengdu <br> Tel: 86-28-8665-5511 | India - Pune <br> Tel: 91-20-4121-0141 | Tel: 45-4485-5910 Fax: 45-4485-2829 |
|  | China - Chongqing <br> Tel: 86-23-8980-9588 | Japan - Osaka <br> Tel: 81-6-6152-7160 | Finland - Espoo <br> Tel: 358-9-4520-820 |
|  | China - Dongguan <br> Tel: 86-769-8702-9880 | Japan - Tokyo <br> Tel: 81-3-6880-3770 | France - Paris <br> Tel: 33-1-69-53-63-20 |
| Atlanta <br> Duluth, GA <br> Tel: 678-957-9614 <br> Fax: 678-957-1455 | China - Guangzhou <br> Tel: 86-20-8755-8029 <br> China - Hangzhou | Korea - Daegu <br> Tel: 82-53-744-4301 <br> Korea - Seoul | Fax: 33-1-69-30-90-79 <br> Germany - Garching <br> Tel: 49-8931-9700 |
| Austin, TX <br> Tel: 512-257-3370 | Tel: $86-571-8792-8115$ China - Hong Kong SAR | Tel: $82-2-554-7200$ Malaysia - Kuala Lumpur | Germany - Haan Tel: 49-2129-3766400 |
| Boston <br> Westborough, MA <br> Tel: 774-760-0087 <br> Fax: 774-760-0088 | Tel: 852-2943-5100 | Tel: 60-3-7651-7906 | Germany - Heilbronn |
|  | China - Nanjing <br> Tel: 86-25-8473-2460 | Malaysia - Penang <br> Tel: 60-4-227-8870 | Germany - Karlsruhe Tel: 49-721-625370 |
|  | China - Qingdao | Philippines - Manila Tel: $63-2-634-9065$ |  |
| Chicago <br> Itasca, IL <br> Tel: 630-285-0071 <br> Fax: 630-285-0075 | Tel: 86-532-8502-7355 <br> China - Shanghai <br> Tel: 86-21-3326-8000 | Singapore <br> Tel: 65-6334-8870 | Germany - Munich <br> Tel: 49-89-627-144-0 <br> Fax: 49-89-627-144-44 |
|  | China - Shenyang <br> Tel: 86-24-2334-2829 | Taiwan - Hsin Chu Tel: 886-3-577-8366 | Germany - Rosenheim Tel: 49-8031-354-560 |
| Dallas <br> Addison, TX <br> Tel: 972-818-7423 <br> Fax: 972-818-2924 | China - Shenzhen <br> Tel: 86-755-8864-2200 | Taiwan - Kaohsiung Tel: 886-7-213-7830 | Israel - Ra'anana <br> Tel: 972-9-744-7705 |
| Detroit <br> Novi, MI | China - Suzhou <br> Tel: 86-186-6233-1526 | Taiwan - Taipei Tel: 886-2-2508-8600 | Italy - Milan <br> Tel: 39-0331-742611 <br> Fax: 39-0331-466781 |
| Tel: 248-848-4000 | China - Wuhan <br> Tel: 86-27-5980-5300 | Thailand - Bangkok Tel: 66-2-694-1351 | Italy - Padova |
| Houston, TX <br> Tel: 281-894-5983 | China - Xian <br> Tel: 86-29-8833-7252 | Vietnam - Ho Chi Minh Tel: 84-28-5448-2100 | Netherlands - Drunen |
| Indianapolis <br> Noblesville, IN <br> Tel: 317-773-8323 <br> Fax: 317-773-5453 <br> Tel: 317-536-2380 | China - Xiamen Tel: 86-592-2388138 |  | Tel: 31-416-690399 <br> Fax: 31-416-690340 |
|  | China - Zhuhai <br> Tel: 86-756-3210040 |  | Norway - Trondheim Tel: 47-7288-4388 |
|  |  |  | Poland - Warsaw Tel: 48-22-3325737 |
| Los Angeles <br> Mission Viejo, CA <br> Tel: 949-462-9523 <br> Fax: 949-462-9608 <br> Tel: 951-273-7800 |  |  | Romania - Bucharest Tel: 40-21-407-87-50 |
|  |  |  | Spain - Madrid <br> Tel: 34-91-708-08-90 |
| Raleigh, NC Tel: 919-844-7510 |  |  | Fax: 34-91-708-08-91 |
| New York, NY <br> Tel: 631-435-6000 |  |  | Sweden - Gothenberg <br> Tel: 46-31-704-60-40 |
| San Jose, CA Tel: 408-735-9110 |  |  | Sweden - Stockholm Tel: 46-8-5090-4654 |
| Tel: 408-436-4270 |  |  | UK - Wokingham Tel: 44-118-921-5800 |
| Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078 |  |  | Fax: 44-118-921-5820 |

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Microchip:
MCP2542WFD-H/SN MCP2544WFDT-H/MF MCP2542WFDT-H/SN MCP2542WFDT-E/SN MCP2544WFD-H/SN MCP2542FDT-E/MF MCP2544FDT-H/MNY MCP2544WFDT-E/SN MCP2542WFD-E/SN MCP2544FDT-E/MF
MCP2544WFDT-H/SN MCP2542WFDT-H/MNY MCP2544FD-H/SN MCP2544WFDT-H/MNY MCP2542FD-H/SN
MCP2542FDT-E/SN MCP2544WFD-E/SN MCP2542FDT-H/MNY MCP2544FD-E/SN MCP2542FDT-H/SN
MCP2542WFDT-H/MF MCP2544FDT-E/SN MCP2542FDT-E/MNY MCP2544FDT-H/SN MCP2544WFDT-E/MF
MCP2544FDT-E/MNY MCP2542FDT-H/MF MCP2542WFDT-E/MNY MCP2544FDT-H/MF MCP2544WFDT-E/MNY
MCP2542FD-E/SN MCP2542WFDT-E/MF MCP2542FD-E/MF

