# BGM13P Wireless Gecko Bluetooth ${ }^{\circledR}$ Module Data Sheet 

The BGM13P is Silicon Labs' first PCB module solution for Bluetooth 5.0 LE connectivity. It supports long range, high throughput, and regular LE Bluetooth PHYs. Also, with 512 kB of flash and 64 kB of RAM, the BGM13P is suited to meet Bluetooth Mesh networking memory requirements effectively.

Based on the Silicon Labs EFR32BG13 Blue Gecko SoC, the BGM13P delivers robust RF performance, low energy consumption, a wide selection of MCU peripherals, regulatory test certificates for various regions and countries, and a simplified development experience, all in a small form factor. Together with the certified software stacks and powerful tools also offered by Silicon Labs, the BGM13P can minimize the engineering efforts and development costs associated with adding Bluetooth 5.0 or Bluetooth Mesh connectivity to any product, accelerating its time-to-market.

BGM13P modules can be used in a wide variety of applications:

- loT end devices and gateways
- Health, sports and wellness
- Industrial, home and building automation
- Beacons
- Smart phone, tablet, and PC accessories



## 1. Feature List

## - Supported Protocols

- Bluetooth 5.0 LE
- Bluetooth Mesh


## - Wireless System-on-Chip

- 2.4 GHz radio
- TX power up to +19 dBm
- High Performance 32-bit 38.4 MHz ARM Cortex ${ }^{\circledR}-\mathrm{M} 4$ with DSP instruction and floating-point unit for efficient signal processing
- 512 kB flash program memory
- 64 kB RAM data memory
- Embedded Trace Macrocell (ETM) for advanced debugging
- Integrated dc-dc


## - High Receiver Performance

- -103.2 dBm sensitivity at 125 kbit/s GFSK
- -98.8 dBm sensitivity at $500 \mathrm{kbit} / \mathrm{s}$ GFSK
-     - 94.8 dBm sensitivity at $1 \mathrm{Mbit} / \mathrm{s}$ GFSK
- -91.2 dBm sensitivity at $2 \mathrm{Mbit} / \mathrm{s}$ GFSK


## - Low Energy Consumption

- 9.9 mA RX current
- 8.5 mA TX current at 0 dBm output power
- $87 \mu \mathrm{~A} / \mathrm{MHz}$ in Active Mode (EM0)
- $1.4 \mu \mathrm{~A}$ EM2 DeepSleep current (full RAM retention and RTCC running from LFXO)
- $1.14 \mu \mathrm{~A}$ EM3 Stop current (State/RAM retention)


## - Regulatory Certifications

- FCC
- CE
- IC / ISEDC
- MIC / Telec
- Wide Operating Range
- 1.8 V to 3.8 V single power supply
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Dimensions
- $12.9 \times 15.0 \times 2.2 \mathrm{~mm}(\mathrm{~W} \times \mathrm{L} \times \mathrm{H})$
- Support for Internet Security
- General Purpose CRC
- True Random Number Generator (TRNG)
- $2 \times$ Hardware Cryptographic Accelerators (CRYPTO) for AES 128/256, SHA-1, SHA-2 (SHA-224 and SHA-256) and ECC
- Wide Selection of MCU Peripherals
- 12-bit 1 Msps SAR Analog to Digital Converter (ADC)
- $2 \times$ Analog Comparator (ACMP)
- $2 \times$ Digital to Analog Converter (VDAC)
- $3 \times$ Operational Amplifier (Opamp)
- Digital to Analog Current Converter (IDAC)
- Low-Energy Sensor Interface (LESENSE)
- Multi-channel Capacitive Sense Interface (CSEN)
- 25 pins connected to analog channels (APORT) shared between analog peripherals
- 25 General Purpose I/O pins with output state retention and asynchronous interrupts
- 8 Channel DMA Controller
- 12 Channel Peripheral Reflex System (PRS)
- $2 \times 16$-bit Timer/Counter
- 3 or 4 Compare/Capture/PWM channels
- $1 \times 32$-bit Timer/Counter
- 3 Compare/Capture/PWM channels
- 32-bit Real Time Counter and Calendar
- 16-bit Low Energy Timer for waveform generation
- 32-bit Ultra Low Energy Timer/Counter for periodic wake-up from any Energy Mode
- 16-bit Pulse Counter with asynchronous operation
- $2 \times$ Watchdog Timer
- $3 \times$ Universal Synchronous/Asynchronous Receiver/Transmitter (UART/SPI/SmartCard (ISO 7816)/IrDA/I²S)
- Low Energy UART (LEUART ${ }^{\text {TM }}$ )
- $2 \times I^{2} \mathrm{C}$ interface with SMBus support and address recognition in EM3 Stop


## 2. Ordering Information

Table 2.1. Ordering Information

| Ordering Code | Protocol Stack | Max TX Power | Antenna | Flash <br> $(\mathrm{kB})$ | RAM <br> $(\mathrm{kB})$ | GPIO | Packaging |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| BGM13P32F512GA-V2 | Bluetooth LE | 19 dBm | Built-in | 512 | 64 | 25 | Cut Tape |
| BGM13P32F512GA-V2R | Bluetooth LE | 19 dBm | Built-in | 512 | 64 | 25 | Reel |
| BGM13P32F512GE-V2 | Bluetooth LE | 19 dBm | U.FL | 512 | 64 | 25 | Cut Tape |
| BGM13P32F512GE-V2R | Bluetooth LE | 19 dBm | U.FL | 512 | 64 | 25 | Reel |
| BGM13P22F512GA-V2 | Bluetooth LE | 8 dBm | Built-in | 512 | 64 | 25 | Cut Tape |
| BGM13P22F512GA-V2R | Bluetooth LE | 8 dBm | Built-in | 512 | 64 | 25 | Reel |
| BGM13P22F512GE-V2 | Bluetooth LE | 8 dBm | U.FL | 512 | 64 | 25 | Cut Tape |
| BGM13P22F512GE-V2R | Bluetooth LE | 8 dBm | U.FL | 512 | 64 | 25 | Reel |

For BGM13P32 devices, the maximum TX power for the 125 kbps Bluetooth LE PHY is limited to 14 dBm in order to remain compliant with FCC requirements. End-product manufacturers must verify that the module is configured to meet regulatory limits for each region in accordance with the formal certification test reports.

Devices ship with the Gecko UART DFU bootloader 1.4.1 + NCP application from Bluetooth SDK 2.7.0.0. The firmware settings conform to the diagram shown in 5.1 Network Co-Processor (NCP) Application with UART Host.

## Table of Contents

1. Feature List ..... 2
2. Ordering Information ..... 3
3. System Overview ..... 7
3.1 Introduction ..... 7
3.2 Radio ..... 7
3.2.1 Antenna Interface ..... 7
3.2.2 RFSENSE ..... 8
3.2.3 Packet and State Trace ..... 8
3.2.4 Random Number Generator ..... 8
3.3 Power ..... 9
3.3.1 Energy Management Unit (EMU) ..... 9
3.3.2 DC-DC Converter ..... 10
3.3.3 Power Domains ..... 10
3.4 General Purpose Input/Output (GPIO) ..... 10
3.5 Clocking ..... 10
3.5.1 Clock Management Unit (CMU) ..... 10
3.5.2 Internal Oscillators and Crystals ..... 11
3.6 Counters/Timers and PWM ..... 11
3.6.1 Timer/Counter (TIMER) ..... 11
3.6.2 Wide Timer/Counter (WTIMER) ..... 11
3.6.3 Real Time Counter and Calendar (RTCC) ..... 11
3.6.4 Low Energy Timer (LETIMER) ..... 11
3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER) ..... 11
3.6.6 Pulse Counter (PCNT) ..... 12
3.6.7 Watchdog Timer (WDOG). ..... 12
3.7 Communications and Other Digital Peripherals ..... 12
3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART). ..... 12
3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART) . ..... 12
3.7.3 Inter-Integrated Circuit Interface ( $\mathrm{I}^{2} \mathrm{C}$ ) ..... 12
3.7.4 Peripheral Reflex System (PRS) ..... 12
3.7.5 Low Energy Sensor Interface (LESENSE) ..... 12
3.8 Security Features ..... 12
3.8.1 General Purpose Cyclic Redundancy Check (GPCRC) ..... 12
3.8.2 Crypto Accelerator (CRYPTO) ..... 13
3.8.3 True Random Number Generator (TRNG) ..... 13
3.8.4 Security Management Unit (SMU) ..... 13
3.9 Analog. ..... 13
3.9.1 Analog Port (APORT) ..... 13
3.9.2 Analog Comparator (ACMP) ..... 13
3.9.3 Analog to Digital Converter (ADC) ..... 13
3.9.4 Capacitive Sense (CSEN). ..... 13
3.9.5 Digital to Analog Current Converter (IDAC) ..... 14
3.9.6 Digital to Analog Converter (VDAC) ..... 14
3.9.7 Operational Amplifiers ..... 14
3.10 Reset Management Unit (RMU) ..... 14
3.11 Core and Memory ..... 14
3.11.1 Processor Core ..... 14
3.11.2 Memory System Controller (MSC) ..... 14
3.11.3 Linked Direct Memory Access Controller (LDMA) ..... 14
3.12 Memory Map ..... 15
3.13 Configuration Summary ..... 16
4. Electrical Specifications ..... 17
4.1 Electrical Characteristics ..... 17
4.1.1 Absolute Maximum Ratings ..... 18
4.1.2 Operating Conditions ..... 19
4.1.3 DC-DC Converter ..... 20
4.1.4 Current Consumption ..... 21
4.1.5 Wake Up Times ..... 24
4.1.6 Brown Out Detector (BOD) ..... 24
4.1.7 Frequency Synthesizer. ..... 25
4.1.8 2.4 GHz RF Transceiver Characteristics ..... 26
4.1.9 Oscillators ..... 29
4.1.10 Flash Memory Characteristics ..... 31
4.1.11 General-Purpose I/O (GPIO) ..... 32
4.1.12 Voltage Monitor (VMON). ..... 33
4.1.13 Analog to Digital Converter (ADC) ..... 34
4.1.14 Analog Comparator (ACMP) ..... 36
4.1.15 Digital to Analog Converter (VDAC) ..... 39
4.1.16 Current Digital to Analog Converter (IDAC) ..... 42
4.1.17 Capacitive Sense (CSEN) ..... 44
4.1.18 Operational Amplifier (OPAMP) ..... 46
4.1.19 Pulse Counter (PCNT) ..... 49
4.1.20 Analog Port (APORT) ..... 49
4.1.21 I2C ..... 50
4.1.22 USART SPI ..... 53
5. Typical Connection Diagrams ..... 55
5.1 Network Co-Processor (NCP) Application with UART Host ..... 55
5.2 SoC Application ..... 55
6. Layout Guidelines ..... 56
6.1 Module Placement and Application PCB Layout Guidelines ..... 56
6.2 Effect of Plastic and Metal Materials ..... 57
6.3 Locating the Module Close to Human Body ..... 57
6.4 2D Radiation Pattern Plots ..... 58
7. Hardware Design Guidelines ..... 60
7.1 Power Supply Requirements ..... 60
7.2 Reset Functions ..... 60
7.3 Debug and Firmware Updates ..... 60
7.3.1 Programming and Debug Connections ..... 60
7.3.2 Packet Trace Interface (PTI) ..... 60
8. Pin Definitions ..... 61
8.1 BGM13P Device Pinout ..... 61
8.2 GPIO Functionality Table ..... 63
8.3 Alternate Functionality Overview ..... 72
8.4 Analog Port (APORT) Client Maps ..... 83
9. Package Specifications ..... 92
9.1 Package Outline ..... 92
9.2 Recommended PCB Land Pattern ..... 93
9.3 Package Marking ..... 94
10. Soldering Recommendations ..... 95
11. Certifications ..... 96
11.1 Qualified Antenna Types ..... 96
11.2 Bluetooth ..... 96
11.3 CE ..... 96
11.4 FCC ..... 97
11.5 ISED Canada ..... 98
11.6 Japan ..... 100
11.7 KC South Korea ..... 100
11.8 NCC Taiwan ..... 101
12. Revision History. ..... 102

## 3. System Overview

### 3.1 Introduction

The BGM13P product family combines an energy-friendly MCU with a highly integrated radio transceiver and a high performance, ultra robust antenna. The devices are well suited for any battery operated application, as well as other system where ultra-small size, reliable high performance RF, low-power consumption and easy application development are key requirements. This section gives a short introduction to the full radio and MCU system.

A detailed block diagram of the BGM13P module is shown in the figure below.


Figure 3.1. BGM13P Block Diagram

### 3.2 Radio

The BGM13P features a radio transceiver supporting Bluetooth ${ }^{\circledR}$ low energy protocol. It features a memory buffer and a low-voltage circuit that can withstand extremely high data rates.

### 3.2.1 Antenna Interface

The BGM13P has two antenna solution variants. One of them is a high-performance integrated chip antenna (BGM13PxxFxxxxA) and the other is a U.FL connector to attach an external antenna to the module (BGM13PxxFxxxxE).

Table 3.1. Antenna Efficiency and Peak Gain

| Parameter | With optimal layout | Note |
| :--- | :---: | :--- |
| Efficiency | -2 to -4 dB | Antenna efficiency, gain and radiation pattern are highly depend- <br> ent on the application PCB layout and mechanical design. Refer |
| Peak gain | 1 dBi | to 6. Layout Guidelines for PCB layout and antenna integration <br> guidelines for optimal performance. |

### 3.2.2 RFSENSE

The RFSENSE block generates a system wakeup interrupt upon detection of wideband RF energy at the antenna interface, providing true RF wakeup capabilities from low energy modes including EM2, EM3 and EM4.

RFSENSE triggers on a relatively strong RF signal and is available in the lowest energy modes, allowing exceptionally low energy consumption. RFSENSE does not demodulate or otherwise qualify the received signal, but software may respond to the wakeup event by enabling normal RF reception.

Various strategies for optimizing power consumption and system response time in presence of false alarms may be employed using available timer peripherals.

### 3.2.3 Packet and State Trace

The BGM13P Frame Controller has a packet and state trace unit that provides valuable information during the development phase. It features:

- Non-intrusive trace of transmit data, receive data and state information
- Data observability on a single-pin UART data output, or on a two-pin SPI data output
- Configurable data output bitrate / baudrate
- Multiplexed transmitted data, received data and state / meta information in a single serial data stream


### 3.2.4 Random Number Generator

The Frame Controller (FRC) implements a random number generator that uses entropy gathered from noise in the RF receive chain. The data is suitable for use in cryptographic applications.

Output from the random number generator can be used either directly or as a seed or entropy source for software-based random number generator algorithms such as Fortuna.

### 3.3 Power

The BGM13P has an Energy Management Unit (EMU) and efficient integrated regulators to generate internal supply voltages. Only a single external supply voltage is required, from which all internal voltages are created. An integrated dc-dc buck regulator is utilized to further reduce the current consumption. Figure 3.2 Power Supply Configuration for +8 dBm Devices on page 9 and Figure 3.3 Power Supply Configuration for +19 dBm Devices on page 9 show how the external and internal supplies of the module are connected for different part numbers.


Figure 3.2. Power Supply Configuration for $\mathbf{+ 8} \mathbf{d B m}$ Devices


Figure 3.3. Power Supply Configuration for $\mathbf{+ 1 9} \mathbf{d B m}$ Devices

### 3.3.1 Energy Management Unit (EMU)

The Energy Management Unit manages transitions of energy modes in the device. Each energy mode defines which peripherals and features are available and the amount of current the device consumes. The EMU can also be used to turn off the power to unused RAM blocks, and it contains control registers for the dc-dc regulator and the Voltage Monitor (VMON). The VMON is used to monitor multiple supply voltages. It has multiple channels which can be programmed individually by the user to determine if a sensed supply has fallen below a chosen threshold.

### 3.3.2 DC-DC Converter

The dc-dc buck converter covers a wide range of load currents and provides up to $90 \%$ efficiency in energy modes EM0, EM1, EM2 and EM3. Patented RF noise mitigation allows operation of the dc-dc converter without degrading sensitivity of radio components. Protection features include programmable current limiting, short-circuit protection, and dead-time protection. The dc-dc converter may also enter bypass mode when the input voltage is too low for efficient operation. In bypass mode, the dc-dc input supply is internally connected directly to its output through a low resistance switch. Bypass mode also supports in-rush current limiting to prevent input supply voltage droops due to excessive output current transients.

### 3.3.3 Power Domains

The BGM13P has two peripheral power domains for operation in EM2 and EM3. If all of the peripherals in a peripheral power domain are configured as unused, the power domain for that group will be powered off in the low-power mode, reducing the overall current consumption of the device.

Table 3.2. Peripheral Power Subdomains

| Peripheral Power Domain 1 | Peripheral Power Domain 2 |
| :--- | :--- |
| ACMP0 | ACMP1 |
| PCNT0 | CSEN |
| ADC0 | VDAC0 |
| LETIMER0 | LEUART0 |
| LESENSE | I2C0 |
| APORT | I2C1 |
| - | IDAC |

### 3.4 General Purpose Input/Output (GPIO)

BGM13P has up to 25 General Purpose Input/Output pins. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

### 3.5 Clocking

### 3.5.1 Clock Management Unit (CMU)

The Clock Management Unit controls oscillators and clocks in the BGM13P. Individual enabling and disabling of clocks to all peripherals is performed by the CMU. The CMU also controls enabling and configuration of the oscillators. A high degree of flexibility allows software to optimize energy consumption in any specific application by minimizing power dissipation in unused peripherals and oscillators.

### 3.5.2 Internal Oscillators and Crystals

The BGM13P fully integrates several oscillator sources and two crystals.

- The high-frequency crystal oscillator (HFXO) and integrated 38.4 MHz crystal provide a precise timing reference for the MCU and radio.
- The low-frequency crystal oscillator (LFXO) and integrated 32.768 kHz crystal provide an accurate timing reference for low energy modes and the real-time-clock circuits.
- An integrated high frequency RC oscillator (HFRCO) is available for the MCU system, when crystal accuracy is not required. The HFRCO employs fast startup at minimal energy consumption combined with a wide frequency range.
- An integrated auxilliary high frequency RC oscillator (AUXHFRCO) is available for timing the general-purpose ADC and the Serial Wire Viewer port with a wide frequency range.
- An integrated low frequency 32.768 kHz RC oscillator (LFRCO) for low power operation where high accuracy is not required.
- An integrated ultra-low frequency 1 kHz RC oscillator (ULFRCO) is available to provide a timing reference at the lowest energy consumption in low energy modes.


### 3.6 Counters/Timers and PWM

### 3.6.1 Timer/Counter (TIMER)

TIMER peripherals keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each TIMER is a 16 -bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the TIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit TIMER_0 only.

### 3.6.2 Wide Timer/Counter (WTIMER)

WTIMER peripherals function just as TIMER peripherals, but are 32 bits wide. They keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each WTIMER is a 32-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the WTIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit WTIMER_0 only.

### 3.6.3 Real Time Counter and Calendar (RTCC)

The Real Time Counter and Calendar (RTCC) is a 32-bit counter providing timekeeping in all energy modes. The RTCC includes a Binary Coded Decimal (BCD) calendar mode for easy time and date keeping. The RTCC can be clocked by any of the on-board oscillators with the exception of the AUXHFRCO, and it is capable of providing system wake-up at user defined instances. When receiving frames, the RTCC value can be used for timestamping. The RTCC includes 128 bytes of general purpose data retention, allowing easy and convenient data storage in all energy modes down to EM4H.

A secondary RTC is used by the RF protocol stack for event scheduling, leaving the primary RTCC block available exclusively for application software.

### 3.6.4 Low Energy Timer (LETIMER)

The unique LETIMER is a 16 -bit timer that is available in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop. This allows it to be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. The LETIMER is connected to the Real Time Counter and Calendar (RTCC), and can be configured to start counting on compare matches from the RTCC.

### 3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER)

The CRYOTIMER is a 32-bit counter that is capable of running in all energy modes. It can be clocked by either the 32.768 kHz crystal oscillator (LFXO), the 32.768 kHz RC oscillator (LFRCO), or the 1 kHz RC oscillator (ULFRCO). It can provide periodic Wakeup events and PRS signals which can be used to wake up peripherals from any energy mode. The CRYOTIMER provides a wide range of interrupt periods, facilitating flexible ultra-low energy operation.

### 3.6.6 Pulse Counter (PCNT)

The Pulse Counter (PCNT) peripheral can be used for counting pulses on a single input or to decode quadrature encoded inputs. The clock for PCNT is selectable from either an external source on pin PCTNn_SOIN or from an internal timing reference, selectable from among any of the internal oscillators, except the AUXHFRCO. The peripheral may operate in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop.

### 3.6.7 Watchdog Timer (WDOG)

The watchdog timer can act both as an independent watchdog or as a watchdog synchronous with the CPU clock. It has windowed monitoring capabilities, and can generate a reset or different interrupts depending on the failure mode of the system. The watchdog can also monitor autonomous systems driven by PRS.

### 3.7 Communications and Other Digital Peripherals

### 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous/Asynchronous Receiver/Transmitter is a flexible serial I/O interface. It supports full duplex asynchronous UART communication with hardware flow control as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with devices supporting:

- ISO7816 SmartCards
- IrDA
- $\mathrm{I}^{2} \mathrm{~S}$


### 3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUART ${ }^{\text {TM }}$ provides two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud. The LEUART includes all necessary hardware to make asynchronous serial communication possible with a minimum of software intervention and energy consumption.

### 3.7.3 Inter-Integrated Circuit Interface $\left(I^{2} \mathrm{C}\right)$

The $I^{2} C$ interface enables communication between the MCU and a serial $I^{2} C$ bus. It is capable of acting as both a master and a slave and supports multi-master buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates from $10 \mathrm{kbit} / \mathrm{s}$ up to $1 \mathrm{Mbit} / \mathrm{s}$. Slave arbitration and timeouts are also available, allowing implementation of an SMBus-compliant system. The interface provided to software by the $I^{2} \mathrm{C}$ peripheral allows precise timing control of the transmission process and highly automated transfers. Automatic recognition of slave addresses is provided in active and low energy modes.

### 3.7.4 Peripheral Reflex System (PRS)

The Peripheral Reflex System provides a communication network between different peripherals without software involvement. Peripherals producing Reflex signals are called producers. The PRS routes Reflex signals from producers to consumer peripherals, which in turn perform actions in response. Edge triggers and other functionality such as simple logic operations (AND, OR, NOT) can be applied by the PRS to the signals. The PRS allows peripheral to act autonomously without waking the MCU core, saving power.

### 3.7.5 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface LESENSE ${ }^{\text {TM }}$ is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators, ADC, and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable finite state machine which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

### 3.8 Security Features

### 3.8.1 General Purpose Cyclic Redundancy Check (GPCRC)

The GPCRC block implements a Cyclic Redundancy Check (CRC) function. It supports both 32-bit and 16-bit polynomials. The supported 32-bit polynomial is 0x04C11DB7 (IEEE 802.3), while the 16 -bit polynomial can be programmed to any value, depending on the needs of the application.

### 3.8.2 Crypto Accelerator (CRYPTO)

The Crypto Accelerator is a fast and energy-efficient autonomous hardware encryption and decryption accelerator. EFR32 devices support AES encryption and decryption with 128- or 256-bit keys, ECC over both GF(P) and GF( $2^{m}$ ), SHA-1 and SHA-2 (SHA-224 and SHA-256).

Supported block cipher modes of operation for AES include: ECB, CTR, CBC, PCBC, CFB, OFB, GCM, CBC-MAC, GMAC and CCM.
Supported ECC NIST recommended curves include P-192, P-224, P-256, K-163, K-233, B-163 and B-233.
The CRYPTO1 block is tightly linked to the Radio Buffer Controller (BUFC) enabling fast and efficient autonomous cipher operations on data buffer content. It allows fast processing of GCM (AES), ECC and SHA with little CPU intervention.

CRYPTO also provides trigger signals for DMA read and write operations.

### 3.8.3 True Random Number Generator (TRNG)

The TRNG is a non-deterministic random number generator based on a full hardware solution. The TRNG is validated with NIST800-22 and AIS-31 test suites as well as being suitable for FIPS 140-2 certification (for the purposes of cryptographic key generation).

### 3.8.4 Security Management Unit (SMU)

The Security Management Unit (SMU) allows software to set up fine-grained security for peripheral access, which is not possible in the Memory Protection Unit (MPU). Peripherals may be secured by hardware on an individual basis, such that only priveleged accesses to the peripheral's register interface will be allowed. When an access fault occurs, the SMU reports the specific peripheral involved and can optionally generate an interrupt.

### 3.9 Analog

### 3.9.1 Analog Port (APORT)

The Analog Port (APORT) is an analog interconnect matrix allowing access to many analog peripherals on a flexible selection of pins. Each APORT bus consists of analog switches connected to a common wire. Since many clients can operate differentially, buses are grouped by $X / Y$ pairs.

### 3.9.2 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs are selected from among internal references and external pins. The tradeoff between response time and current consumption is configurable by software. Two 6-bit reference dividers allow for a wide range of internally-programmable reference sources. The ACMP can also be used to monitor the supply voltage. An interrupt can be generated when the supply falls below or rises above the programmable threshold.

### 3.9.3 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to 1 Msps. The output sample resolution is configurable and additional resolution is possible using integrated hardware for averaging over multiple samples. The ADC includes integrated voltage references and an integrated temperature sensor. Inputs are selectable from a wide range of sources, including pins configurable as either single-ended or differential.

### 3.9.4 Capacitive Sense (CSEN)

The CSEN peripheral is a dedicated Capacitive Sensing block for implementing touch-sensitive user interface elements such a switches and sliders. The CSEN peripheral uses a charge ramping measurement technique, which provides robust sensing even in adverse conditions including radiated noise and moisture. The peripheral can be configured to take measurements on a single port pin or scan through multiple pins and store results to memory through DMA. Several channels can also be shorted together to measure the combined capacitance or implement wake-on-touch from very low energy modes. Hardware includes a digital accumulator and an averaging filter, as well as digital threshold comparators to reduce software overhead.

### 3.9.5 Digital to Analog Current Converter (IDAC)

The IDAC can source or sink a configurable constant current. This current can be driven on an output pin or routed to the selected ADC input pin for capacitive sensing. The full-scale current is programmable between $0.05 \mu \mathrm{~A}$ and $64 \mu \mathrm{~A}$ with several ranges consisting of various step sizes.

### 3.9.6 Digital to Analog Converter (VDAC)

The Digital to Analog Converter (VDAC) can convert a digital value to an analog output voltage. The VDAC is a fully differential, 500 $\mathrm{ksps}, 12$-bit converter. The opamps are used in conjunction with the VDAC, to provide output buffering. One opamp is used per singleended channel, or two opamps are used to provide differential outputs. The VDAC may be used for a number of different applications such as sensor interfaces or sound output. The VDAC can generate high-resolution analog signals while the MCU is operating at low frequencies and with low total power consumption. Using DMA and a timer, the VDAC can be used to generate waveforms without any CPU intervention. The VDAC is available in all energy modes down to and including EM3.

### 3.9.7 Operational Amplifiers

The opamps are low power amplifiers with a high degree of flexibility targeting a wide variety of standard opamp application areas, and are available down to EM3. With flexible built-in programming for gain and interconnection they can be configured to support multiple common opamp functions. All pins are also available externally for filter configurations. Each opamp has a rail to rail input and a rail to rail output. They can be used in conjunction with the VDAC peripheral or in stand-alone configurations. The opamps save energy, PCB space, and cost as compared with standalone opamps because they are integrated on-chip.

### 3.10 Reset Management Unit (RMU)

The RMU is responsible for handling reset of the BGM13P. A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset, and watchdog reset.

### 3.11 Core and Memory

### 3.11.1 Processor Core

The ARM Cortex-M processor includes a 32-bit RISC processor integrating the following features and tasks in the system:

- ARM Cortex-M4 RISC processor achieving 1.25 Dhrystone MIPS/MHz
- Memory Protection Unit (MPU) supporting up to 8 memory segments
- Up to 512 kB flash program memory
- Up to 64 kB RAM data memory
- Configuration and event handling of all peripherals
- 2-pin Serial-Wire debug interface


### 3.11.2 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the microcontroller. The flash memory is readable and writable from both the Cortex-M and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block, whereas the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in energy modes EM0 Active and EM1 Sleep.

### 3.11.3 Linked Direct Memory Access Controller (LDMA)

The Linked Direct Memory Access (LDMA) controller allows the system to perform memory operations independently of software. This reduces both energy consumption and software workload. The LDMA allows operations to be linked together and staged, enabling sophisticated operations to be implemented.

### 3.12 Memory Map

The BGM13P memory map is shown in the figures below. RAM and flash sizes are for the largest memory configuration.


Figure 3.4. BGM13P Memory Map - Core Peripherals and Code Space


Figure 3.5. BGM13P Memory Map - Peripherals

### 3.13 Configuration Summary

Many peripherals on the BGM13P are available in multiple instances. However, certain USART, TIMER and WTIMER instances implement only a subset of the full features for that peripheral type. The table below describes the specific features available on these peripheral instances. All remaining peripherals support full configuration.

Table 3.3. Configuration Summary

| Peripheral | Configuration | Pin Connections |
| :--- | :--- | :--- |
| USART0 | IrDA SmartCard | US0_TX, US0_RX, US0_CLK, US0_CS |
| USART1 | IrDA I²S SmartCard | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | IrDA SmartCard | US2_TX, US2_RX, US2_CLK, US2_CS |
| TIMER0 | with DTI | TIM0_CC[2:0], TIM0_CDTI[2:0] |
| TIMER1 | - | TIM1_CC[3:0] |
| WTIMER0 | with DTI | WTIM0_CC[2:0], WTIM0_CDTI[2:0] |

## 4. Electrical Specifications

### 4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the following conditions, unless stated otherwise:

- Typical values are based on $\mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, by production test and/or technology characterization.
- Radio performance numbers are measured in conducted mode, based on Silicon Laboratories reference designs using output pow-er-specific external RF impedance-matching networks for interfacing to a $50 \Omega$ antenna.
- Minimum and maximum values represent the worst conditions across supply voltage, process variation, and operating temperature, unless stated otherwise.

The BGM13P module has only one external supply pin (VDD). There are several internal supply rails mentioned in the electrical specifications, whose connections vary based on transmit power configuration. Refer to 3.3 Power for the relationship between the module's external VDD pin and internal voltage supply rails.

Refer to Table 4.2 General Operating Conditions on page 19 for more details about operational supply and temperature limits.

### 4.1.1 Absolute Maximum Ratings

Stress levels beyond those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions beyond those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 4.1. Absolute Maximum Ratings

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Storage temperature range | $\mathrm{T}_{\text {STG }}$ |  | -40 | - | 85 | ${ }^{\circ} \mathrm{C}$ |
| Voltage on any supply pin | $V_{\text {DDMAX }}$ |  | -0.3 | - | 3.8 | V |
| Voltage ramp rate on any supply pin | V ${ }_{\text {DDRAMPMAX }}$ |  | - | - | 1 | $\mathrm{V} / \mu \mathrm{s}$ |
| DC voltage on any GPIO pin | $\mathrm{V}_{\text {DIGPIN }}$ | 5 V tolerant GPIO pins ${ }^{12} 3$ | -0.3 | - | Min of 5.25 and IOVDD +2 | V |
|  |  | Standard GPIO pins | -0.3 | - | IOVDD+0.3 | V |
| Maximum RF level at input | PRFMAX2G4 |  | - | - | 10 | dBm |
| Total current into supply pins | IVdDmax | Source | - | - | 200 | mA |
| Total current into VSS ground lines | IVssmax | Sink | - | - | 200 | mA |
| Current per I/O pin | IIOMAX | Sink | - | - | 50 | mA |
|  |  | Source | - | - | 50 | mA |
| Current for all I/O pins | IIOALLMAX | Sink | - | - | 200 | mA |
|  |  | Source | - | - | 200 | mA |
| Junction temperature | $\mathrm{T}_{J}$ |  | -40 | - | 105 | ${ }^{\circ} \mathrm{C}$ |

## Note:

1. When a GPIO pin is routed to the analog block through the APORT, the maximum voltage = IOVDD.
2. Valid for IOVDD in valid operating range or when IOVDD is undriven (high-Z). If IOVDD is connected to a low-impedance source below the valid operating range (e.g. IOVDD shorted to VSS ), the pin voltage maximum is IOVDD +0.3 V , to avoid exceeding the maximum IO current specifications.
3. To operate above the IOVDD supply rail, over-voltage tolerance must be enabled according to the GPIO_Px_OVTDIS register. Pins with over-voltage tolerance disabled have the same limits as Standard GPIO.

### 4.1.2 Operating Conditions

The following subsections define the recommended operating conditions for the module.

### 4.1.2.1 General Operating Conditions

Table 4.2. General Operating Conditions

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating ambient temperature range | $\mathrm{T}_{\mathrm{A}}$ | -G temperature grade | -40 | 25 | 85 | ${ }^{\circ} \mathrm{C}$ |
| VDD operating supply voltage | $V_{V D D}$ | DCDC in regulation | 2.4 | 3.3 | 3.8 | V |
|  |  | DCDC in bypass, 50 mA load | 1.8 | 3.3 | 3.8 | V |
| HFCORECLK frequency | fCORE | VSCALE2, MODE = WS1 | - | - | 40 | MHz |
|  |  | VSCALE0, MODE = WSO | - | - | 20 | MHz |
| HFCLK frequency | $\mathrm{f}_{\mathrm{HFCLK}}$ | VSCALE2 | - | - | 40 | MHz |
|  |  | VSCALE0 | - | - | 20 | MHz |

### 4.1.3 DC-DC Converter

Test conditions: V_DCDC_I=3.3 V, V_DCDC_O=1.8 V, I_DCDC_LOAD=50 mA, Heavy Drive configuration, F_DCDC_LN=7 MHz, unless otherwise indicated.

Table 4.3. DC-DC Converter

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage range | V ${ }_{\text {DCDC_I }}$ | Bypass mode, $\mathrm{I}_{\text {DCDC_LOAD }}=50$ mA | 1.8 | - | VVREGVDD MAX | V |
|  |  | Low noise (LN) mode, 1.8 V output, $I_{\text {DCDC_LOAD }}=100 \mathrm{~mA}$, or Low power (LP) mode, 1.8 V output, $\mathrm{I}_{\text {DCDC_LOAD }}=10 \mathrm{~mA}$ | 2.4 | - | VVREGVDD MAX | V |
| Output voltage programmable range ${ }^{1}$ | V ${ }_{\text {dCDC_O }}$ |  | 1.8 | - | VVREGVDD | V |
| Max load current | ILOAD_MAX | Low noise (LN) mode, Medium or Heavy Drive ${ }^{2}$ | - | - | 70 | mA |
|  |  | Low noise (LN) mode, Light Drive ${ }^{2}$ | - | - | 50 | mA |
|  |  | Low power (LP) mode, LPCMPBIASEMxx ${ }^{3}=0$ | - | - | 75 | $\mu \mathrm{A}$ |
|  |  | Low power (LP) mode, LPCMPBIASEMxx ${ }^{3}=3$ | - | - | 10 | mA |

## Note:

1. Due to internal dropout, the dc-dc output will never be able to reach its input voltage, $\mathrm{V}_{\text {VREGVDD }}$.
2. Drive levels are defined by configuration of the PFETCNT and NFETCNT registers. Light Drive: PFETCNT=NFETCNT=3; Medium Drive: PFETCNT=NFETCNT=7; Heavy Drive: PFETCNT=NFETCNT=15.
3. LPCMPBIASEMxx refers to either LPCMPBIASEM234H in the EMU_DCDCMISCCTRL register or LPCMPBIASEM01 in the EMU_DCDCLOEM01CFG register, depending on the energy mode.

### 4.1.4 Current Consumption

### 4.1.4.1 Current Consumption 3.3 V using DC-DC Converter

Unless otherwise indicated, typical conditions are: VDD $=3.3 \mathrm{~V} . \mathrm{T}=25^{\circ} \mathrm{C}$. Minimum and maximum values in this table represent the worst conditions across process variation at $\mathrm{T}=25^{\circ} \mathrm{C}$.

Table 4.4. Current Consumption 3.3 V using DC-DC Converter

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current consumption in EMO mode with all peripherals disabled, dc-dc in Low Noise DCM mode ${ }^{1}$ | I ${ }_{\text {ACtive_dCM }}$ | 38.4 MHz crystal, CPU running while loop from flash ${ }^{2}$ | - | 87 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 38 MHz HFRCO, CPU running Prime from flash | - | 69 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 38 MHz HFRCO, CPU running while loop from flash | - | 70 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 38 MHz HFRCO, CPU running CoreMark from flash | - | 82 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | $26 \mathrm{MHz} \mathrm{HFRCO}, \mathrm{CPU}$ running while loop from flash | - | 76 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 1 MHz HFRCO, CPU running while loop from flash | - | 615 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
| Current consumption in EMO mode with all peripherals disabled, dc-dc in Low Noise CCM mode ${ }^{3}$ | I ${ }_{\text {ACtive_CCM }}$ | 38.4 MHz crystal, CPU running while loop from flash ${ }^{2}$ | - | 97 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 38 MHz HFRCO, CPU running Prime from flash | - | 80 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | $38 \mathrm{MHz} \mathrm{HFRCO}, \mathrm{CPU}$ running while loop from flash | - | 81 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | $38 \mathrm{MHz} \mathrm{HFRCO}, \mathrm{CPU}$ running CoreMark from flash | - | 92 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | $26 \mathrm{MHz} \mathrm{HFRCO}, \mathrm{CPU}$ running while loop from flash | - | 94 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 1 MHz HFRCO, CPU running while loop from flash | - | 1145 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
| Current consumption in EMO mode with all peripherals disabled and voltage scaling enabled, DCDC in Low Noise CCM mode ${ }^{3}$ | IACtive_ccm_vs | 19 MHz HFRCO, CPU running while loop from flash | - | 101 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 1 MHz HFRCO, CPU running while loop from flash | - | 1124 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
| Current consumption in EM1 mode with all peripherals disabled, dc-dc in Low Noise DCM mode ${ }^{1}$ | lem1_DCM | 38.4 MHz crystal ${ }^{2}$ | - | 56 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 38 MHz HFRCO | - | 39 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 26 MHz HFRCO | - | 46 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 1 MHz HFRCO | - | 588 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
| Current consumption in EM1 mode with all peripherals disabled and voltage scaling enabled, dc-dc in Low Noise DCM mode ${ }^{1}$ | lem1_DCM_Vs | 19 MHz HFRCO | - | 50 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  |  | 1 MHz HFRCO | - | 572 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| Current consumption in EM2 <br> mode, with voltage scaling <br> enabled, dc-dc in LP mode | IEM2_Vs | Full 64 kB RAM retention and <br> RTCC running from LFXO | Full 64 kB RAM retention and <br> RTCC running from LFRCO | - | 1.4 | - |
|  | 1 bank RAM retention and RTCC <br> running from LFRCO5 | - | 1.5 | - | - | 1.3 |

### 4.1.4.2 Current Consumption Using Radio

Unless otherwise indicated, typical conditions are: VDD $=3.3 \mathrm{~V} . \mathrm{T}=25^{\circ} \mathrm{C}$. DC-DC on. Minimum and maximum values in this table represent the worst conditions across process variation at $\mathrm{T}=25^{\circ} \mathrm{C}$.

Table 4.5. Current Consumption Using Radio

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current consumption in receive mode, active packet reception (MCU in EM1 @ 38.4 MHz, peripheral clocks disabled), $\mathrm{T} \leq 85^{\circ} \mathrm{C}$ | IRX_ACTIVE | $125 \mathrm{kbit} / \mathrm{s}, 2 \mathrm{GFSK}, \mathrm{F}=2.4 \mathrm{GHz}$, Radio clock prescaled by 4 | - | 10.5 | - | mA |
|  |  | $500 \mathrm{kbit} / \mathrm{s}, 2 \mathrm{GFSK}, \mathrm{F}=2.4 \mathrm{GHz}$, Radio clock prescaled by 4 | - | 10.4 | - | mA |
|  |  | $1 \mathrm{Mbit} / \mathrm{s}, 2 \mathrm{GFSK}, \mathrm{F}=2.4 \mathrm{GHz}$, Radio clock prescaled by 4 | - | 9.9 | - | mA |
|  |  | $2 \mathrm{Mbit} / \mathrm{s}, 2 \mathrm{GFSK}, \mathrm{F}=2.4 \mathrm{GHz}$, Radio clock prescaled by 4 | - | 10.6 | - | mA |
| Current consumption in receive mode, listening for packet (MCU in EM1 @ 38.4 MHz , peripheral clocks disabled), $\mathrm{T} \leq 85^{\circ} \mathrm{C}$ | $\mathrm{I}_{\text {RX_LISTEN }}$ | $125 \mathrm{kbit} / \mathrm{s}, 2 \mathrm{GFSK}, \mathrm{F}=2.4 \mathrm{GHz}$, No radio clock prescaling | - | 10.5 | - | mA |
|  |  | $500 \mathrm{kbit} / \mathrm{s}, 2 \mathrm{GFSK}, \mathrm{F}=2.4 \mathrm{GHz}$, No radio clock prescaling | - | 10.5 | - | mA |
|  |  | $1 \mathrm{Mbit} / \mathrm{s}, 2 \mathrm{GFSK}, \mathrm{F}=2.4 \mathrm{GHz}$, No radio clock prescaling | - | 10.9 | - | mA |
|  |  | $2 \mathrm{Mbit} / \mathrm{s}, 2 \mathrm{GFSK}, \mathrm{F}=2.4 \mathrm{GHz}$, No radio clock prescaling | - | 11.6 | - | mA |
| Current consumption in transmit mode (MCU in EM1 @ 38.4 MHz, peripheral clocks disabled), $\mathrm{T} \leq 85^{\circ} \mathrm{C}$ | $\mathrm{I}_{\text {TX }}$ | $\mathrm{F}=2.4 \mathrm{GHz}, \mathrm{CW}, 0 \mathrm{dBm}$ output power, Radio clock prescaled by 3 | - | 8.5 | - | mA |
|  |  | $\mathrm{F}=2.4 \mathrm{GHz}, \mathrm{CW}, 0 \mathrm{dBm}$ output power, Radio clock prescaled by 1 | - | 9.6 | - | mA |
|  |  | $\mathrm{F}=2.4 \mathrm{GHz}, \mathrm{CW}, 8 \mathrm{dBm}$ output power | - | 27.1 | - | mA |
|  |  | $\mathrm{F}=2.4 \mathrm{GHz}, \mathrm{CW}, 19 \mathrm{dBm}$ output power | - | 131 | - | mA |

### 4.1.5 Wake Up Times

Table 4.6. Wake Up Times

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Wake up time from EM1 | tem1_WU |  | - | 3 | - | AHB Clocks |
| Wake up from EM2 | tem2_wU | Code execution from flash | - | 10.9 | - | $\mu \mathrm{s}$ |
|  |  | Code execution from RAM | - | 3.8 | - | $\mu \mathrm{s}$ |
| Wake up from EM3 | tem3_wU | Code execution from flash | - | 10.9 | - | $\mu \mathrm{s}$ |
|  |  | Code execution from RAM | - | 3.8 | - | $\mu \mathrm{s}$ |
| Wake up from EM4H ${ }^{1}$ | tem4h_WU | Executing from flash | - | 90 | - | $\mu \mathrm{s}$ |
| Wake up from EM4S ${ }^{1}$ | tem4s_WU | Executing from flash | - | 300 | - | $\mu \mathrm{s}$ |
| Time from release of reset source to first instruction execution | $t_{\text {RESET }}$ | Soft Pin Reset released | - | 51 | - | $\mu s$ |
|  |  | Any other reset released | - | 358 | - | $\mu \mathrm{s}$ |
| Power mode scaling time | $\mathrm{t}_{\text {SCALE }}$ | VSCALE0 to VSCALE2, HFCLK = $19 \mathrm{MHz}^{2} 3$ | - | 31.8 | - | $\mu \mathrm{s}$ |
|  |  | VSCALE2 to VSCALEO, HFCLK = $19 \mathrm{MHz}^{4}$ | - | 4.3 | - | $\mu \mathrm{s}$ |

## Note:

1. Time from wake up request until first instruction is executed. Wakeup results in device reset.
2. Scaling up from VSCALE0 to VSCALE2 requires approximately $30.3 \mu \mathrm{~s}+28$ HFCLKs.
3. VSCALEO to VSCALE2 voltage change transitions occur at a rate of $10 \mathrm{mV} / \mu \mathrm{s}$ for approximately $20 \mu \mathrm{~s}$. During this transition, peak currents will be dependent on the value of the DECOUPLE output capacitor, from 35 mA (with a $1 \mu \mathrm{~F}$ capacitor) to 70 mA (with a $2.7 \mu \mathrm{~F}$ capacitor).
4. Scaling down from VSCALE2 to VSCALE0 requires approximately $2.8 \mu \mathrm{~s}+29$ HFCLKs.

### 4.1.6 Brown Out Detector (BOD)

Table 4.7. Brown Out Detector (BOD)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AVDD BOD threshold | $V_{\text {AVDDBOD }}$ | AVDD rising | - | - | 1.8 | V |
|  |  | AVDD falling (EM0/EM1) | 1.62 | - | - | V |
|  |  | AVDD falling (EM2/EM3) | 1.53 | - | - | V |
| AVDD BOD hysteresis | V ${ }_{\text {AVDDBOD_HYST }}$ |  | - | 20 | - | mV |
| AVDD BOD response time | $t_{\text {AVDDBOD_DELAY }}$ | Supply drops at $0.1 \mathrm{~V} / \mu$ s rate | - | 2.4 | - | $\mu \mathrm{s}$ |
| EM4 BOD threshold | $V_{\text {EM4DBOD }}$ | AVDD rising | - | - | 1.7 | V |
|  |  | AVDD falling | 1.45 | - | - | V |
| EM4 BOD hysteresis | VEM4BOD_HYST |  | - | 25 | - | mV |
| EM4 BOD response time | tem4BOD_DELAY | Supply drops at $0.1 \mathrm{~V} / \mu$ s rate | - | 300 | - | $\mu \mathrm{s}$ |

### 4.1.7 Frequency Synthesizer

Table 4.8. Frequency Synthesizer

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| RF synthesizer frequency <br> range | $\mathrm{f}_{\text {RANGE }}$ | $2400-2483.5 \mathrm{MHz}$ | 2400 | - | 2483.5 | MHz |
| LO tuning frequency resolu- <br> tion with 38.4 MHz crystal | $\mathrm{f}_{\text {RES }}$ | $2400-2483.5 \mathrm{MHz}$ | - | - | 73 | Hz |
| Frequency deviation resolu- <br> tion with 38.4 MHz crystal | df RES | $2400-2483.5 \mathrm{MHz}$ | - | - | 73 | Hz |
| Maximum frequency devia- <br> tion with 38.4 MHz crystal | df MAX | $2400-2483.5 \mathrm{MHz}$ | - | - | 1677 | kHz |

### 4.1.8 2.4 GHz RF Transceiver Characteristics

### 4.1.8.1 RF Transmitter General Characteristics for 2.4 GHz Band

Unless otherwise indicated, typical conditions are: $\mathrm{T}=25^{\circ} \mathrm{C}$, VDD $=3.3 \mathrm{~V}$. DC-DC on. Crystal frequency $=38.4 \mathrm{MHz}$. RF center frequency 2.45 GHz . Conducted measurement from the antenna feedpoint.

Table 4.9. RF Transmitter General Characteristics for 2.4 GHz Band

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum TX power $^{1}$ | POUT MAX | 19 dBm -rated part numbers. | - | 19 | - | dBm |
|  |  | 8 dBm -rated part numbers | - | 8 | - | dBm |
| Minimum active TX Power | POUT $_{\text {MIN }}$ | CW |  | -27 | - | dBm |
| Output power step size | POUT $_{\text {STEP }}$ | $-5 \mathrm{dBm}<$ Output power $<0 \mathrm{dBm}$ | - | 0.5 | - | dB |
|  |  | 0 dBm < output power < POUT $_{\text {MAX }}$ | - | 0.5 | - | dB |
| Output power variation vs supply at POUT MAX | POUTVAR_V | $1.8 \mathrm{~V}<\mathrm{V}_{\mathrm{VDD}}<3.3 \mathrm{~V}$, dc-dc in bypass, BGM13P32 | - | 4.8 | - | dB |
|  |  | $2.4 \mathrm{~V}<\mathrm{V}_{\mathrm{VDD}}<3.3 \mathrm{~V}$, BGM13P22 | - | 0.05 | - | dB |
|  |  | $2.4 \mathrm{~V}<\mathrm{V}_{\mathrm{VDD}}<3.3 \mathrm{~V}$ using dc-dc converter, BGM13P32 | - | 1.9 | - | dB |
| Output power variation vs temperature at POUT MAX | POUTVAR_T | From -40 to $+85^{\circ} \mathrm{C}, \mathrm{BGM} 13 \mathrm{P} 22$ | - | 1.7 | - | dB |
|  |  | From -40 to $+85{ }^{\circ} \mathrm{C}, \mathrm{BGM} 13 \mathrm{P} 32$ | - | 1.6 | - | dB |
| Output power variation vs RF frequency at POUT $_{\text {MAX }}$ | POUTVAR_F | Over RF tuning frequency range | - | 0.3 | - | dB |
| RF tuning frequency range | $\mathrm{F}_{\text {RANGE }}$ |  | 2400 | - | 2483.5 | MHz |

## Note:

1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

### 4.1.8.2 RF Receiver General Characteristics for 2.4 GHz Band

Unless otherwise indicated, typical conditions are: $\mathrm{T}=25^{\circ} \mathrm{C}$, VDD $=3.3 \mathrm{~V}$. DC-DC on. Crystal frequency $=38.4 \mathrm{MHz}$. RF center frequency 2.45 GHz . Conducted measurement from the antenna feedpoint.

Table 4.10. RF Receiver General Characteristics for 2.4 GHz Band

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| RF tuning frequency range | FRANGE |  | 2400 | - | 2483.5 | MHz |
| Receive mode maximum <br> spurious emission | SPUR $_{\mathrm{RX}}$ | 30 MHz to 1 GHz | - | -57 | - | dBm |
|  | 1 GHz to 12 GHz | - | -47 | - | dBm |  |
| Max spurious emissions dur- <br> ing active receive mode, per <br> FCC Part $15.109(\mathrm{a})$ | SPUR $_{\text {RX_FCC }}$ | 216 MHz to 960 MHz, Conducted <br> Measurement | - | -55.2 | - | dBm |
|  | Above 960 MHz, Conducted <br> Measurement | - | -47.2 | - | dBm |  |

### 4.1.8.3 RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 125 kbps Data Rate

Unless otherwise indicated, typical conditions are: $\mathrm{T}=25^{\circ} \mathrm{C}$, VDD $=3.3 \mathrm{~V}$. DC-DC on. Crystal frequency $=38.4 \mathrm{MHz}$. RF center frequency 2.45 GHz . Conducted measurement from the antenna feedpoint.

Table 4.11. RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 125 kbps Data Rate

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Sensitivity, 0.1\% BER | SENS | Signal is reference signal 1 . Using <br> dc-dc converter. | - | -103.2 | - | dBm |
|  |  | With non-ideal signals as speci- <br> fied in RF-PHY.TS.4.2.2, section <br> 4.6 .1. | - | -102.8 | - | dBm |

## Note:

1. Reference signal is defined 2GFSK at -79 dBm , Modulation index $=0.5$, $\mathrm{BT}=0.5$, Bit rate $=125 \mathrm{kbps}$, desired data $=\mathrm{PRBS} 9$; interferer data $=$ PRBS15; frequency accuracy better than 1 ppm .

### 4.1.8.4 RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 500 kbps Data Rate

Unless otherwise indicated, typical conditions are: $\mathrm{T}=25^{\circ} \mathrm{C}$, VDD $=3.3 \mathrm{~V}$. DC-DC on. Crystal frequency $=38.4 \mathrm{MHz}$. RF center frequency 2.45 GHz . Conducted measurement from the antenna feedpoint.

Table 4.12. RF Receiver Characteristics for Bluetooth Low Energy in the 2.4 GHz Band, 500 kbps Data Rate

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Sensitivity, 0.1\% BER | SENS | Signal is reference signal 1 . Using <br> dc-dc converter. | - | -98.8 | - | dBm |
|  |  | With non-ideal signals as speci- <br> fied in RF-PHY.TS.4.2.2, section <br> 4.6 .1. | - | -97.6 | - | dBm |

## Note:

1. Reference signal is defined 2GFSK at -72 dBm , Modulation index $=0.5, \mathrm{BT}=0.5$, Bit rate $=500 \mathrm{kbps}$, desired data $=\mathrm{PRBS9}$; interferer data $=$ PRBS15; frequency accuracy better than 1 ppm .

### 4.1.8.5 RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 1 Mbps Data Rate

Unless otherwise indicated, typical conditions are: $\mathrm{T}=25^{\circ} \mathrm{C}$, VDD $=3.3 \mathrm{~V}$. DC-DC on. Crystal frequency $=38.4 \mathrm{MHz}$. RF center frequency 2.45 GHz . Conducted measurement from the antenna feedpoint.

Table 4.13. RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 1 Mbps Data Rate

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Sensitivity, 0.1\% BER | SENS | Signal is reference signal 1 . Using <br> dc-dc converter. | - | -94.8 | - | dBm |
|  |  | With non-ideal signals as speci- <br> fied in RF-PHY.TS.4.2.2, section <br> 4.6 .1. | - | -94.4 | - | dBm |

## Note:

1. Reference signal is defined 2GFSK at -67 dBm , Modulation index $=0.5, \mathrm{BT}=0.5$, Bit rate $=1 \mathrm{Mbps}$, desired data $=\mathrm{PRBS9}$; interferer data $=$ PRBS15; frequency accuracy better than 1 ppm.

### 4.1.8.6 RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 2 Mbps Data Rate

Unless otherwise indicated, typical conditions are: $\mathrm{T}=25^{\circ} \mathrm{C}$, VDD $=3.3 \mathrm{~V}$. DC-DC on. Crystal frequency $=38.4 \mathrm{MHz}$. RF center frequency 2.45 GHz . Conducted measurement from the antenna feedpoint.

Table 4.14. RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 2 Mbps Data Rate

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Sensitivity, 0.1\% BER | SENS | Signal is reference signal 1 . Using <br> dc-dc converter. | - | -91.2 | - | dBm |
|  |  | With non-ideal signals as speci- <br> fied in RF-PHY.TS.4.2.2, section <br> 4.6 .1. | - | -91.1 | - | dBm |

## Note:

1. Reference signal is defined 2GFSK at -67 dBm , Modulation index $=0.5, \mathrm{BT}=0.5$, Bit rate $=2 \mathrm{Mbps}$, desired data $=\mathrm{PRBS9}$; interferer data $=$ PRBS15; frequency accuracy better than 1 ppm .

### 4.1.9 Oscillators

### 4.1.9.1 Low-Frequency Crystal Oscillator (LFXO)

Table 4.15. Low-Frequency Crystal Oscillator (LFXO)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crystal frequency | $\mathrm{f}_{\text {LFXO }}$ |  | - | 32.768 | - | kHz |
| Overall frequency tolerance in all conditions ${ }^{1}$ | $\mathrm{FT}_{\text {LFXO }}$ |  | -100 | - | 100 | ppm |

## Note:

1. Nominal crystal frequency tolerance of $\pm 20 \mathrm{ppm}$.
4.1.9.2 High-Frequency Crystal Oscillator (HFXO)

Table 4.16. High-Frequency Crystal Oscillator (HFXO)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Crystal frequency | $\mathrm{f}_{\mathrm{HFXO}}$ | 38.4 MHz required for radio trans- <br> ciever operation | - | 38.4 | - | MHz |
| Frequency tolerance for the <br> crystal | $\mathrm{FT}_{\text {HFXO }}$ |  | -40 | - | 40 | ppm |

4.1.9.3 Low-Frequency RC Oscillator (LFRCO)

Table 4.17. Low-Frequency RC Oscillator (LFRCO)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation frequency | $\mathrm{f}_{\text {LFRCO }}$ | $\mathrm{ENVREF}^{1}=1$ | 31.3 | 32.768 | 33.6 | kHz |
|  |  | $E N V R E F{ }^{1}=0$ | 31.3 | 32.768 | 33.4 | kHz |
| Startup time | tLFRCO |  | - | 500 | - | $\mu \mathrm{s}$ |
| Current consumption ${ }^{2}$ | ILFRCO | ENVREF = 1 in CMU_LFRCOCTRL | - | 342 | - | nA |
|  |  | ENVREF $=0$ in CMU_LFRCOCTRL | - | 494 | - | nA |
| Note: <br> 1. In CMU_LFRCOC <br> 2. Block is supplied | gister. <br> D if ANAS | DVDD if ANASW=1 | L reg |  |  |  |

### 4.1.9.4 High-Frequency RC Oscillator (HFRCO)

Table 4.18. High-Frequency RC Oscillator (HFRCO)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency accuracy | fHFRCO_ACC | At production calibrated frequencies, across supply voltage and temperature | -2.5 | - | 2.5 | \% |
| Start-up time | $\mathrm{t}_{\text {HFRCO }}$ | $\mathrm{f}_{\mathrm{HFRCO}} \geq 19 \mathrm{MHz}$ | - | 300 | - | ns |
|  |  | $4<\mathrm{f}_{\text {HFRCO }}<19 \mathrm{MHz}$ | - | 1 | - | $\mu \mathrm{s}$ |
|  |  | $\mathrm{f}_{\mathrm{HFRCO}} \leq 4 \mathrm{MHz}$ | - | 2.5 | - | $\mu \mathrm{s}$ |
| Current consumption on all supplies | $\mathrm{I}_{\text {HFRCO }}$ | $\mathrm{f}_{\text {HFRCO }}=38 \mathrm{MHz}$ | - | 267 | 299 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}_{\text {HFRCO }}=32 \mathrm{MHz}$ | - | 224 | 248 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}_{\mathrm{HFRCO}}=26 \mathrm{MHz}$ | - | 189 | 211 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}_{\mathrm{HFRCO}}=19 \mathrm{MHz}$ | - | 154 | 172 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}_{\text {HFRCO }}=16 \mathrm{MHz}$ | - | 133 | 148 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}_{\text {HFRCO }}=13 \mathrm{MHz}$ | - | 118 | 135 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}_{\mathrm{HFRCO}}=7 \mathrm{MHz}$ | - | 89 | 100 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}_{\mathrm{HFRCO}}=4 \mathrm{MHz}$ | - | 34 | 44 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}_{\mathrm{HFRCO}}=2 \mathrm{MHz}$ | - | 29 | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}_{\mathrm{HFRCO}}=1 \mathrm{MHz}$ | - | 26 | 36 | $\mu \mathrm{A}$ |
| Coarse trim step size (\% of period) | $\begin{aligned} & \text { SS }_{\text {HFRCO_COARS }} \\ & \text { E } \end{aligned}$ |  | - | 0.8 | - | \% |
| Fine trim step size (\% of period) | SS HFRCO_FINE |  | - | 0.1 | - | \% |
| Period jitter | PJ ${ }_{\text {HFRCO }}$ |  | - | 0.2 | - | \% RMS |
| Frequency limits | $\mathrm{f}_{\mathrm{HFRCO}}$ _BAND | FREQRANGE = 0, FINETUNINGEN $=0$ | 3.47 | - | 6.15 | MHz |
|  |  | FREQRANGE $=3$, FINETUNINGEN = 0 | 6.24 | - | 11.45 | MHz |
|  |  | FREQRANGE $=6$, FINETUNINGEN $=0$ | 11.3 | - | 19.8 | MHz |
|  |  | FREQRANGE = 7, FINETUNINGEN $=0$ | 13.45 | - | 22.8 | MHz |
|  |  | FREQRANGE $=8$, FINETUNINGEN $=0$ | 16.5 | - | 29.0 | MHz |
|  |  | FREQRANGE $=10$, FINETUNINGEN $=0$ | 23.11 | - | 40.63 | MHz |
|  |  | FREQRANGE $=11$, FINETUNINGEN $=0$ | 27.27 | - | 48 | MHz |
|  |  | FREQRANGE $=12$, FINETUNINGEN = 0 | 33.33 | - | 54 | MHz |

4.1.9.5 Ultra-low Frequency RC Oscillator (ULFRCO)

Table 4.19. Ultra-low Frequency RC Oscillator (ULFRCO)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Oscillation frequency | fulfRco |  | 0.95 | 1 | 1.07 | kHz |

### 4.1.10 Flash Memory Characteristics ${ }^{1}$

Table 4.20. Flash Memory Characteristics ${ }^{1}$

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Flash erase cycles before failure | EC FLASH |  | 10000 | - | - | cycles |
| Flash data retention | RET ${ }_{\text {FLASH }}$ |  | 10 | - | - | years |
| Word (32-bit) programming time | tw_PROG | Burst write, 128 words, average time per word | 20 | 26.3 | 30 | $\mu \mathrm{s}$ |
|  |  | Single word | 62 | 68.9 | 80 | $\mu \mathrm{s}$ |
| Page erase time ${ }^{2}$ | tperase |  | 20 | 29.5 | 40 | ms |
| Mass erase time ${ }^{3}$ | $\mathrm{t}_{\text {MERASE }}$ |  | 20 | 30 | 40 | ms |
| Device erase time ${ }^{4} 5$ | tterase |  | - | 56.2 | 70 | ms |
| Erase current ${ }^{6}$ | Ierase | Page Erase | - | - | 2.0 | mA |
| Write current ${ }^{6}$ | $I_{\text {WRITE }}$ |  | - | - | 3.5 | mA |
| Supply voltage during flash erase and write | $\mathrm{V}_{\text {FLASH }}$ |  | 1.62 | - | 3.6 | V |

## Note:

1. Flash data retention information is published in the Quarterly Quality and Reliability Report.
2. From setting the ERASEPAGE bit in MSC_WRITECMD to 1 until the BUSY bit in MSC_STATUS is cleared to 0 . Internal setup and hold times for flash control signals are included.
3. Mass erase is issued by the CPU and erases all flash.
4. Device erase is issued over the AAP interface and erases all flash, SRAM, the Lock Bit (LB) page, and the User data page Lock Word (ULW).
5. From setting the DEVICEERASE bit in AAP_CMD to 1 until the ERASEBUSY bit in AAP_STATUS is cleared to 0 . Internal setup and hold times for flash control signals are included.
6. Measured at $25^{\circ} \mathrm{C}$.

### 4.1.11 General-Purpose I/O (GPIO)

Table 4.21. General-Purpose I/O (GPIO)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input low voltage | $\mathrm{V}_{\text {IL }}$ | GPIO pins | - | - | VDD*0.3 | V |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | GPIO pins | VDD*0.7 | - | - | V |
| Output high voltage relative to IOVDD | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \text { Sourcing } 3 \mathrm{~mA}, \mathrm{VDD} \geq 3 \mathrm{~V}, \\ & \text { DRIVESTRENGTH } \end{aligned}$ | VDD*0.8 | - | - | V |
|  |  | Sourcing $1.2 \mathrm{~mA}, \mathrm{VDD} \geq 1.62 \mathrm{~V}$, DRIVESTRENGTH ${ }^{1}=$ WEAK | VDD*0.6 | - | - | V |
|  |  | $\begin{aligned} & \text { Sourcing } 20 \mathrm{~mA}, \mathrm{VDD} \geq 3 \mathrm{~V}, \\ & \text { DRIVESTRENGTH }{ }^{1}=\text { STRONG } \end{aligned}$ | VDD*0.8 | - | - | V |
|  |  | $\begin{aligned} & \text { Sourcing } 8 \mathrm{~mA}, \text { VDD } \geq 1.62 \mathrm{~V}, \\ & \text { DRIVESTRENGTH } \end{aligned}$ | VDD*0.6 | - | - | V |
| Output low voltage relative to IOVDD | $\mathrm{V}_{\mathrm{OL}}$ | Sinking $3 \mathrm{~mA}, ~ I O V D D \geq 3 \mathrm{~V}$, DRIVESTRENGTH ${ }^{1}=$ WEAK | - | - | VDD*0.2 | V |
|  |  | Sinking $1.2 \mathrm{~mA}, \mathrm{VDD} \geq 1.62 \mathrm{~V}$, DRIVESTRENGTH ${ }^{1}=$ WEAK | - | - | VDD*0.4 | V |
|  |  | $\begin{aligned} & \text { Sinking } 20 \mathrm{~mA}, \text { VDD } \geq 3 \mathrm{~V}, \\ & \text { DRIVESTRENGTH } \end{aligned}$ | - | - | VDD*0.2 | V |
|  |  | $\begin{aligned} & \text { Sinking } 8 \mathrm{~mA}, \text { VDD } \geq 1.62 \mathrm{~V}, \\ & \text { DRIVESTRENGTH } \end{aligned}$ | - | - | VDD*0.4 | V |
| Input leakage current | lioleak | GPIO $\leq$ VDD | - | 0.1 | 30 | nA |
| Input leakage current on 5VTOL pads above VDD | $\mathrm{I}_{\text {SVTOLLEAK }}$ | $\mathrm{VDD}<\mathrm{GPIO} \leq \mathrm{VDD}+2 \mathrm{~V}$ | - | 3.3 | 15 | $\mu \mathrm{A}$ |
| I/O pin pull-up/pull-down resistor | R PUD |  | 30 | 40 | 65 | k $\Omega$ |
| Pulse width of pulses removed by the glitch suppression filter | tioglitch |  | 15 | 25 | 45 | ns |
| Output fall time, From 70\% to $30 \%$ of $V_{D D}$ | $\mathrm{t}_{\text {IOOF }}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \text { DRIVESTRENGTH }{ }^{1}=\text { STRONG, } \\ & \text { SLEWRATE }^{1}=0 \times 6 \end{aligned}$ | - | 1.8 | - | ns |
|  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \text { DRIVESTRENGTH }^{1}=\text { WEAK, } \\ & \text { SLEWRATE }^{1}=0 \times 6 \end{aligned}$ | - | 4.5 | - | ns |


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output rise time, From 30\% to $70 \%$ of $V_{D D}$ | $\mathrm{t}_{\text {IOOR }}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \text { DRIVESTRENGTH }{ }^{1}=\text { STRONG, } \\ & \text { SLEWRATE }=0 \times 6^{1} \end{aligned}$ | - | 2.2 | - | ns |
|  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ & \text { DRIVESTRENGTH }{ }^{1}=\text { WEAK, } \\ & \text { SLEWRATE }^{1}=0 \times 6 \end{aligned}$ | - | 7.4 | - | ns |
| Note: <br> 1. In GPIO_Pn_CTRL register. |  |  |  |  |  |  |

### 4.1.12 Voltage Monitor (VMON)

Table 4.22. Voltage Monitor (VMON)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current (including I_SENSE) | $\mathrm{I}_{\mathrm{V} \text { MON }}$ | In EM0 or EM1, 1 active channel | - | 6.3 | 8 | $\mu \mathrm{A}$ |
|  |  | In EM0 or EM1, All channels active | - | 12.5 | 15 | $\mu \mathrm{A}$ |
|  |  | In EM2, EM3 or EM4, 1 channel active and above threshold | - | 62 | - | nA |
|  |  | In EM2, EM3 or EM4, 1 channel active and below threshold | - | 62 | - | nA |
|  |  | In EM2, EM3 or EM4, All channels active and above threshold | - | 99 | - | nA |
|  |  | In EM2, EM3 or EM4, All channels active and below threshold | - | 99 | - | nA |
| Loading of monitored supply | ISENSE | In EM0 or EM1 | - | 2 | - | $\mu \mathrm{A}$ |
|  |  | In EM2, EM3 or EM4 | - | 2 | - | nA |
| Threshold range | VVmon_Range |  | 1.62 | - | 3.4 | V |
| Threshold step size | NVMON_STESP | Coarse | - | 200 | - | mV |
|  |  | Fine | - | 20 | - | mV |
| Response time | tVMON_RES | Supply drops at $1 \mathrm{~V} / \mu \mathrm{s}$ rate | - | 460 | - | ns |
| Hysteresis | V VMON_HYST |  | - | 26 | - | mV |

### 4.1.13 Analog to Digital Converter (ADC)

Specified at 1 Msps, ADCCLK $=16 \mathrm{MHz}, \mathrm{BIASPROG}=0, \mathrm{GPBIASACC}=0$, unless otherwise indicated.
Table 4.23. Analog to Digital Converter (ADC)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | VRESOLUTION |  | 6 | - | 12 | Bits |
| Input voltage range ${ }^{1}$ | $\mathrm{V}_{\text {ADCIN }}$ | Single ended | - | - | $V_{\text {FS }}$ | V |
|  |  | Differential | $-V_{F S} / 2$ | - | $\mathrm{V}_{\mathrm{FS}} / 2$ | V |
| Input range of external reference voltage, single ended and differential | VADCREFIN_P |  | 1 | - | $V_{\text {AVDD }}$ | V |
| Power supply rejection ${ }^{2}$ | $\mathrm{PSRR}_{\text {ADC }}$ | At DC | - | 80 | - | dB |
| Analog input common mode rejection ratio | $\mathrm{CMRR}_{\text {ADC }}$ | At DC | - | 80 | - | dB |
| Current from all supplies, using internal reference buffer. Continuous operation. WARMUPMODE ${ }^{3}=$ KEEPADCWARM | IADC_CONTINUOUS_LP | 1 Msps / 16 MHz ADCCLK, BIASPROG $=0$, GPBIASACC $=1^{4}$ | - | 270 | 290 | $\mu \mathrm{A}$ |
|  |  | $250 \mathrm{ksps} / 4 \mathrm{MHz}$ ADCCLK, BIASPROG $=6$, GPBIASACC $=1^{4}$ | - | 125 | - | $\mu \mathrm{A}$ |
|  |  | $62.5 \mathrm{ksps} / 1 \mathrm{MHz}$ ADCCLK, BIASPROG $=15$, GPBIASACC $=14$ | - | 80 | - | $\mu \mathrm{A}$ |
| Current from all supplies, using internal reference buffer. Duty-cycled operation. WARMUPMODE ${ }^{3}=$ NORMAL | IADC_NORMAL_LP | $35 \mathrm{ksps} / 16 \mathrm{MHz}$ ADCCLK, BIASPROG $=0$, GPBIASACC $=14$ | - | 45 | - | $\mu \mathrm{A}$ |
|  |  | 5 ksps / 16 MHz ADCCLK BIASPROG $=0$, GPBIASACC $=1^{4}$ | - | 8 | - | $\mu \mathrm{A}$ |
| Current from all supplies, using internal reference buffer. Duty-cycled operation. AWARMUPMODE ${ }^{3}=$ KEEPINSTANDBY or KEEPINSLOWACC | IADC_STANDBY_LP | 125 ksps / 16 MHz ADCCLK, BIASPROG $=0$, GPBIASACC $=1^{4}$ | - | 105 | - | $\mu \mathrm{A}$ |
|  |  | 35 ksps / 16 MHz ADCCLK, BIASPROG $=0$, GPBIASACC $=1^{4}$ | - | 70 | - | $\mu \mathrm{A}$ |
| Current from all supplies, using internal reference buffer. Continuous operation. WARMUPMODE ${ }^{3}=$ KEEPADC WARM | IADC_CONTINUOUS_HP | 1 Msps / 16 MHz ADCCLK, BIASPROG $=0$, GPBIASACC $=0^{4}$ | - | 325 | - | $\mu \mathrm{A}$ |
|  |  | 250 ksps / 4 MHz ADCCLK, BIASPROG $=6$, GPBIASACC $=0^{4}$ | - | 175 | - | $\mu \mathrm{A}$ |
|  |  | $62.5 \mathrm{ksps} / 1 \mathrm{MHz}$ ADCCLK, BIASPROG $=15$, GPBIASACC $=04$ | - | 125 | - | $\mu \mathrm{A}$ |
| Current from all supplies, using internal reference buffer. Duty-cycled operation. WARMUPMODE ${ }^{3}=$ NORMAL | $I_{\text {ADC_NORMAL_HP }}$ | 35 ksps / 16 MHz ADCCLK, BIASPROG $=0$, GPBIASACC $=0{ }^{4}$ | - | 85 | - | $\mu \mathrm{A}$ |
|  |  | $5 \mathrm{ksps} / 16 \mathrm{MHz}$ ADCCLK BIASPROG $=0$, GPBIASACC $=04$ | - | 16 | - | $\mu \mathrm{A}$ |
| Current from all supplies, using internal reference buffer. Duty-cycled operation. AWARMUPMODE ${ }^{3}=$ KEEPINSTANDBY or KEEPINSLOWACC | IADC_STANDBY_HP | 125 ksps / 16 MHz ADCCLK, BIASPROG $=0$, GPBIASACC $=0^{4}$ | - | 160 | - | $\mu \mathrm{A}$ |
|  |  | 35 ksps / 16 MHz ADCCLK, BIASPROG $=0$, GPBIASACC $=0^{4}$ | - | 125 | - | $\mu \mathrm{A}$ |
| Current from HFPERCLK | $\mathrm{I}_{\text {ADC_CLK }}$ | HFPERCLK $=16 \mathrm{MHz}$ | - | 140 | - | $\mu \mathrm{A}$ |


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC clock frequency | $\mathrm{f}_{\text {ADCCLK }}$ |  | - | - | 16 | MHz |
| Throughput rate | $\mathrm{f}_{\text {ADCRATE }}$ |  | - | - | 1 | Msps |
| Conversion time ${ }^{5}$ | $\mathrm{t}_{\text {ADCCONV }}$ | 6 bit | - | 7 | - | cycles |
|  |  | 8 bit | - | 9 | - | cycles |
|  |  | 12 bit | - | 13 | - | cycles |
| Startup time of reference generator and ADC core | $\mathrm{t}_{\text {ADCSTART }}$ | WARMUPMODE ${ }^{3}=$ NORMAL $^{\text {a }}$ | - | - | 5 | $\mu \mathrm{s}$ |
|  |  | WARMUPMODE ${ }^{3}=$ KEEPIN STANDBY | - | - | 2 | $\mu \mathrm{s}$ |
|  |  | WARMUPMODE $^{3}=$ KEEPINSLOWACC | - | - | 1 | $\mu \mathrm{s}$ |
| SNDR at 1 Msps and $\mathrm{f}_{\mathrm{IN}}=$ 10 kHz | SNDR ${ }_{\text {ADC }}$ | Internal reference ${ }^{6}$, differential measurement | 58 | 67 | - | dB |
|  |  | External reference ${ }^{7}$, differential measurement | - | 68 | - | dB |
| Spurious-free dynamic range (SFDR) | SFDR $_{\text {ADC }}$ | 1 MSamples/s, 10 kHz full-scale sine wave | - | 75 | - | dB |
| Differential non-linearity (DNL) | DNLADC | 12 bit resolution, No missing codes | -1 | - | 2 | LSB |
| Integral non-linearity (INL), End point method | INL ${ }_{\text {ADC }}$ | 12 bit resolution | -6 | - | 6 | LSB |
| Offset error | $\mathrm{V}_{\text {ADCOFFSETERR }}$ |  | -3 | 0 | 3 | LSB |
| Gain error in ADC | $\mathrm{V}_{\text {ADCGAIN }}$ | Using internal reference | - | -0.2 | 3.5 | \% |
|  |  | Using external reference | - | -1 | - | \% |
| Temperature sensor slope | $\mathrm{V}_{\text {TS_SLOPE }}$ |  | - | -1.84 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |

## Note:

1. The absolute voltage allowed at any ADC input is dictated by the power rail supplied to on-chip circuitry, and may be lower than the effective full scale voltage. All ADC inputs are limited to the ADC supply (AVDD or DVDD depending on EMU_PWRCTRL_ANASW). Any ADC input routed through the APORT will further be limited by the IOVDD supply to the pin.
2. PSRR is referenced to AVDD when ANASW=0 and to DVDD when ANASW=1 in EMU_PWRCTRL.
3. In ADCn_CNTL register.
4. In ADCn_BIASPROG register.
5. Derived from ADCCLK.
6. Internal reference option used corresponds to selection 2 V 5 in the SINGLECTRL_REF or SCANCTRL_REF register field. The differential input range with this configuration is $\pm 1.25 \mathrm{~V}$. Typical value is characterized using full-scale sine wave input. Minimum value is production-tested using sine wave input at 1.5 dB lower than full scale.
7. External reference is 1.25 V applied externally to ADCnEXTREFP, with the selection CONF in the SINGLECTRL_REF or SCANCTRL_REF register field and VREFP in the SINGLECTRLX_VREFSEL or SCANCTRLX_VREFSEL field. The differential input range with this configuration is $\pm 1.25 \mathrm{~V}$.

### 4.1.14 Analog Comparator (ACMP)

Table 4.24. Analog Comparator (ACMP)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage range | $\mathrm{V}_{\text {ACMPIN }}$ | ACMPVDD = ACMPn_CTRL_PWRSEL ${ }^{1}$ | - | - | $\mathrm{V}_{\text {ACMPVDD }}$ | V |
| Supply voltage | $\mathrm{V}_{\text {ACMPVDD }}$ | BIASPROG $^{2} \leq 0 \times 10$ or FULL- $\mathrm{BIAS}^{2}=0$ | 1.8 | - | VVREGVDD_ MAX | V |
|  |  | $0 \times 10<$ BIASPROG $^{2} \leq 0 \times 20$ and FULLBIAS ${ }^{2}=1$ | 2.1 | - | VVREGVDD_ MAX | V |
| Active current not including voltage reference ${ }^{3}$ | $\mathrm{I}_{\text {ACMP }}$ | $\mathrm{BIASPROG}^{2}=1$, FULLBIAS $^{2}=0$ | - | 50 | - | nA |
|  |  | $\begin{aligned} & \text { BIASPROG }^{2}=0 \times 10, \text { FULLBIAS }^{2} \\ & =0 \end{aligned}$ | - | 306 | - | nA |
|  |  | $\begin{aligned} & \text { BIASPROG }^{2}=0 \times 02, \text { FULLBIAS }^{2} \\ & =1 \end{aligned}$ | - | 6.1 | 11 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { BIASPROG }^{2}=0 \times 20, \text { FULLBIAS }^{2} \\ & =1 \end{aligned}$ | - | 74 | 92 | $\mu \mathrm{A}$ |
| Current consumption of internal voltage reference ${ }^{3}$ | $I_{\text {ACMPREF }}$ | VLP selected as input using 2.5 V Reference / 4 ( 0.625 V ) | - | 50 | - | nA |
|  |  | VLP selected as input using VDD | - | 20 | - | nA |
|  |  | VBDIV selected as input using 1.25 V reference / 1 | - | 4.1 | - | $\mu \mathrm{A}$ |
|  |  | VADIV selected as input using VDD/1 | - | 2.4 | - | $\mu \mathrm{A}$ |


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hysteresis $\left(\mathrm{V}_{\mathrm{CM}}=1.25 \mathrm{~V}\right.$, BIASPROG $^{2}=0 \times 10$, FULL$\operatorname{BIAS}^{2}=1$ ) | $\mathrm{V}_{\text {ACMPHYST }}$ | HYSTSEL ${ }^{4}=$ HYSTO | -3 | 0 | 3 | mV |
|  |  | HYSTSEL ${ }^{4}=$ HYST1 | 5 | 18 | 27 | mV |
|  |  | HYSTSEL ${ }^{4}=$ HYST2 | 12 | 33 | 50 | mV |
|  |  | HYSTSEL ${ }^{4}=$ HYST3 | 17 | 46 | 67 | mV |
|  |  | HYSTSEL ${ }^{4}=$ HYST4 | 23 | 57 | 86 | mV |
|  |  | HYSTSEL ${ }^{4}=$ HYST5 | 26 | 68 | 104 | mV |
|  |  | HYSTSEL ${ }^{4}=$ HYST6 | 30 | 79 | 130 | mV |
|  |  | HYSTSEL ${ }^{4}=$ HYST7 | 34 | 90 | 155 | mV |
|  |  | HYSTSEL ${ }^{4}=$ HYST8 | -3 | 0 | 3 | mV |
|  |  | HYSTSEL ${ }^{4}=$ HYST9 | -27 | -18 | -5 | mV |
|  |  | HYSTSEL ${ }^{4}=$ HYST10 | -50 | -33 | -12 | mV |
|  |  | HYSTSEL ${ }^{4}=$ HYST11 | -67 | -45 | -17 | mV |
|  |  | HYSTSEL ${ }^{4}=$ HYST12 | -86 | -57 | -23 | mV |
|  |  | HYSTSEL ${ }^{4}=$ HYST13 | -104 | -67 | -26 | mV |
|  |  | HYSTSEL ${ }^{4}=$ HYST14 | -130 | -78 | -30 | mV |
|  |  | HYSTSEL ${ }^{4}=$ HYST15 | -155 | -88 | -34 | mV |
| Comparator delay ${ }^{5}$ | $\mathrm{t}_{\text {ACMPDELAY }}$ | $\mathrm{BIASPROG}^{2}=1, \mathrm{FULLBIAS}^{2}=0$ | - | 30 | 95 | $\mu \mathrm{s}$ |
|  |  | $\begin{aligned} & \text { BIASPROG }^{2}=0 \times 10, \text { FULLBIAS }^{2} \\ & =0 \end{aligned}$ | - | 3.7 | 10 | $\mu \mathrm{s}$ |
|  |  | $\begin{aligned} & \text { BIASPROG }{ }^{2}=0 \times 02, \text { FULLBIAS }^{2} \\ & =1 \end{aligned}$ | - | 360 | 1000 | ns |
|  |  | $\begin{aligned} & \text { BIASPROG }^{2}=0 \times 20, \text { FULLBIAS }^{2} \\ & =1 \end{aligned}$ | - | 35 | - | ns |
| Offset voltage | $V_{\text {ACMPOFFSET }}$ | $\begin{aligned} & \text { BIASPROG }^{2}=0 \times 10, \text { FULLBIAS }^{2} \\ & =1 \end{aligned}$ | -35 | - | 35 | mV |
| Reference voltage | $V_{\text {ACMPREF }}$ | Internal 1.25 V reference | 1 | 1.25 | 1.47 | V |
|  |  | Internal 2.5 V reference | 1.98 | 2.5 | 2.8 | V |
| Capacitive sense internal resistance | $\mathrm{R}_{\text {CSRES }}$ | CSRESSEL $^{6}=0$ | - | infinite | - | $\mathrm{k} \Omega$ |
|  |  | CSRESSEL $^{6}=1$ | - | 15 | - | $\mathrm{k} \Omega$ |
|  |  | CSRESSEL $^{6}=2$ | - | 27 | - | $\mathrm{k} \Omega$ |
|  |  | CSRESSEL $^{6}=3$ | - | 39 | - | $\mathrm{k} \Omega$ |
|  |  | CSRESSEL $^{6}=4$ | - | 51 | - | $\mathrm{k} \Omega$ |
|  |  | CSRESSEL $^{6}=5$ | - | 102 | - | $\mathrm{k} \Omega$ |
|  |  | CSRESSEL $^{6}=6$ | - | 164 | - | $\mathrm{k} \Omega$ |
|  |  | CSRESSEL $^{6}=7$ | - | 239 | - | $\mathrm{k} \Omega$ |


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |

## Note:

1. ACMPVDD is a supply chosen by the setting in ACMPn_CTRL_PWRSEL and may be IOVDD, AVDD or DVDD.
2. In ACMPn_CTRL register.
3. The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference. $I_{A C M P T O T A L}=I_{A C M P}+$ I $\begin{aligned} & \text { CMPREF. }\end{aligned}$
4. In ACMPn_HYSTERESIS registers.
$5 . \pm 100 \mathrm{mV}$ differential drive.
5. In ACMPn_INPUTSEL register.

### 4.1.15 Digital to Analog Converter (VDAC)

DRIVESTRENGTH = 2 unless otherwise specified. Primary VDAC output.
Table 4.25. Digital to Analog Converter (VDAC)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage | $V_{\text {DACOUT }}$ | Single-Ended | 0 | - | V VREF | V |
|  |  | Differential ${ }^{1}$ | - $\mathrm{V}_{\text {VREF }}$ | - | $V_{\text {VREF }}$ | V |
| Current consumption including references (2 channels) ${ }^{2}$ | $I_{\text {DAC }}$ | 500 ksps, 12-bit, DRIVES- <br> TRENGTH $=2$, REFSEL $=4$ | - | 396 | - | $\mu \mathrm{A}$ |
|  |  | 44.1 ksps, 12-bit, DRIVESTRENGTH = 1, REFSEL = 4 | - | 72 | - | $\mu \mathrm{A}$ |
|  |  | 200 Hz refresh rate, 12-bit Sam-ple-Off mode in EM2, DRIVESTRENGTH $=2$, REFSEL $=4$, SETTLETIME $=0 \times 02$, WARMUPTIME $=0 \times 0 \mathrm{~A}$ | - | 1.2 | - | $\mu \mathrm{A}$ |
| Current from HFPERCLK ${ }^{3}$ | IDAC_CLK |  | - | 5.8 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |
| Sample rate | $\mathrm{SR}_{\text {DAC }}$ |  | - | - | 500 | ksps |
| DAC clock frequency | $f_{\text {DAC }}$ |  | - | - | 1 | MHz |
| Conversion time | t ${ }_{\text {DACCONV }}$ | $\mathrm{f}_{\mathrm{DAC}}=1 \mathrm{MHz}$ | 2 | - | - | $\mu \mathrm{s}$ |
| Settling time | t DACSETTLE | 50\% fs step settling to 5 LSB | - | 2.5 | - | $\mu \mathrm{s}$ |
| Startup time | $\mathrm{t}_{\text {DACSTARTUP }}$ | Enable to $90 \%$ fs output, settling to 10 LSB | - | - | 12 | $\mu \mathrm{s}$ |
| Output impedance | R OUT | $\begin{aligned} & \text { DRIVESTRENGTH }=2,0.4 \mathrm{~V} \leq \\ & \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {OPA }}-0.4 \mathrm{~V},-8 \mathrm{~mA}< \\ & \mathrm{l}_{\text {OUT }}<8 \mathrm{~mA} \text {, Full supply range } \end{aligned}$ | - | 2 | - | $\Omega$ |
|  |  | DRIVESTRENGTH $=0$ or $1,0.4 \mathrm{~V}$ $\leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {OPA }}-0.4 \mathrm{~V},-400 \mu \mathrm{~A}<$ $\mathrm{l}_{\text {OUt }}<400 \mu \mathrm{~A}$, Full supply range | - | 2 | - | $\Omega$ |
|  |  | DRIVESTRENGTH $=2,0.1 \mathrm{~V} \leq$ $\mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {OPA }}-0.1 \mathrm{~V},-2 \mathrm{~mA}<$ IOUT $<2 \mathrm{~mA}$, Full supply range | - | 2 | - | $\Omega$ |
|  |  | DRIVESTRENGTH $=0$ or $1,0.1 \mathrm{~V}$ $\leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {OPA }}-0.1 \mathrm{~V},-100 \mu \mathrm{~A}<$ $\mathrm{I}_{\text {OUT }}<100 \mu \mathrm{~A}$, Full supply range | - | 2 | - | $\Omega$ |
| Power supply rejection ratio ${ }^{4}$ | PSRR | Vout $=50 \%$ fs. DC | - | 65.5 | - | dB |


| Parameter | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Signal to noise and distortion <br> ratio (1 kHz sine wave), <br> Noise band limited to 250 <br> kHz <br> SNDR | DAC |  |  |  |  |


| Parameter | Symbol | Test Condition | Min | Typ | Max |
| :--- | :--- | :--- | :--- | :---: | :---: |
| External load capactiance, | CLOAD |  | Unit |  |  |
| OUTSCALE=0 |  |  |  |  |  |

### 4.1.16 Current Digital to Analog Converter (IDAC)

Table 4.26. Current Digital to Analog Converter (IDAC)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Number of ranges | NIDAC_RANGES |  | - | 4 | - | ranges |
| Output current | IIDAC_OUT | RANGSEL ${ }^{1}=$ RANGE0 | 0.05 | - | 1.6 | $\mu \mathrm{A}$ |
|  |  | RANGSEL ${ }^{1}=$ RANGE1 | 1.6 | - | 4.7 | $\mu \mathrm{A}$ |
|  |  | RANGSEL ${ }^{1}=$ RANGE2 | 0.5 | - | 16 | $\mu \mathrm{A}$ |
|  |  | RANGSEL ${ }^{1}=$ RANGE3 | 2 | - | 64 | $\mu \mathrm{A}$ |
| Linear steps within each range | NIDAC_STEPS |  | - | 32 | - | steps |
| Step size | SS ${ }_{\text {IDAC }}$ | RANGSEL ${ }^{1}=$ RANGE0 | - | 50 | - | nA |
|  |  | RANGSEL ${ }^{1}=$ RANGE1 | - | 100 | - | nA |
|  |  | RANGSEL ${ }^{1}$ = RANGE2 | - | 500 | - | nA |
|  |  | RANGSEL ${ }^{1}=$ RANGE3 | - | 2 | - | $\mu \mathrm{A}$ |
| Total accuracy, STEPSEL ${ }^{1}=$ $0 \times 10$ | ACC ${ }_{\text {IDAC }}$ | $\begin{aligned} & \text { EM0 or EM1, AVDD }=3.3 \mathrm{~V}, \mathrm{~T}=25 \\ & { }^{\circ} \mathrm{C} \end{aligned}$ | -3 | - | 3 | \% |
|  |  | EM0 or EM1, Across operating temperature range | -18 | - | 22 | \% |
|  |  | EM2 or EM3, Source mode, RANGSEL ${ }^{1}=$ RANGE0, AVDD $=$ $3.3 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$ | - | -2 | - | \% |
|  |  | EM2 or EM3, Source mode, RANGSEL ${ }^{1}=$ RANGE1, AVDD $=$ $3.3 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$ | - | -1.7 | - | \% |
|  |  | EM2 or EM3, Source mode, RANGSEL ${ }^{1}=$ RANGE2, AVDD $=$ $3.3 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$ | - | -0.8 | - | \% |
|  |  | EM2 or EM3, Source mode, RANGSEL ${ }^{1}=$ RANGE3, AVDD $=$ $3.3 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$ | - | -0.5 | - | \% |
|  |  | EM2 or EM3, Sink mode, RANG- $\begin{aligned} & \text { SEL }{ }^{1}=\text { RANGE } 0, \mathrm{AVDD}=3.3 \mathrm{~V}, \\ & \mathrm{~T}=25^{\circ} \mathrm{C} \end{aligned}$ | - | -0.7 | - | \% |
|  |  | EM2 or EM3, Sink mode, RANGSEL ${ }^{1}=$ RANGE1, $\mathrm{AVDD}=3.3 \mathrm{~V}$, $\mathrm{T}=25^{\circ} \mathrm{C}$ | - | -0.6 | - | \% |
|  |  | EM2 or EM3, Sink mode, RANGSEL ${ }^{1}=$ RANGE2, $A V D D=3.3 \mathrm{~V}, \mathrm{~T}$ $=25^{\circ} \mathrm{C}$ | - | -0.5 | - | \% |
|  |  | EM2 or EM3, Sink mode, RANG- $\begin{aligned} & \text { SEL }^{1}=\text { RANGE } 3, \operatorname{AVDD}=3.3 \mathrm{~V}, \\ & \mathrm{~T}=25^{\circ} \mathrm{C} \end{aligned}$ | - | -0.5 | - | \% |
| Start up time | $t_{\text {IDAC_SU }}$ | Output within $1 \%$ of steady state value | - | 5 | - | $\mu \mathrm{s}$ |


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Settling time, (output settled within $1 \%$ of steady state value), | tidAC_SETTLE | Range setting is changed | - | 5 | - | $\mu \mathrm{s}$ |
|  |  | Step value is changed | - | 1 | - | $\mu \mathrm{s}$ |
| Current consumption ${ }^{2}$ | ${ }_{\text {I IDAC }}$ | EM0 or EM1 Source mode, excluding output current, Across operating temperature range | - | 11 | 15 | $\mu \mathrm{A}$ |
|  |  | EM0 or EM1 Sink mode, excluding output current, Across operating temperature range | - | 13 | 18 | $\mu \mathrm{A}$ |
|  |  | EM2 or EM3 Source mode, excluding output current, $\mathrm{T}=25^{\circ} \mathrm{C}$ | - | 0.023 | - | $\mu \mathrm{A}$ |
|  |  | EM2 or EM3 Sink mode, excluding output current, $\mathrm{T}=25^{\circ} \mathrm{C}$ | - | 0.041 | - | $\mu \mathrm{A}$ |
|  |  | EM2 or EM3 Source mode, excluding output current, $\mathrm{T} \geq 85^{\circ} \mathrm{C}$ | - | 11 | - | $\mu \mathrm{A}$ |
|  |  | EM2 or EM3 Sink mode, excluding output current, $\mathrm{T} \geq 85^{\circ} \mathrm{C}$ | - | 13 | - | $\mu \mathrm{A}$ |
| Output voltage compliance in source mode, source current change relative to current sourced at 0 V | ICOMP_SRC | RANGESEL1 $=0$, output voltage $=$ $\min \left(\mathrm{V}_{\text {IOVDD }}, \mathrm{V}_{\text {AVDD }^{2}}{ }^{2} 100 \mathrm{mV}\right.$ ) | - | 0.11 | - | \% |
|  |  | RANGESEL1 $=1$, output voltage $=$ $\min \left(\mathrm{V}_{\text {IOVDD }}, \mathrm{V}_{\text {AVDD }^{2}}{ }^{2} 100 \mathrm{mV}\right)$ | - | 0.06 | - | \% |
|  |  | RANGESEL1=2, output voltage = $\min \left(\mathrm{V}_{\text {IOVDD }}, \mathrm{V}_{\text {AVDD }}{ }^{2}-150 \mathrm{mV}\right.$ ) | - | 0.04 | - | \% |
|  |  | RANGESEL1 $=3$, output voltage $=$ $\min \left(\mathrm{V}_{\text {IOVDD }}, \mathrm{V}_{\text {AVDD }}{ }^{2}-250 \mathrm{mV}\right.$ ) | - | 0.03 | - | \% |
| Output voltage compliance in sink mode, sink current change relative to current sunk at IOVDD | ICOMP_SINK | RANGESEL1 $=0$, output voltage $=$ 100 mV | - | 0.12 | - | \% |
|  |  | RANGESEL1=1, output voltage = 100 mV | - | 0.05 | - | \% |
|  |  | RANGESEL1=2, output voltage $=$ 150 mV | - | 0.04 | - | \% |
|  |  | RANGESEL1=3, output voltage $=$ 250 mV | - | 0.03 | - | \% |
| Note: |  |  |  |  |  |  |
| 2. The IDAC is supplied by either AVDD, DVDD, or IOVDD based on the setting of ANASW in the EMU_PWRCTRL register and PWRSEL in the IDAC_CTRL register. Setting PWRSEL to 1 selects IOVDD. With PWRSEL cleared to 0 , ANASW selects between AVDD (0) and DVDD (1). |  |  |  |  |  |  |

### 4.1.17 Capacitive Sense (CSEN)

Table 4.27. Capacitive Sense (CSEN)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Single conversion time (1x accumulation) | $\mathrm{t}_{\mathrm{CNV}}$ | 12-bit SAR Conversions | - | 20.2 | - | $\mu \mathrm{s}$ |
|  |  | 16-bit SAR Conversions | - | 26.4 | - | $\mu \mathrm{S}$ |
|  |  | Delta Modulation Conversion (single comparison) | - | 1.55 | - | $\mu \mathrm{s}$ |
| Maximum external capacitive load | Cextmax | IREFPROG=7 (Gain = 1x), including routing parasitics | - | 68 | - | pF |
|  |  | IREFPROG=0 (Gain = 10x), including routing parasitics | - | 680 | - | pF |
| Maximum external series impedance | $\mathrm{R}_{\text {EXtMAX }}$ |  | - | 1 | - | $\mathrm{k} \Omega$ |
| Supply current, EM2 bonded conversions, WARMUPMODE=NORMAL, WARMUPCNT=0 | ICSEN_BOND | 12-bit SAR conversions, 20 ms conversion rate, IREFPROG=7 (Gain = 1x), 10 channels bonded (total capacitance of 330 pF ) ${ }^{1}$ | - | 326 | - | nA |
|  |  | Delta Modulation conversions, 20 ms conversion rate, IREFPROG=7 (Gain = 1x), 10 channels bonded (total capacitance of $330 \mathrm{pF})^{1}$ | - | 226 | - | nA |
|  |  | 12-bit SAR conversions, 200 ms conversion rate, IREFPROG=7 (Gain = 1x), 10 channels bonded (total capacitance of 330 pF ) ${ }^{1}$ | - | 33 | - | nA |
|  |  | Delta Modulation conversions, 200 ms conversion rate, IREFPROG=7 (Gain = 1x), 10 channels bonded (total capacitance of $330 \mathrm{pF})^{1}$ | - | 25 | - | nA |
| Supply current, EM2 scan conversions, WARMUPMODE=NORMAL, WARMUPCNT=0 | ICSEN_EM2 | 12-bit SAR conversions, 20 ms scan rate, IREFPROG=0 (Gain = 10x), 8 samples per scan ${ }^{1}$ | - | 690 | - | nA |
|  |  | Delta Modulation conversions, 20 ms scan rate, 8 comparisons per sample (DMCR = 1, DMR = 2), IREFPROG=0 (Gain = 10x), 8 samples per scan ${ }^{1}$ | - | 515 | - | nA |
|  |  | 12-bit SAR conversions, 200 ms scan rate, IREFPROG=0 (Gain = 10x), 8 samples per scan ${ }^{1}$ | - | 79 | - | nA |
|  |  | Delta Modulation conversions, 200 ms scan rate, 8 comparisons per sample (DMCR = 1, DMR = 2), IREFPROG=0 (Gain = 10x), 8 samples per scan ${ }^{1}$ | - | 57 | - | nA |


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Supply current, continuous <br> conversions, WARMUP- <br> MODE=KEEPCSENWARM | ICSEN_ACTIVE | SAR or Delta Modulation conver- <br> sions of 33 pF capacitor, IRE- <br> FPROG=0 (Gain = 10x), always <br> on | - | 90.5 | - | $\mu \mathrm{A}$ |
| HFPERCLK supply current | ICSEN_HFPERCLK | Current contribution from <br> HFPERCLK when clock to CSEN <br> block is enabled. | - | 2.25 | - | $\mu \mathrm{A} / \mathrm{MHz}$ |

## Note:

1. Current is specified with a total external capacitance of 33 pF per channel. Average current is dependent on how long the peripheral is actively sampling channels within the scan period, and scales with the number of samples acquired. Supply current for a specific application can be estimated by multiplying the current per sample by the total number of samples per period (total_current = single_sample_current * (number_of_channels * accumulation)).

### 4.1.18 Operational Amplifier (OPAMP)

Unless otherwise indicated, specified conditions are: Non-inverting input configuration, VDD $=3.3 \mathrm{~V}$, DRIVESTRENGTH $=2$, MAINOUTEN $=1, C_{\text {LOAD }}=75 \mathrm{pF}$ with OUTSCALE $=0$, or C LOAD $=37.5 \mathrm{pF}$ with OUTSCALE $=1$. Unit gain buffer and 3 X -gain connection as specified in table footnotes ${ }^{12}$.

Table 4.28. Operational Amplifier (OPAMP)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (from AVDD) | $\mathrm{V}_{\text {OPA }}$ | HCMDIS $=0$, Rail-to-rail input range | 2 | - | 3.8 | V |
|  |  | HCMDIS $=1$ | 1.62 | - | 3.8 | V |
| Input voltage | V IN | HCMDIS $=0$, Rail-to-rail input range | VVSs | - | $\mathrm{V}_{\text {OPA }}$ | V |
|  |  | HCMDIS $=1$ | Vvss | - | $\mathrm{V}_{\text {OPA }}-1.2$ | V |
| Input impedance | $\mathrm{R}_{\mathrm{IN}}$ |  | 100 | - | - | $\mathrm{M} \Omega$ |
| Output voltage | $\mathrm{V}_{\text {OUT }}$ |  | Vvss | - | $\mathrm{V}_{\text {OPA }}$ | V |
| Load capacitance ${ }^{3}$ | CLOAD | OUTSCALE $=0$ | - | - | 75 | pF |
|  |  | OUTSCALE $=1$ | - | - | 37.5 | pF |
| Output impedance | ROUT | DRIVESTRENGTH $=2$ or $3,0.4 \mathrm{~V}$ <br> $\leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {OPA }}-0.4 \mathrm{~V},-8 \mathrm{~mA}<$ lout $<8 \mathrm{~mA}$, Buffer connection, Full supply range | - | 0.25 | - | $\Omega$ |
|  |  | DRIVESTRENGTH $=0$ or $1,0.4 \mathrm{~V}$ $\leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {OPA }}-0.4 \mathrm{~V},-400 \mu \mathrm{~A}<$ $\mathrm{I}_{\text {OUT }}<400 \mu \mathrm{~A}$, Buffer connection, Full supply range | - | 0.6 | - | $\Omega$ |
|  |  | DRIVESTRENGTH $=2$ or $3,0.1 \mathrm{~V}$ <br> $\leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {OPA }}-0.1 \mathrm{~V},-2 \mathrm{~mA}<$ lout < 2 mA , Buffer connection, Full supply range | - | 0.4 | - | $\Omega$ |
|  |  | DRIVESTRENGTH = 0 or $1,0.1 \mathrm{~V}$ $\leq \mathrm{V}_{\text {OUT }} \leq \mathrm{V}_{\text {OPA }}-0.1 \mathrm{~V},-100 \mu \mathrm{~A}<$ IOUT < $100 \mu \mathrm{~A}$, Buffer connection, Full supply range | - | 1 | - | $\Omega$ |
| Internal closed-loop gain | $\mathrm{G}_{\mathrm{CL}}$ | Buffer connection | 0.99 | 1 | 1.01 | - |
|  |  | $3 x$ Gain connection | 2.93 | 2.99 | 3.05 | - |
|  |  | 16x Gain connection | 15.07 | 15.7 | 16.33 | - |
| Active current ${ }^{4}$ | IOPA | DRIVESTRENGTH = 3, OUTSCALE $=0$ | - | 580 | - | $\mu \mathrm{A}$ |
|  |  | DRIVESTRENGTH $=2$, OUTSCALE $=0$ | - | 176 | - | $\mu \mathrm{A}$ |
|  |  | DRIVESTRENGTH = 1, OUTSCALE $=0$ | - | 13 | - | $\mu \mathrm{A}$ |
|  |  | DRIVESTRENGTH $=0$, OUTSCALE $=0$ | - | 4.7 | - | $\mu \mathrm{A}$ |


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Open-loop gain | $\mathrm{G}_{\mathrm{OL}}$ | DRIVESTRENGTH = 3 | - | 135 | - | dB |
|  |  | DRIVESTRENGTH = 2 | - | 137 | - | dB |
|  |  | DRIVESTRENGTH = 1 | - | 121 | - | dB |
|  |  | DRIVESTRENGTH = 0 | - | 109 | - | dB |
| Loop unit-gain frequency ${ }^{5}$ | UGF | DRIVESTRENGTH = 3, Buffer connection | - | 3.38 | - | MHz |
|  |  | DRIVESTRENGTH = 2, Buffer connection | - | 0.9 | - | MHz |
|  |  | DRIVESTRENGTH = 1, Buffer connection | - | 132 | - | kHz |
|  |  | DRIVESTRENGTH = 0, Buffer connection | - | 34 | - | kHz |
|  |  | DRIVESTRENGTH $=3,3 x$ Gain connection | - | 2.57 | - | MHz |
|  |  | DRIVESTRENGTH $=2,3 x$ Gain connection | - | 0.71 | - | MHz |
|  |  | DRIVESTRENGTH $=1,3 x$ Gain connection | - | 113 | - | kHz |
|  |  | DRIVESTRENGTH $=0,3 x$ Gain connection | - | 28 | - | kHz |
| Phase margin | PM | DRIVESTRENGTH = 3, Buffer connection | - | 67 | - | 。 |
|  |  | DRIVESTRENGTH = 2, Buffer connection | - | 69 | - | - |
|  |  | DRIVESTRENGTH = 1, Buffer connection | - | 63 | - | 。 |
|  |  | DRIVESTRENGTH = 0, Buffer connection | - | 68 | - | - |
| Output voltage noise | Nout | DRIVESTRENGTH $=3$, Buffer connection, 10 Hz - 10 MHz | - | 146 | - | $\mu \mathrm{Vrms}$ |
|  |  | DRIVESTRENGTH = 2, Buffer connection, $10 \mathrm{~Hz}-10 \mathrm{MHz}$ | - | 163 | - | $\mu \mathrm{Vrms}$ |
|  |  | DRIVESTRENGTH = 1, Buffer connection, $10 \mathrm{~Hz}-1 \mathrm{MHz}$ | - | 170 | - | $\mu \mathrm{Vrms}$ |
|  |  | DRIVESTRENGTH = 0, Buffer connection, $10 \mathrm{~Hz}-1 \mathrm{MHz}$ | - | 176 | - | $\mu \mathrm{Vrms}$ |
|  |  | DRIVESTRENGTH $=3,3 x$ Gain connection, $10 \mathrm{~Hz}-10 \mathrm{MHz}$ | - | 313 | - | $\mu \mathrm{Vrms}$ |
|  |  | DRIVESTRENGTH $=2,3 x$ Gain connection, $10 \mathrm{~Hz}-10 \mathrm{MHz}$ | - | 271 | - | $\mu \mathrm{Vrms}$ |
|  |  | DRIVESTRENGTH $=1,3 x$ Gain connection, $10 \mathrm{~Hz}-1 \mathrm{MHz}$ | - | 247 | - | $\mu \mathrm{Vrms}$ |
|  |  | DRIVESTRENGTH $=0,3 x$ Gain connection, $10 \mathrm{~Hz}-1 \mathrm{MHz}$ | - | 245 | - | $\mu \mathrm{Vrms}$ |


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slew rate ${ }^{6}$ | SR | DRIVESTRENGTH $=3$, INCBW=17 | - | 4.7 | - | $\mathrm{V} / \mathrm{\mu s}$ |
|  |  | $\begin{aligned} & \text { DRIVESTRENGTH }=3 \text {, } \\ & \text { INCBW }=0 \end{aligned}$ | - | 1.5 | - | V/ $\mu \mathrm{s}$ |
|  |  | DRIVESTRENGTH = 2, INCBW=17 | - | 1.27 | - | $\mathrm{V} / \mu \mathrm{s}$ |
|  |  | $\begin{aligned} & \text { DRIVESTRENGTH = } 2 \text {, } \\ & \text { INCBW }=0 \end{aligned}$ | - | 0.42 | - | $\mathrm{V} / \mathrm{\mu s}$ |
|  |  | DRIVESTRENGTH = 1, INCBW=1 ${ }^{7}$ | - | 0.17 | - | $\mathrm{V} / \mu \mathrm{s}$ |
|  |  | DRIVESTRENGTH = 1, INCBW=0 | - | 0.058 | - | $\mathrm{V} / \mu \mathrm{s}$ |
|  |  | DRIVESTRENGTH $=0$, INCBW=17 | - | 0.044 | - | $\mathrm{V} / \mu \mathrm{s}$ |
|  |  | DRIVESTRENGTH $=0$, INCBW=0 | - | 0.015 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Startup time ${ }^{8}$ | TStart | DRIVESTRENGTH = 2 | - | - | 12 | $\mu \mathrm{s}$ |
| Input offset voltage | V ${ }_{\text {OSI }}$ | DRIVESTRENGTH $=2$ or $3, \mathrm{~T}=$ $25^{\circ} \mathrm{C}$ | -2 | - | 2 | mV |
|  |  | $\begin{aligned} & \text { DRIVESTRENGTH }=1 \text { or } 0, \mathrm{~T}= \\ & 25^{\circ} \mathrm{C} \end{aligned}$ | -2 | - | 2 | mV |
|  |  | DRIVESTRENGTH = 2 or 3 , across operating temperature range | -12 | - | 12 | mV |
|  |  | DRIVESTRENGTH = 1 or 0, across operating temperature range | -30 | - | 30 | mV |
| DC power supply rejection ratio ${ }^{9}$ | $\mathrm{PSRR}_{\text {DC }}$ | Input referred | - | 70 | - | dB |
| DC common-mode rejection ratio ${ }^{9}$ | $\mathrm{CMRR}_{\text {DC }}$ | Input referred | - | 70 | - | dB |
| Total harmonic distortion | THD ${ }_{\text {OPA }}$ | DRIVESTRENGTH $=2,3 x$ Gain connection, $1 \mathrm{kHz}, \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{OPA}}-0.1 \mathrm{~V}$ | - | 90 | - | dB |
|  |  | $\begin{aligned} & \text { DRIVESTRENGTH }=0,3 x \text { Gain } \\ & \text { connection, } 0.1 \mathrm{kHz}, \mathrm{~V}_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { to } \mathrm{V}_{\text {OPA }}-0.1 \mathrm{~V} \end{aligned}$ | - | 90 | - | dB |


| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |

## Note:

1. Specified configuration for Unit gain buffer configuration is: $\operatorname{INCBW}=0, H C M D I S=0, R E S I N S E L=$ DISABLE. $V$ INPUT $=0.5 \mathrm{~V}$, $\mathrm{V}_{\text {OUTPUT }}=0.5 \mathrm{~V}$.
2. Specified configuration for $3 X$-Gain configuration is: $\operatorname{INCBW}=1$, HCMDIS $=1$, RESINSEL $=\mathrm{VSS}, \mathrm{V}_{\text {INPUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\text {OUTPUT }}=1.5$ V . Nominal voltage gain is 3 .
3. If the maximum C COAD is exceeded, an isolation resistor is required for stability. See AN0038 for more information.
4. Current into the load resistor is excluded. When the OPAMP is connected with closed-loop gain $>1$, there will be extra current to drive the resistor feedback network. The internal resistor feedback network has total resistance of 143.5 kOhm , which will cause another $\sim 10 \mu \mathrm{~A}$ current when the OPAMP drives 1.5 V between output and ground.
5. In unit gain connection, UGF is the gain-bandwidth product of the OPAMP. In $3 x$ Gain connection, UGF is the gain-bandwidth product of the OPAMP and $1 / 3$ attenuation of the feedback network.
6. Step between 0.2 V and $\mathrm{V}_{\text {OPA }}-0.2 \mathrm{~V}, 10 \%-90 \%$ rising/falling range.
7. When INCBW is set to 1 the OPAMP bandwidth is increased. This is allowed only when the non-inverting close-loop gain is $\geq 3$, or the OPAMP may not be stable.
8. From enable to output settled. In sample-and-off mode, RC network after OPAMP will contribute extra delay. Settling error $<1 \mathrm{mV}$.
9. When HCMDIS $=1$ and input common mode transitions the region from $\mathrm{V}_{\mathrm{OPA}}-1.4 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{OPA}}-1 \mathrm{~V}$, input offset will change. PSRR and CMRR specifications do not apply to this transition region.

### 4.1.19 Pulse Counter (PCNT)

Table 4.29. Pulse Counter (PCNT)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Input frequency | FIN | Asynchronous Single and Quad- <br> rature Modes | - | - | 10 | MHz |
|  |  | Sampled Modes with Debounce <br> filter set to 0. | - | - | 8 | kHz |

### 4.1.20 Analog Port (APORT)

Table 4.30. Analog Port (APORT)

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Supply current ${ }^{12}$ | I | APORT | Operation in EM0/EM1 | - | 7 | - |
|  |  | Operation in EM2/EM3 | - | 63 | - | $n A$ |

## Note:

1. Supply current increase that occurs when an analog peripheral requests access to APORT. This current is not included in reported peripheral currents. Additional peripherals requesting access to APORT do not incur further current.
2. Specified current is for continuous APORT operation. In applications where the APORT is not requested continuously (e.g. periodic ACMP requests from LESENSE in EM2), the average current requirements can be estimated by mutiplying the duty cycle of the requests by the specified continuous current number.

### 4.1.21 I2C

### 4.1.21.1 I2C Standard-mode $\left.^{(S m}\right)^{1}$

Table 4.31. I2C Standard-mode (Sm) ${ }^{1}$

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCL clock frequency ${ }^{2}$ | $\mathrm{f}_{\text {SCL }}$ |  | 0 | - | 100 | kHz |
| SCL clock low time | t Low |  | 4.7 | - | - | $\mu \mathrm{s}$ |
| SCL clock high time | $\mathrm{t}_{\text {HIGH }}$ |  | 4 | - | - | $\mu \mathrm{s}$ |
| SDA set-up time | tsu_DAT |  | 250 | - | - | ns |
| SDA hold time ${ }^{3}$ | $\mathrm{t}_{\text {HD_DAT }}$ |  | 100 | - | 3450 | ns |
| Repeated START condition set-up time | tsu_STA |  | 4.7 | - | - | $\mu \mathrm{s}$ |
| (Repeated) START condition hold time | $\mathrm{t}_{\text {HD_StA }}$ |  | 4 | - | - | $\mu \mathrm{s}$ |
| STOP condition set-up time | tsu_sto |  | 4 | - | - | $\mu \mathrm{s}$ |
| Bus free time between a STOP and START condition | $\mathrm{t}_{\text {BUF }}$ |  | 4.7 | - | - | $\mu \mathrm{s}$ |

## Note:

1. For CLHR set to 0 in the I2Cn_CTRL register.
2. For the minimum HFPERCLK frequency required in Standard-mode, refer to the I2C chapter in the reference manual.
3. The maximum SDA hold time ( $\mathrm{t}_{\text {HD_DAT }}$ ) needs to be met only when the device does not stretch the low time of SCL (tLow).
4.1.21.2 I2C Fast-mode (Fm) $^{1}$

Table 4.32. I2C Fast-mode (Fm) ${ }^{1}$

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCL clock frequency ${ }^{2}$ | $\mathrm{f}_{\text {SCL }}$ |  | 0 | - | 400 | kHz |
| SCL clock low time | tLow |  | 1.3 | - | - | $\mu \mathrm{s}$ |
| SCL clock high time | $\mathrm{t}_{\text {HIGH }}$ |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| SDA set-up time | tsu_DAT |  | 100 | - | - | ns |
| SDA hold time ${ }^{3}$ | thd_DAT |  | 100 | - | 900 | ns |
| Repeated START condition set-up time | tsu_STA |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| (Repeated) START condition hold time | thD_STA |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| STOP condition set-up time | tsu_Sto |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| Bus free time between a STOP and START condition | $\mathrm{t}_{\text {BUF }}$ |  | 1.3 | - | - | $\mu \mathrm{s}$ |

## Note:

1. For CLHR set to 1 in the I2Cn_CTRL register.
2. For the minimum HFPERCLK frequency required in Fast-mode, refer to the I2C chapter in the reference manual.
3. The maximum SDA hold time ( $t_{\text {HD,DAT }}$ ) needs to be met only when the device does not stretch the low time of SCL ( $\mathrm{t}_{\mathrm{LOW}}$ ).
4.1.21.3 I2C Fast-mode Plus (Fm+) ${ }^{1}$

Table 4.33. I2C Fast-mode Plus (Fm+ $)^{1}$

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCL clock frequency ${ }^{2}$ | $\mathrm{f}_{\text {SCL }}$ |  | 0 | - | 1000 | kHz |
| SCL clock low time | t Low |  | 0.5 | - | - | $\mu \mathrm{s}$ |
| SCL clock high time | $\mathrm{t}_{\text {HIGH }}$ |  | 0.26 | - | - | $\mu \mathrm{s}$ |
| SDA set-up time | tSU_DAT |  | 50 | - | - | ns |
| SDA hold time | $\mathrm{t}_{\mathrm{HD} \text { _DAT }}$ |  | 100 | - | - | ns |
| Repeated START condition set-up time | tsu_STA |  | 0.26 | - | - | $\mu \mathrm{s}$ |
| (Repeated) START condition hold time | $\mathrm{t}_{\mathrm{HD}}$ STA |  | 0.26 | - | - | $\mu \mathrm{s}$ |
| STOP condition set-up time | tsu_Sto |  | 0.26 | - | - | $\mu \mathrm{s}$ |
| Bus free time between a STOP and START condition | $\mathrm{t}_{\text {BUF }}$ |  | 0.5 | - | - | $\mu \mathrm{s}$ |

## Note:

1. For CLHR set to 0 or 1 in the I2Cn_CTRL register.
2. For the minimum HFPERCLK frequency required in Fast-mode Plus, refer to the I2C chapter in the reference manual.

### 4.1.22 USART SPI

## SPI Master Timing

Table 4.34. SPI Master Timing

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK period ${ }^{123}$ | tsclk |  | 2 * thfPERCLK | - | - | ns |
| CS to MOSI ${ }^{12}$ | tcs_MO |  | -12.5 | - | 14 | ns |
| SCLK to MOSI ${ }^{12}$ | tsclk_MO |  | -8.5 | - | 10.5 | ns |
| MISO setup time ${ }^{12}$ | tsu_Mı | IOVDD $=1.62 \mathrm{~V}$ | 90 | - | - | ns |
|  |  | IOVDD $=3.0 \mathrm{~V}$ | 42 | - | - | ns |
| MISO hold time ${ }^{12}$ | $\mathrm{t}_{\mathrm{H}} \mathrm{Ml}$ |  | -9 | - | - | ns |

## Note:

1. Applies for both CLKPHA $=0$ and CLKPHA $=1$ (figure only shows CLKPHA $=0$ ).
2. Measurement done with 8 pF output loading at $10 \%$ and $90 \%$ of $\mathrm{V}_{\mathrm{DD}}$ (figure shows $50 \%$ of $\mathrm{V}_{\mathrm{DD}}$ ).
3. $\mathrm{t}_{\text {HFPERCLK }}$ is one period of the selected HFPERCLK.


Figure 4.1. SPI Master Timing Diagram

## SPI Slave Timing

Table 4.35. SPI Slave Timing

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK period ${ }^{123}$ | tsclk |  | $6 \text { * }$ <br> $t_{\text {HFPERCLK }}$ | - | - | ns |
| SCLK high time ${ }^{123}$ | tsCLK_HI |  | $\begin{gathered} 2.5^{*} \\ \mathrm{t}_{\text {HFPERCLK }} \end{gathered}$ | - | - | ns |
| SCLK low time ${ }^{123}$ | tsclk_LO |  | $\begin{gathered} 2.5^{*} \\ \text { thFPERCLK }^{2} \end{gathered}$ | - | - | ns |
| CS active to MISO ${ }^{12}$ | tCS_ACT_MI |  | 4 | - | 70 | ns |
| CS disable to MISO ${ }^{12}$ | tCS_DIS_MI |  | 4 | - | 50 | ns |
| MOSI setup time ${ }^{12}$ | $\mathrm{t}_{\text {SU_MO }}$ |  | 12.5 | - | - | ns |
| MOSI hold time ${ }^{123}$ | $\mathrm{t}_{\mathrm{H}} \mathrm{MO}$ |  | 13 | - | - | ns |
| SCLK to MISO ${ }^{123}$ | tsCLK_MI |  | $6+1.5 *$ <br> thFPERCLK | - | $45+2.5 \text { * }$ <br> $\mathrm{t}_{\text {HFPERCLK }}$ | ns |
| Note: <br> 1. Applies for both CLKPHA $=0$ and CLKPHA $=1$ (figure only shows CLKPHA $=0$ ). <br> 2. Measurement done with 8 pF output loading at $10 \%$ and $90 \%$ of $\mathrm{V}_{\mathrm{DD}}$ (figure shows $50 \%$ of $\mathrm{V}_{\mathrm{DD}}$ ). <br> 3. $\mathrm{t}_{\text {HFPERCLK }}$ is one period of the selected HFPERCLK. |  |  |  |  |  |  |



Figure 4.2. SPI Slave Timing Diagram

## 5. Typical Connection Diagrams

### 5.1 Network Co-Processor (NCP) Application with UART Host

The BGM13P can be controlled over the UART interface as a peripheral to an external host processor. Typical power supply, programming/debug, and host interface connections are shown in the figure below. Refer to AN958: Debugging and Programming Interfaces for Custom Designs for more details.


Figure 5.1. Connection Diagram: UART NCP Configuration

### 5.2 SoC Application

The BGM13P can be used in a standalone SoC configuration with no external host processor. Typical power supply and programming/ debug connections are shown in the figure below. Refer to AN958: Debugging and Programming Interfaces for Custom Designs for more details.


Figure 5.2. Connection Diagram: SoC Configuration

## 6. Layout Guidelines

For optimal performance of the BGM13P (with integrated antenna), please follow the PCB layout guidelines and ground plane recommendations indicated in this section.

### 6.1 Module Placement and Application PCB Layout Guidelines

- Place the module at the edge of the PCB, as shown in Figure 6.1 Recommended Application PCB Layout for BGM13P with Integrated Antenna on page 56.
- Do not place any metal (traces, components, battery, etc.) within the clearance area of the antenna.
- Connect all ground pads directly to a solid ground plane.
- Place the ground vias as close to the ground pads as possible.
- Do not place plastic or any other dielectric material in contact with the antenna.


Figure 6.1. Recommended Application PCB Layout for BGM13P with Integrated Antenna

Figure 6.2 Non-optimal Module Placements for BGM13P with Integrated Antenna on page 57 shows examples of layouts that will result in severely degraded RF performance.


Figure 6.2. Non-optimal Module Placements for BGM13P with Integrated Antenna

The amount of ground plane surrounding the sides of the module will also impact the maximum RF range, as shown in Figure 6.3 Impact of GND Plane Size vs. Range for BGM13P on page 57.


Figure 6.3. Impact of GND Plane Size vs. Range for BGM13P

### 6.2 Effect of Plastic and Metal Materials

Do not place plastic or any other dielectric material in close proximity to the antenna.
Any metallic objects in close proximity to the antenna will prevent the antenna from radiating freely. The minimum recommended distance of metallic and/or conductive objects is 10 mm in any direction from the antenna except in the directions of the application PCB ground planes.

### 6.3 Locating the Module Close to Human Body

Placing the module in contact with or very close to the human body will negatively impact antenna efficiency and reduce range.

## 2D pattern, front view



Figure 6.4. Typical 2D Radiation Pattern - Front View
2D pattern, side view


Figure 6.5. Typical 2D Radiation Pattern - Side View

## 2D pattern, top view



Figure 6.6. Typical 2D Radiation Pattern - Top View

## 7. Hardware Design Guidelines

The BGM13P is an easy-to-use module with regard to hardware application design. The guidelines in this section should be followed to guarantee optimal performance.

### 7.1 Power Supply Requirements

Coin cell batteries cannot withstand high peak currents (e.g. higher than 15 mA ). If the peak current exceeds 15 mA it is recommended to place a $47-100 \mu \mathrm{~F}$ capacitor in parallel with the coin cell battery to improve battery life time. Note that the total current consumption of the application is a combination of the radio, peripherals and MCU current consumption, and all power consumers must be taken into account. BGM13P should be powered by a unipolar supply voltage with nominal value of 3.3 V .

### 7.2 Reset Functions

The BGM13P can be reset by three different methods: by pulling the RESET line low, by the internal watchdog timer or by software command. The reset state in BGM13P does not provide any power saving functionality and is not recommended as a means to conserve power. BGM13P has an internal system power-up reset function. The RESET pin includes an on-chip pull-up resistor and can be left unconnected if no external reset switch or source is used.

### 7.3 Debug and Firmware Updates

Refer to the following application note: AN958: Debugging and Programming Interfaces for Custom Designs.

### 7.3.1 Programming and Debug Connections

It is recommended to expose the debug pins in your own hardware design for firmware update and debug purposes. The following table lists the required pins for JTAG connection and SWD connections.

Certain debug pins have internal pull-down or pull-ups enabled by default, and leaving them enabled may increase current consumption if left connected to supply or ground. If the JTAG pins are enabled, the module must be power cycled to return to a SWD debug configuration.

Table 7.1. Debug Pins

| Pin Name | Pin Number | JTAG Signal | SWD Signal | Comments |
| :---: | :---: | :---: | :---: | :--- |
| PF3 | 24 | TDI | N/A | This pin is disabled after reset. Once enabled the pin <br> has a built-in pull-up. |
| PF2 | 23 | TDO | N/A | This pin is disabled after reset. |
| PF1 | 22 | TMS | SWDIO | Pin is enabled after reset and has a built-in pull-up. |
| PF0 | 21 | TCK | SWCLK | Pin is enabled after reset and has a built-in pull-down. |

### 7.3.2 Packet Trace Interface (PTI)

The BGM13P integrates a true PHY-level packet trace interface (PTI) with the MAC, allowing complete, non-intrusive capture of all packets to and from the EFR32 Wireless STK development tools. The PTI_DATA and PTI_FRAME signals are configurable via software. Refer to Table 8.3 Alternate Functionality Overview on page 72 for pin availability.

## 8. Pin Definitions

### 8.1 BGM13P Device Pinout



Figure 8.1. BGM13P Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 8.2 GPIO Functionality Table or 8.3 Alternate Functionality Overview.

Table 8.1. BGM13P Device Pinout

| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
| :---: | :---: | :--- | :--- | :--- | :--- |
| GND | 1 |  |  |  |  |
|  | 12 | Ground | PD13 | 2 | GPIO |
|  | 31 |  |  |  |  |
| PD14 | 3 | GPIO | PD15 | 4 | GPIO |
| PA0 | 5 | GPIO | PA1 | 6 | GPIO |
| PA2 | 7 | GPIO | PA3 | 8 | GPIO |


| Pin Name | Pin(s) | Description | Pin Name | Pin(s) | Description |
| :---: | :---: | :--- | :--- | :---: | :--- |
| PA4 | 9 | GPIO | PA5 | 10 | GPIO (5V) |
| PB11 | 11 | GPIO | PB13 | 13 | GPIO |
| PC6 | 14 | GPIO (5V) | PC7 | 15 | GPIO (5V) |
| PC8 | 16 | GPIO (5V) | PC9 | 17 | GPIO (5V) |
| PC10 | 18 | GPIO (5V) | PC11 | 19 | GPIO (5V) |
| PF0 | 21 | GPIO (5V) | PF1 | 22 | GPIO (5V) |
| PF2 | 23 | GPIO (5V) | PF3 | 24 | GPIO (5V) |
| PF4 | 25 | GPIO (5V) | 26 | GPIO (5V) |  |
| PF6 | 27 | GPIO (5V) | RF7 | 28 | GPIO (5V) |
| VDD | 29 | Module Power Supply | RESETn | 30 | Reset input, active low. To apply an ex- <br> ternal reset source to this pin, it is re- <br> quired to only drive this pin low during <br> reset, and let the internal pull-up ensure <br> that reset is released. |
| Note: |  |  |  |  |  |
| 1. GPIO with 5V tolerance are indicated by (5V). |  |  |  |  |  |

### 8.2 GPIO Functionality Table

A wide selection of alternate functionality is available for multiplexing to various pins. The following table shows the name of each GPIO pin, followed by the functionality available on that pin. Refer to 8.3 Alternate Functionality Overview for a list of GPIO locations available for each function.

Table 8.2. GPIO Functionality Table

| GPIO Name | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Analog | Timers | Communication | Radio | Other |
| PA0 | BUSDY BUSCX ADCO_EXTN | TIMO_CCO \#0 <br> TIM0_CC1 \#31 <br> TIMO_CC2 \#30 <br> TIMO_CDTIO \#29 <br> TIMO_CDTI1 \#28 <br> TIMO_CDTI2 \#27 <br> TIM1_CC0 \#0 <br> TIM1_CC1 \#31 <br> TIM1_CC2 \#30 <br> TIM1_CC3 \#29 <br> WTIMO_CC0 \#0 LE- <br> TIMO_OUTO \#O LE- <br> TIMO_OUT1 \#31 <br> PCNTO_SOIN \#0 <br> PCNT0_S1IN \#31 | USO_TX \#O USO_RX <br> \#31 USO_CLK \#30 USO_CS \#29 <br> USO_CTS \#28 <br> USO_RTS \#27 <br> US1_TX \#0 US1_RX <br> \#31 US1_CLK \#30 <br> US1_CS \#29 <br> US1_CTS \#28 <br> US1_RTS \#27 <br> LEUO_TX \#0 <br> LEUO_RX \#31 <br> I2C0_SDA \#0 <br> I2C0_SCL \#31 | FRC_DCLK \#0 <br> FRC_DOUT \#31 FRC_DFRAME \#30 MODEM_DCLK \#0 MODEM_DIN \#31 MODEM_DOUT \#30 | CMU CLK1 \#0 PRS_CH6 \#0 PRS_CH7 \#10 PRS_CH8 \#9 PRS_CH9 \#8 ACMPO_O \#0 ACMP1_O \#0 LES_CH8 |
| PA1 | $\begin{aligned} & \text { BUSCY BUSDX } \\ & \text { ADCO_EXTP } \\ & \text { VDAC0_EXT } \end{aligned}$ | TIMO_CC0 \#1 <br> TIM0_CC1 \#0 <br> TIMO_CC2 \#31 <br> TIMO_CDTIO \#30 <br> TIMO_CDTI1 \#29 <br> TIMO_CDTI2 \#28 <br> TIM1_CC0 \#1 <br> TIM1_CC1 \#0 <br> TIM1_CC2 \#31 <br> TIM1_CC3 \#30 <br> WTIMO_CC0 \#1 LE- <br> TIMO_OUT0 \#1 LE- <br> TIM0_OUT1 \#0 PCNTO_SOIN \#1 <br> PCNT0_S1IN \#0 | USO_TX \#1 USO_RX \#0 USO_CLK \#31 USO_CS \#30 USO_CTS \#29 USO RTS \#28 <br> US1_TX \#1 US1_RX \#0 US1_CLK \#31 US1_CS \#30 US1_CTS \#29 US1_RTS \#28 LEUO_TX \#1 LEUO_RX \#0 12C0_SDA \#1 I2C0_SCL \#0 | FRC_DCLK \#1 <br> FRC_DOUT \#0 FRC_DFRAME \#31 MODEM DCLK \#1 MODEM DIN \#0 MODEM_DOUT \#31 | CMU CLKO \#0 <br> PRS_CH6 \#1 <br> PRS_CH7 \#0 <br> PRS_CH8 \#10 <br> PRS_CH9 \#9 <br> ACMPO_O \#1 <br> ACMP1_O \#1 <br> LES_CH9 |
| PA2 | VDACO_OUT1ALT / OPA1_OUTALT \#1 BUSDY BUSCX OPAO_P | TIMO_CC0 \#2 <br> TIMO_CC1 \#1 <br> TIMO_CC2 \#0 <br> TIMO_CDTIO \#31 <br> TIMO_CDTI1 \#30 <br> TIMO_CDTI2 \#29 <br> TIM1_CC0 \#2 <br> TIM1_CC1 \#1 <br> TIM1_CC2 \#0 <br> TIM1_CC3 \#31 <br> WTIMO_CCO \#2 <br> WTIM0_CC1 \#0 LE- <br> TIMO_OUT0 \#2 LE- <br> TIM0_OUT1 \#1 <br> PCNTO_SOIN \#2 <br> PCNT0_S1IN \#1 | USO_TX \#2 USO_RX <br> \#1 USO_CLK \#0 <br> USO_CS \#31 <br> USO_CTS \#30 <br> USO_RTS \#29 <br> US1_TX \#2 US1_RX <br> \#1 US1_CLK \#0 <br> US1_CS \#31 <br> US1_CTS \#30 <br> US1_RTS \#29 <br> LEUO_TX \#2 <br> LEUO_RX \#1 <br> I2C0_SDA \#2 <br> I2C0_SCL \#1 | FRC_DCLK \#2 <br> FRC_DOUT \#1 FRC_DFRAME \#0 MODEM DCLK \#2 MODEM_DIN \#1 MODEM_DOUT \#0 | PRS CH6 \#2 PRS_CH7 \#1 PRS_CH8 \#0 PRS_CH9 \#10 ACMPO O \#2 ACMP1_O \#2 LES_CH10 |


| GPIO Name | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Analog | Timers | Communication | Radio | Other |
| PA3 | BUSCY BUSDX VDACO_OUTO / OPAO_OUT | TIMO_CCO \#3 <br> TIMO_CC1 \#2 <br> TIMO_CC2 \#1 <br> TIMO_CDTIO \#0 <br> TIM0_CDTI1 \#31 <br> TIMO_CDTI2 \#30 <br> TIM1_CC0 \#3 <br> TIM1_CC1 \#2 <br> TIM1_CC2 \#1 <br> TIM1_CC3 \#0 <br> WTIMO_CCO \#3 <br> WTIMO_CC1 \#1 LE- <br> TIM0_OUT0 \#3 LE- <br> TIM0_OUT1 \#2 <br> PCNTO_SOIN \#3 <br> PCNT0_S1IN \#2 | USO TX \#3 USO RX <br> \#2 USO_CLK \#1 <br> USO_CS \#0 <br> USO_CTS \#31 <br> USO_RTS \#30 <br> US1_TX \#3 US1_RX <br> \#2 US1_CLK \#1 <br> US1_CS \#0 <br> US1_CTS \#31 <br> US1_RTS \#30 <br> LEUO_TX \#3 <br> LEUO_RX \#2 <br> 12C0_SDA \#3 <br> I2C0_SCL \#2 | FRC_DCLK \#3 <br> FRC_DOUT \#2 <br> FRC_DFRAME \#1 MODEM DCLK \#3 MODEM_DIN \#2 MODEM_DOUT \#1 | PRS_CH6 \#3 PRS_CH7 \#2 PRS_CH8 \#1 PRS_CH9 \#0 ACMPO_O \#3 ACMP1_O \#3 LES_CH11 GPIO_EM4WU8 |
| PA4 | VDACO_OUT1ALT / OPA1_OUTALT \#2 BUSDY BUSCX OPAO_N | TIMO_CCO \#4 <br> TIM0_CC1 \#3 <br> TIMO_CC2 \#2 <br> TIMO_CDTIO \#1 <br> TIMO_CDTI1 \#0 <br> TIMO_CDTI2 \#31 <br> TIM1_CC0 \#4 <br> TIM1_CC1 \#3 <br> TIM1_CC2 \#2 <br> TIM1_CC3 \#1 <br> WTIMO_CCO \#4 <br> WTIMO_CC1 \#2 <br> WTIMO_CC2 \#0 LE- <br> TIMO_OUTO \#4 LE- <br> TIM0_OUT1 \#3 PCNTO_SOIN \#4 PCNT0_S1IN \#3 | USO_TX \#4 USO_RX <br> \#3 USO_CLK \#2 <br> USO_CS \#1 <br> US0_CTS \#0 <br> US0_RTS \#31 <br> US1_TX \#4 US1_RX <br> \#3 US1_CLK \#2 <br> US1_CS \#1 <br> US1_CTS \#0 <br> US1_RTS \#31 <br> LEU0_TX \#4 <br> LEU0_RX \#3 <br> I2C0_SDA \#4 <br> I2C0_SCL \#3 | FRC_DCLK \#4 <br> FRC_DOUT \#3 FRC_DFRAME \#2 MODEM DCLK \#4 MODEM_DIN \#3 MODEM_DOUT \#2 | PRS_CH6 \#4 PRS_CH7 \#3 PRS_CH8 \#2 PRS_CH9 \#1 ACMPO O \#4 ACMP1_O \#4 LES_CH12 |
| PA5 | VDACO_OUTOALT / OPAO_OUTALT \#O BUSCY BUSDX | TIMO_CCO \#5 <br> TIM0_CC1 \#4 <br> TIMO_CC2 \#3 <br> TIMO_CDTIO \#2 <br> TIMO_CDTI1 \#1 <br> TIMO_CDTI2 \#0 <br> TIM1_CC0 \#5 <br> TIM1_CC1 \#4 <br> TIM1_CC2 \#3 <br> TIM1_CC3 \#2 <br> WTIMO_CCO \#5 <br> WTIMO_CC1 \#3 <br> WTIMO_CC2 \#1 LE- <br> TIMO_OUT0 \#5 LE- <br> TIM0_OUT1 \#4 PCNTO_SOIN \#5 PCNTO_S1IN \#4 | USO_TX \#5 USO_RX <br> \#4 US0_CLK \#3 USO_CS \#2 <br> US0_CTS \#1 <br> USO_RTS \#0 <br> US1_TX \#5 US1_RX <br> \#4 US1_CLK \#3 <br> US1_CS \#2 <br> US1_CTS \#1 <br> US1_RTS \#0 <br> US2_TX \#0 US2_RX <br> \#31 US2_CLK \#30 <br> US2_CS \#29 <br> US2_CTS \#28 <br> US2_RTS \#27 <br> LEU0_TX \#5 <br> LEU0_RX \#4 <br> I2C0_SDA \#5 <br> I2C0_SCL \#4 | FRC_DCLK \#5 <br> FRC_DOUT \#4 FRC_DFRAME \#3 MODEM DCLK \#5 MODEM_DIN \#4 MODEM_DOUT \#3 | CMU_CLKIO \#4 PRS_CH6 \#5 PRS_CH7 \#4 PRS_CH8 \#3 PRS_CH9 \#2 ACMP0_O \#5 ACMP1_O \#5 LES_CH13 ETM_TCLK \#1 |


| GPIO Name | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Analog | Timers | Communication | Radio | Other |
| PB11 | $\begin{gathered} \text { BUSCY BUSDX } \\ \text { OPA2_P } \end{gathered}$ | $\begin{gathered} \text { TIM0_CC0 \#6 } \\ \text { TIM0_CC1 \#5 } \\ \text { TIM0_CC2 \#4 } \\ \text { TIM0_CDTIO \#3 } \\ \text { TIM0_CDTI1 \#2 } \\ \text { TIM0_CDTI2 \#1 } \\ \text { TIM1_CC0 \#6 } \\ \text { TIM1_CC1 \#5 } \\ \text { TIM1_CC2 \#4 } \\ \text { TIM1_CC3 \#3 } \\ \text { WTIM0_CC0 \#15 } \\ \text { WTIM0_CC1 \#13 } \\ \text { WTIM0_CC2 \#11 } \\ \text { WTIM0_CDTIO \#7 } \\ \text { WTIM0_CDTI1 \#5 } \\ \text { WTIM0_CDTI2 \#3 } \\ \text { LETIM0_OUT0 \#6 } \\ \text { LETIM0_OUT1 \#5 } \\ \text { PCNT0_SOIN \#6 } \\ \text { PCNT0_S1IN \#5 } \end{gathered}$ | USO_TX \#6 USO_RX <br> \#5 USO_CLK \#4 <br> USO_CS \#3 <br> USO_CTS \#2 <br> USO_RTS \#1 <br> US1_TX \#6 US1_RX <br> \#5 US1_CLK \#4 <br> US1_CS \#3 <br> US1_CTS \#2 <br> US1_RTS \#1 <br> LEUO_TX \#6 <br> LEUO_RX \#5 <br> I2C0_SDA \#6 <br> 12C0_SCL \#5 | FRC DCLK \#6 FRC_DOUT \#5 FRC_DFRAME \#4 MODEM_DCLK \#6 MODEM_DIN \#5 MODEM_DOUT \#4 | PRS CH6 \#6 PRS_CH7 \#5 PRS_CH8 \#4 PRS_CH9 \#3 ACMPO_O \#6 ACMP1_O \#6 |
| PB13 | $\begin{aligned} & \text { BUSCY BUSDX } \\ & \text { OPA2_N } \end{aligned}$ | $\begin{gathered} \text { TIM0_CC0 \#8 } \\ \text { TIM0_CC1 \#7 } \\ \text { TIM0_CC2 \#6 } \\ \text { TIM0_CDTIO \#5 } \\ \text { TIM0_CDTI1 \#4 } \\ \text { TIM0_CDTI2 \#3 } \\ \text { TIM1_CC0 \#8 } \\ \text { TIM1_CC1 \#7 } \\ \text { TIM1_CC2 \#6 } \\ \text { TIM1_CC3 \#5 } \\ \text { WTIM0_CC0 \#17 } \\ \text { WTIM0_CC1 \#15 } \\ \text { WTIM0_CC2 \#13 } \\ \text { WTIM0_CDTIO \#9 } \\ \text { WTIM0_CDTI1 \#7 } \\ \text { WTIM0_CDTI2 \#5 } \\ \text { LETIM0_OUT0 \#8 } \\ \text { LETIM0_OUT1 \#7 } \\ \text { PCNT0_SOIN \#8 } \\ \text { PCNT0_S1IN \#7 } \end{gathered}$ | USO_TX \#8 USO_RX <br> \#7 USO_CLK \#6 USO_CS \#5 <br> USO_CTS \#4 <br> USO_RTS \#3 <br> US1_TX \#8 US1_RX <br> \#7 US1_CLK \#6 <br> US1_CS \#5 <br> US1_CTS \#4 <br> US1_RTS \#3 <br> LEUO_TX \#8 <br> LEU0_RX \#7 <br> I2C0_SDA \#8 <br> 12C0_SCL \#7 | FRC_DCLK \#8 FRC_DOUT \#7 FRC_DFRAME \#6 MODEM_DCLK \#8 MODEM_DIN \#7 MODEM_DOUT \#6 | CMU_CLKIO \#0 PRS_CH6 \#8 PRS_CH7 \#7 PRS_CH8 \#6 PRS_CH9 \#5 ACMPO_O \#8 ACMP1_O \#8 DBG_SWO \#1 GPIO_EM4WU9 |
| PC6 | BUSBY BUSAX | $\begin{gathered} \text { TIM0_CC0 \#11 } \\ \text { TIM0_CC1 \#10 } \\ \text { TIM0_CC2 \#9 } \\ \text { TIM0_CDTIO \#8 } \\ \text { TIM0_CDTI1 \#7 } \\ \text { TIM0_CDTI2 \#6 } \\ \text { TIM1_CC0 \#11 } \\ \text { TIM1_CC1 \#10 } \\ \text { TIM1_CC2 \#9 } \\ \text { TIM1_CC3 \#8 } \\ \text { WTIM0_CC0 \#26 } \\ \text { WTIM0_CC1 \#24 } \\ \text { WTIM0_CC2 \#22 } \\ \text { WTIM0_CDTIO \#18 } \\ \text { WTIM0_CDTI1 \#16 } \\ \text { WTIM0_CDTI2 \#14 } \\ \text { LETIM0_OUT0 \#11 } \\ \text { LETIM0_OUT1 \#10 } \\ \text { PCNT0_SOIN \#11 } \\ \text { PCNTO_S1IN \#10 } \end{gathered}$ | US0_TX \#11 USO_RX \#10 USO_CLK \#9 USO_CS \#8 USO_CTS \#7 US0_RTS \#6 US1_TX \#11 US1_RX \#10 US1_CLK \#9 US1_CS \#8 US1_CTS \#7 US1_RTS \#6 LEU0_TX \#11 LEUO_RX \#10 I2C0_SDA \#11 12C0_SCL \#10 | FRC_DCLK \#11 <br> FRC_DOUT \#10 <br> FRC_DFRAME \#9 MODEM_DCLK \#11 MODEM_DIN \#10 MODEM_DOUT \#9 | CMU_CLKO \#2 <br> CMU_CLKIO \#2 <br> PRS_CHO \#8 <br> PRS_CH9 \#11 <br> PRS_CH10 \#0 <br> PRS_CH11 \#5 <br> ACMP0_O \#11 <br> ACMP1_O \#11 <br> ETM_TCLK \#3 |


| GPIO Name | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Analog | Timers | Communication | Radio | Other |
| PC7 | BUSAY BUSBX | TIMO_CCO \#12 <br> TIM0_CC1 \#11 <br> TIMO_CC2 \#10 <br> TIMO_CDTIO \#9 <br> TIMO_CDTI1 \#8 <br> TIMO_CDTI2 \#7 <br> TIM1_CC0 \#12 <br> TIM1_CC1 \#11 <br> TIM1_CC2 \#10 <br> TIM1_CC3 \#9 <br> WTIMO_CC0 \#27 <br> WTIMO_CC1 \#25 <br> WTIMO_CC2 \#23 <br> WTIMO_CDTIO \#19 <br> WTIMO_CDTI1 \#17 <br> WTIMO_CDTI2 \#15 <br> LETIMO_OUTO \#12 <br> LETIMO_OUT1 \#11 PCNTO_SOIN \#12 PCNT0_S1IN \#11 | USO_TX \#12 USO_RX \#11 USO_CLK \#10 USO_CCS \#9 USO_CTS \#8 USO_RTS \#7 US1_TX \#12 US1_RX \#11 US1_CLK \#10 US1_CS \#9 US1_CTS \#8 US1_RTS \#7 LEUO_TX \#12 LEUO_RX \#11 I2C0_SDA \#12 I2CO_SCL \#11 | FRC_DCLK \#12 <br> FRC_DOUT \#11 <br> FRC_DFRAME \#10 MODEM_DCLK \#12 <br> MODEM_DIN \#11 <br> MODEM_DOUT \#10 | CMU_CLK1 \#2 <br> PRS_CHO \#9 <br> PRS_CH9 \#12 <br> PRS_CH10 \#1 <br> PRS_CH11 \#0 <br> ACMP0_O \#12 <br> ACMP1_O \#12 <br> ETM_TDO |
| PC8 | BUSBY BUSAX | TIMO_CCO \#13 <br> TIM0_CC1 \#12 <br> TIMO_CC2 \#11 <br> TIMO_CDTIO \#10 <br> TIMO_CDTI1 \#9 <br> TIMO_CDTI2 \#8 <br> TIM1_CC0 \#13 <br> TIM1_CC1 \#12 <br> TIM1_CC2 \#11 <br> TIM1_CC3 \#10 <br> WTIMO_CCO \#28 <br> WTIMO_CC1 \#26 <br> WTIMO_CC2 \#24 <br> WTIMO_CDTIO \#20 <br> WTIMO_CDTI1 \#18 <br> WTIMO_CDTI2 \#16 <br> LETIMO_OUTO \#13 <br> LETIM0_OUT1 \#12 PCNTO_SOIN \#13 PCNTO_S1IN \#12 | $\begin{gathered} \text { USO_TX \#13 } \\ \text { US0_RX \#12 } \\ \text { US0_CLK \#11 } \\ \text { US0_CS \#10 } \\ \text { US0_CTS \#9 } \\ \text { US0_RTS \#8 } \\ \text { US1_TX \#13 } \\ \text { US1_RX \#12 } \\ \text { US1_CLK \#11 } \\ \text { US1_CS \#10 } \\ \text { US1_CTS \#9 } \\ \text { US1_RTS \#8 } \\ \text { LEU0_TX \#13 } \\ \text { LEU0_RX \#12 } \\ \text { I2C0_SDA \#13 } \\ \text { I2C0_SCL \#12 } \end{gathered}$ | FRC_DCLK \#13 <br> FRC_DOUT \#12 <br> FRC_DFRAME \#11 MODEM DCLK \#13 <br> MODEM_DIN \#12 <br> MODEM_DOUT \#11 | PRS CH0 \#10 <br> PRS_CH9 \#13 <br> PRS_CH10 \#2 <br> PRS_CH11 \#1 <br> ACMPO_O \#13 <br> ACMP1_O \#13 <br> ETM_TD1 |
| PC9 | BUSAY BUSBX | TIM0_CC0 \#14 TIMO CC1 \#13 TIMO_CC2 \#12 TIMO_CDTIO \#11 TIMO_CDTI1 \#10 TIMO_CDTI2 \#9 TIM1_CC0 \#14 TIM1_CC1 \#13 TIM1_CC2 \#12 TIM1_CC3 \#11 WTIMO_CCO \#29 WTIMO_CC1 \#27 WTIMO_CC2 \#25 WTIMO_CDTIO \#21 WTIMO_CDTI1 \#19 WTIMO_CDTI2 \#17 LETIMO_OUT0 \#14 LETIMO_OUT1 \#13 PCNTO_SOIN \#14 PCNTO_S1IN \#13 | USO_TX \#14 USO_RX \#13 USO_CLK \#12 USO_CS \#11 USO_CTS \#10 USO_RTS \#9 US1_TX \#14 US1_RX \#13 US1_CLK \#12 US1_CS \#11 US1_CTS \#10 US1_RTS \#9 LEUO_TX \#14 LEUO_RX \#13 I2C0_SDA \#14 I2CO_SCL \#13 | FRC_DCLK \#14 <br> FRC_DOUT \#13 <br> FRC_DFRAME \#12 MODEM_DCLK \#14 MODEM_DIN \#13 MODEM_DOUT \#12 | PRS CH0 \#11 PRS_CH9 \#14 PRS_CH10 \#3 PRS_CH11 \#2 ACMPO O \#14 ACMP1_O \#14 ETM_TD2 |


| GPIO Name | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Analog | Timers | Communication | Radio | Other |
| PC10 | BUSBY BUSAX | TIMO_CCO \#15 TIM0_CC1 \#14 TIMO_CC2 \#13 TIMO_CDTIO \#12 TIMO_CDTI1 \#11 TIMO_CDTI2 \#10 TIM1_CC0 \#15 TIM1_CC1 \#14 TIM1_CC2 \#13 TIM1_CC3 \#12 WTIMO_CCO \#30 WTIMO_CC1 \#28 WTIMO_CC2 \#26 WTIMO_CDTIO \#22 WTIMO_CDTI1 \#20 WTIMO_CDTI2 \#18 LETIMO_OUTO \#15 LETIMO_OUT1 \#14 PCNTO_SOIN \#15 PCNTO_S1IN \#14 | USO_TX \#15 USO_RX \#14 USO_CLK \#13 USO_CS \#12 USO_CTS \#11 USO_RTS \#10 US1_TX \#15 US1_RX \#14 US1_CLK \#13 US1_CS \#12 US1_CTS \#11 US1_RTS \#10 LEUO_TX \#15 LEUO_RX \#14 I2C0_SDA \#15 I2CO_SCL \#14 I2C1_SDA \#19 I2C1_SCL \#18 | FRC_DCLK \#15 <br> FRC_DOUT \#14 <br> FRC_DFRAME \#13 MODEM_DCLK \#15 MODEM_DIN \#14 MODEM_DOUT \#13 | CMU CLK1 \#3 PRS_CH0 \#12 PRS_CH9 \#15 PRS_CH10 \#4 PRS_CH11 \#3 ACMP0_O \#15 ACMP1_O \#15 ETM_TD3 GPIO_EM4WU12 |
| PC11 | BUSAY BUSBX | TIMO_CC0 \#16 TIM0_CC1 \#15 TIMO_CC2 \#14 TIMO_CDTIO \#13 TIMO_CDTI1 \#12 TIMO_CDTI2 \#11 TIM1_CC0 \#16 TIM1_CC1 \#15 TIM1_CC2 \#14 TIM1_CC3 \#13 WTIMO_CC0 \#31 WTIMO_CC1 \#29 WTIMO_CC2 \#27 WTIMO_CDTIO \#23 WTIMO_CDTI1 \#21 WTIMO_CDTI2 \#19 LETIMO_OUT0 \#16 LETIMO_OUT1 \#15 PCNTO_SOIN \#16 PCNTO_S1IN \#15 | US0 TX \#16 USO_RX \#15 USO_CLK \#14 USO_CS \#13 USO_CTS \#12 USO_RTS \#11 US1_TX \#16 US1_RX \#15 US1_CLK \#14 US1_CS \#13 US1_CTS \#12 US1_RTS \#11 LEU0_TX \#16 LEUO_RX \#15 I2CO_SDA \#16 I2C0_SCL \#15 I2C1_SDA \#20 I2C1_SCL \#19 | FRC_DCLK \#16 <br> FRC_DOUT \#15 <br> FRC_DFRAME \#14 MODEM DCLK \#16 <br> MODEM_DIN \#15 MODEM_DOUT \#14 | CMU_CLK0 \#3 PRS_CH0 \#13 PRS_CH9 \#16 PRS CH10 \#5 PRS_CH11 \#4 ACMPO_O \#16 ACMP1_O \#16 DBG_SWO \#3 |
| PD13 | VDACO OUTOALT / OPAO_OUTALT \#1 BUSCY BUSDX OPA1_P | TIMO_CCO \#21 <br> TIMO_CC1 \#20 <br> TIMO_CC2 \#19 <br> TIMO_CDTIO \#18 <br> TIMO_CDTI1 \#17 <br> TIMO_CDTI2 \#16 <br> TIM1_CC0 \#21 <br> TIM1_CC1 \#20 <br> TIM1_CC2 \#19 <br> TIM1_CC3 \#18 <br> WTIMO_CDTIO \#29 <br> WTIMO_CDTI1 \#27 <br> WTIMO_CDTI2 \#25 <br> LETIMO_OUTO \#21 <br> LETIMO_OUT1 \#20 PCNTO_SOIN \#21 PCNTO_S1IN \#20 | $\begin{gathered} \text { USO_TX \#21 } \\ \text { US0_RX \#20 } \\ \text { USO_CLK \#19 } \\ \text { US0_CS \#18 } \\ \text { USO_CTS \#17 } \\ \text { US0_RTS \#16 } \\ \text { US1_TX \#21 } \\ \text { US1_RX \#20 } \\ \text { US1_CLK \#19 } \\ \text { US1_CS \#18 } \\ \text { US1_CTS \#17 } \\ \text { US1_RTS \#16 } \\ \text { LEU0_TX \#21 } \\ \text { LEU0_RX \#20 } \\ \text { I2C0_SDA \#21 } \\ \text { I2CO_SCL \#20 } \end{gathered}$ | FRC_DCLK \#21 <br> FRC_DOUT \#20 <br> FRC_DFRAME \#19 MODEM DCLK \#21 <br> MODEM_DIN \#20 <br> MODEM_DOUT \#19 | PRS CH3 \#12 <br> PRS_CH4 \#4 <br> PRS_CH5 \#3 <br> PRS_CH6 \#15 <br> ACMPO O \#21 <br> ACMP1_O \#21 <br> LES_CH5 |


| GPIO Name | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Analog | Timers | Communication | Radio | Other |
| PD14 | BUSDY BUSCX VDACO_OUT1 OPA1_OUT | $\begin{gathered} \text { TIMO_CC0 \#22 } \\ \text { TIM0_CC1 \#21 } \\ \text { TIM0_CC2 \#20 } \\ \text { TIM0_CDTIO \#19 } \\ \text { TIM0_CDTI1 \#18 } \\ \text { TIM0_CDTI2 \#17 } \\ \text { TIM1_CC0 \#22 } \\ \text { TIM1_CC1 \#21 } \\ \text { TIM1_CC2 \#20 } \\ \text { TIM1_CC3 \#19 } \\ \text { WTIM0_CDTI0 \#30 } \\ \text { WTIM0_CDTI1 \#28 } \\ \text { WTIM0_CDTI2 \#26 } \\ \text { LETIM0_OUT0 \#22 } \\ \text { LETIMO_OUT1 \#21 } \\ \text { PCNT0_SOIN \#22 } \\ \text { PCNTO_S1IN \#21 } \end{gathered}$ | USO TX \#22 USO_RX \#21 USO_CLK \#20 USO_CS \#19 USO_CTS \#18 USO_RTS \#17 US1_TX \#22 US1_RX \#21 US1_CLK \#20 US1_CS \#19 US1_CTS \#18 US1_RTS \#17 LEU0̄_TX \#22 LEUO_RX \#21 I2C0_SDA \#22 I2CO_SCL \#21 | FRC_DCLK \#22 <br> FRC_DOUT \#21 <br> FRC_DFRAME \#20 MODEM DCLK \#22 <br> MODEM_DIN \#21 <br> MODEM_DOUT \#20 | CMU_CLK0 \#5 PRS_CH3 \#13 PRS_CH4 \#5 PRS_CH5 \#4 PRS_CH6 \#16 ACMP0_O \#22 ACMP1_O \#22 <br> LES_CH6 GPIO_EM4WU4 |
| PD15 | VDACO_OUTOALT / OPAO_OUTALT \#2 BUSCY BUSDX OPA1_N | $\begin{aligned} & \text { TIMO_CC0 \#23 } \\ & \text { TIM0_CC1 \#22 } \\ & \text { TIM0_CC2 \#21 } \\ & \text { TIM0_CDTIO \#20 } \\ & \text { TIM0_CDTI1 \#19 } \\ & \text { TIM0_CDTI2 \#18 } \\ & \text { TIM1_CC0 \#23 } \\ & \text { TIM1_CC1 \#22 } \\ & \text { TIM1_CC2 \#21 } \\ & \text { TIM1_CC3 \#20 } \\ & \text { WTIM0_CDTI0 \#31 } \\ & \text { WTIM0_CDTI1 \#29 } \\ & \text { WTIM0_CDTI2 \#27 } \\ & \text { LETIM0_OUT0 \#23 } \\ & \text { LETIMO_OUT1 \#22 } \\ & \text { PCNTO_SOIN \#23 } \\ & \text { PCNT0_S1IN \#22 } \end{aligned}$ | $\begin{gathered} \text { USO_TX \#23 } \\ \text { US0_RX \#22 } \\ \text { USO_CLK \#21 } \\ \text { US0_CS \#20 } \\ \text { USO_CTS \#19 } \\ \text { US0_RTS \#18 } \\ \text { US1_TX \#23 } \\ \text { US1_RX \#22 } \\ \text { US1_CLK \#21 } \\ \text { US1_CS \#20 } \\ \text { US1_CTS \#19 } \\ \text { US1_RTS \#18 } \\ \text { LEU0_TX \#23 } \\ \text { LEU0_RX \#22 } \\ \text { I2C0_SDA \#23 } \\ \text { I2CO_SCL \#22 } \end{gathered}$ | FRC_DCLK \#23 <br> FRC_DOUT \#22 <br> FRC_DFRAME \#21 <br> MODEM DCLK \#23 <br> MODEM_DIN \#22 <br> MODEM_DOUT \#21 | CMU CLK1 \#5 PRS_CH3 \#14 PRS_CH4 \#6 PRS_CH5 \#5 PRS CH6 \#17 ACMP0 O \#23 ACMP1_O \#23 <br> LES_CH7 DBG_SWO \#2 |
| PF0 | BUSBY BUSAX | $\begin{gathered} \text { TIMO_CC0 \#24 } \\ \text { TIM0_CC1 \#23 } \\ \text { TIM0_CC2 \#22 } \\ \text { TIM0_CDTIO \#21 } \\ \text { TIM0_CDTI1 \#20 } \\ \text { TIM0_CDTI2 \#19 } \\ \text { TIM1_CC0 \#24 } \\ \text { TIM1_CC1 \#23 } \\ \text { TIM1_CC2 \#22 } \\ \text { TIM1_CC3 \#21 } \\ \text { WTIM0_CDTI1 \#30 } \\ \text { WTIM0_CDTI2 \#28 } \\ \text { LETIM0_OUT0 \#24 } \\ \text { LETIM0_OUT1 \#23 } \\ \text { PCNT0_SOIN \#24 } \\ \text { PCNT0_S1IN \#23 } \end{gathered}$ | $\begin{gathered} \text { US0_TX \#24 } \\ \text { US0_RX \#23 } \\ \text { USO_CLK \#22 } \\ \text { US0_CS \#21 } \\ \text { US0_CTS \#20 } \\ \text { US0_RTS \#19 } \\ \text { US1_TX \#24 } \\ \text { US1_RX \#23 } \\ \text { US1_CLK \#22 } \\ \text { US1_CS \#21 } \\ \text { US1_CTS \#20 } \\ \text { US1_RTS \#19 } \\ \text { US2_TX\#14 } \\ \text { US2_RX \#13 } \\ \text { US2_CLK \#12 } \\ \text { US2_CS \#11 } \\ \text { US2_CTS \#10 } \\ \text { US2_RTS \#9 } \\ \text { LEU0_TX \#24 } \\ \text { LEU0_RX \#23 } \\ \text { I2C0_SDA \#24 } \\ \text { I2C0_SCL \#23 } \end{gathered}$ | FRC DCLK \#24 <br> FRC_DOUT \#23 <br> FRC_DFRAME \#22 MODEM_DCLK \#24 MODEM_DIN \#23 MODEM_DOUT \#22 | PRS_CHO \#0 <br> PRS_CH1 \#7 <br> PRS_CH2 \#6 <br> PRS_CH3 \#5 <br> ACMPO O \#24 <br> ACMP1_O \#24 <br> DBG_SWCLKTCK <br> BOOT_TX |


| GPIO Name | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Analog | Timers | Communication | Radio | Other |
| PF1 | BUSAY BUSBX | $\begin{gathered} \text { TIMO_CC0 \#25 } \\ \text { TIM0_CC1 \#24 } \\ \text { TIM0_CC2 \#23 } \\ \text { TIM0_CDTIO \#22 } \\ \text { TIM0_CDTI1 \#21 } \\ \text { TIM0_CDTI2 \#20 } \\ \text { TIM1_CC0 \#25 } \\ \text { TIM1_CC1 \#24 } \\ \text { TIM1_CC2 \#23 } \\ \text { TIM1_CC3 \#22 } \\ \text { WTIM0_CDTI1 \#31 } \\ \text { WTIM0_CDTI2 \#29 } \\ \text { LETIM0_OUT0 \#25 } \\ \text { LETIM0_OUT1 \#24 } \\ \text { PCNT0_SOIN \#25 } \\ \text { PCNT0_S1IN \#24 } \end{gathered}$ | USO_TX \#25 USO_RX \#24 USO_CLK \#23 USO_CS \#22 USO_CTS \#21 USO_RTS \#20 US1_TX \#25 US1_RX \#24 US1_CLK \#23 US1_CS \#22 US1_CTS \#21 US1_RTS \#20 US2_TX \#15 US2_RX \#14 US2_CLK \#13 US2_CS \#12 US2_CTS \#11 US2_RTS \#10 LEUO_TX \#25 LEUO_RX \#24 I2C0_SDA \#25 12C0_SCL \#24 | FRC DCLK \#25 <br> FRC_DOUT \#24 <br> FRC_DFRAME \#23 MODEM_DCLK \#25 MODEM DIN \#24 MODEM_DOUT \#23 | PRS_CH0 \#1 PRS_CH1 \#0 PRS_CH2 \#7 PRS_CH3 \#6 ACMP0_O \#25 ACMP1_O \#25 DBG_SWDIOTMS BOOT_RX |
| PF2 | BUSBY BUSAX | $\begin{gathered} \text { TIM0_CC0 \#26 } \\ \text { TIM0_CC1 \#25 } \\ \text { TIM0_CC2 \#24 } \\ \text { TIM0_CDTIO \#23 } \\ \text { TIM0_CDTI1 \#22 } \\ \text { TIM0_CDTI2 \#21 } \\ \text { TIM1_CC0 \#26 } \\ \text { TIM1_CC1 \#25 } \\ \text { TIM1_CC2 \#24 } \\ \text { TIM1_CC3 \#23 } \\ \text { WTIM0_CDTI2 \#30 } \\ \text { LETIM0_OUT0 \#26 } \\ \text { LETIM0_OUT1 \#25 } \\ \text { PCNT0_SOIN \#26 } \\ \text { PCNT0_S1IN \#25 } \end{gathered}$ | USO_TX \#26 US0_RX \#25 USO_CLK \#24 US0_CS \#23 USO_CTS \#22 USO_RTS \#21 US1_TX \#26 US1_RX \#25 US1_CLK \#24 US1_CS \#23 US1_CTS \#22 US1_RTS \#21 LEU0_TX \#26 LEUO_RX \#25 I2C0_SDA \#26 12C0_SCL \#25 | FRC DCLK \#26 <br> FRC_DOUT \#25 <br> FRC_DFRAME \#24 MODEM_DCLK \#26 MODEM_DIN \#25 MODEM_DOUT \#24 | CMU_CLK0 \#6 <br> PRS_CHO \#2 <br> PRS_CH1 \#1 <br> PRS_CH2 \#0 <br> PRS CH3 \#7 <br> ACMPO_O \#26 <br> ACMP1_O \#26 <br> DBG_TDO <br> DBG_SWO \#0 <br> GPIO_EM4WU0 |
| PF3 | BUSAY BUSBX | TIMO CCO \#27 <br> TIMO_CC1 \#26 <br> TIMO_CC2 \#25 <br> TIMO_CDTIO \#24 <br> TIMO_CDTI1 \#23 <br> TIMO_CDTI2 \#22 <br> TIM1_CC0 \#27 <br> TIM1_CC1 \#26 <br> TIM1_CC2 \#25 <br> TIM1_CC3 \#24 <br> WTIMO_CDTI2 \#31 <br> LETIMO_OUTO \#27 <br> LETIMO_OUT1 \#26 <br> PCNTO_SOIN \#27 <br> PCNTO_S1IN \#26 | $\begin{gathered} \text { US0_TX \#27 } \\ \text { US0_RX \#26 } \\ \text { USO_CLK \#25 } \\ \text { US0_CS \#24 } \\ \text { US0_CTS \#23 } \\ \text { US0_RTS \#22 } \\ \text { US1_TX \#27 } \\ \text { US1_RX \#26 } \\ \text { US1_CLK \#25 } \\ \text { US1_CS \#24 } \\ \text { US1_CTS \#23 } \\ \text { US1_RTS \#22 } \\ \text { US2_TX\#16 } \\ \text { US2_RX \#15 } \\ \text { US2_CLK \#14 } \\ \text { US2_CS \#13 } \\ \text { US2_CTS \#12 } \\ \text { US2_RTS \#11 } \\ \text { LEU0_TX \#27 } \\ \text { LEU0_RX \#26 } \\ \text { I2C0_SDA \#27 } \\ \text { I2C0_SCL \#26 } \end{gathered}$ | FRC DCLK \#27 <br> FRC_DOUT \#26 <br> FRC_DFRAME \#25 MODEM_DCLK \#27 MODEM_DIN \#26 MODEM_DOUT \#25 | CMU CLK1 \#6 <br> PRS_CHO \#3 <br> PRS_CH1 \#2 <br> PRS_CH2 \#1 <br> PRS_CH3 \#0 <br> ACMP0 O \#27 <br> ACMP1_O \#27 <br> DBG_TDI |


| GPIO Name | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Analog | Timers | Communication | Radio | Other |
| PF4 | BUSBY BUSAX | TIMO_CCO \#28 <br> TIM0_CC1 \#27 <br> TIM0_CC2 \#26 <br> TIMO_CDTIO \#25 <br> TIMO_CDTI1 \#24 <br> TIMO_CDTI2 \#23 <br> TIM1_CC0 \#28 <br> TIM1_CC1 \#27 <br> TIM1_CC2 \#26 <br> TIM1_CC3 \#25 LE- <br> TIMO_OUT0 \#28 LE- <br> TIMO_OUT1 \#27 <br> PCNTO_SOIN \#28 <br> PCNTO_S1IN \#27 | USO_TX \#28 USO_RX \#27 USO_CLK \#26 USO_CS \#25 USO_CTS \#24 USO_RTS \#23 US1_TX \#28 US1_RX \#27 US1_CLK \#26 US1_CS \#25 US1_CTS \#24 US1_RTS \#23 US2_TX \#17 US2_RX \#16 US2_CLK \#15 US2_CS \#14 US2_CTS \#13 US2_RTS \#12 LEUO_TX \#28 LEUO_RX \#27 I2C0_SDA \#28 I2CO_SCL \#27 | FRC_DCLK \#28 <br> FRC_DOUT \#27 <br> FRC_DFRAME \#26 MODEM DCLK \#28 MODEM_DIN \#27 MODEM_DOUT \#26 | PRS_CHO \#4 PRS_CH1 \#3 PRS_CH2 \#2 PRS CH3 \#1 ACMP0 O \#28 ACMP1_O \#28 |
| PF5 | BUSAY BUSBX | TIMO_CCO \#29 <br> TIM0_CC1 \#28 <br> TIMO_CC2 \#27 <br> TIMO_CDTIO \#26 <br> TIMO_CDTI1 \#25 <br> TIMO_CDTI2 \#24 <br> TIM1_CC0 \#29 <br> TIM1_CC1 \#28 <br> TIM1_CC2 \#27 <br> TIM1_CC3 \#26 LE- <br> TIMO_OUT0 \#29 LE- <br> TIM0_OUT1 \#28 <br> PCNTO_SOIN \#29 <br> PCNT0_S1IN \#28 | $\begin{gathered} \text { USO_TX \#29 } \\ \text { US0_RX \#28 } \\ \text { USO_CLK \#27 } \\ \text { US0_CS \#26 } \\ \text { US0_CTS \#25 } \\ \text { US0_RTS \#24 } \\ \text { US1_TX \#29 } \\ \text { US1_RX \#28 } \\ \text { US1_CLK \#27 } \\ \text { US1_CS \#26 } \\ \text { US1_CTS \#25 } \\ \text { US1_RTS \#24 } \\ \text { US2_TX \#18 } \\ \text { US2_RX\#17 } \\ \text { US2_CLK \#16 } \\ \text { US2_CS \#15 } \\ \text { US2_CTS \#14 } \\ \text { US2_RTS \#13 } \\ \text { LEU0_TX \#29 } \\ \text { LEU0_RX \#28 } \\ \text { I2C0_SDA \#29 } \\ \text { I2C0_SCL \#28 } \end{gathered}$ | FRC_DCLK \#29 <br> FRC_DOUT \#28 <br> FRC_DFRAME \#27 MODEM DCLK \#29 MODEM_DIN \#28 MODEM_DOUT \#27 | PRS_CHO \#5 PRS_CH1 \#4 PRS_CH2 \#3 PRS_CH3 \#2 ACMPO O \#29 ACMP1_O \#29 |


| GPIO Name | Pin Alternate Functionality / Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Analog | Timers | Communication | Radio | Other |
| PF6 | BUSBY BUSAX | TIMO_CC0 \#30 <br> TIM0_CC1 \#29 <br> TIMO_CC2 \#28 <br> TIMO_CDTIO \#27 <br> TIMO_CDTI1 \#26 <br> TIMO_CDTI2 \#25 <br> TIM1_CC0 \#30 <br> TIM1_CC1 \#29 <br> TIM1_CC2 \#28 <br> TIM1_CC3 \#27 LE- <br> TIMO_OUT0 \#30 LE- <br> TIMO_OUT1 \#29 <br> PCNTO_SOIN \#30 <br> PCNT0_S1IN \#29 | USO_TX \#30 USO_RX \#29 USO_CLK \#28 US0_CS \#27 USO_CTS \#26 USO_RTS \#25 US1_TX \#30 US1_RX \#29 US1_CLK \#28 US1_CS \#27 US1_CTS \#26 US1_RTS \#25 US2_TX \#19 US2_RX \#18 US2_CLK \#17 US2_CS \#16 US2_CTS \#15 US2_RTS \#14 LEU0_TX \#30 LEUO_RX \#29 I2CO_SDA \#30 12C0_SCL \#29 | FRC_DCLK \#30 <br> FRC_DOUT \#29 FRC_DFRAME \#28 MODEM DCLK \#30 MODEM_DIN \#29 MODEM_DOUT \#28 | CMU_CLK1 \#7 PRS_CHO \#6 PRS_CH1 \#5 PRS_CH2 \#4 PRS_CH3 \#3 ACMP0_O \#30 ACMP1_O \#30 |
| PF7 | BUSAY BUSBX | TIMO CC0 \#31 <br> TIM0_CC1 \#30 <br> TIMO_CC2 \#29 <br> TIMO CDTIO \#28 <br> TIMO_CDTI1 \#27 <br> TIMO_CDTI2 \#26 <br> TIM1_CC0 \#31 <br> TIM1_CC1 \#30 <br> TIM1_CC2 \#29 <br> TIM1_CC3 \#28 LE- <br> TIM0_OUT0 \#31 LE- <br> TIM0_OUT1 \#30 PCNTO_SOIN \#31 PCNT0_S1IN \#30 | USO_TX \#31 USO_RX \#30 USO_CLK \#29 US0_CS \#28 USO_CTS \#27 USO_RTS \#26 US1_TX \#31 US1_RX \#30 US1_CLK \#29 US1_CS \#28 US1_CTS \#27 US1_RTS \#26 US2_TX \#20 US2_RX\#19 US2_CLK \#18 US2_CS \#17 US2_CTS \#16 US2_RTS \#15 LEUO_TX \#31 LEUO_RX \#30 I2CO_SDA \#31 12C0_SCL \#30 | FRC_DCLK \#31 <br> FRC_DOUT \#30 <br> FRC_DFRAME \#29 <br> MODEM DCLK \#31 <br> MODEM_DIN \#30 <br> MODEM_DOUT \#29 | CMU_CLKIO \#1 CMU_CLKO \#7 PRS_CH0 \#7 PRS_CH1 \#6 PRS_CH2 \#5 PRS_CH3 \#4 ACMP0_O \#31 ACMP1_O \#31 GPIO_EM4WU1 |

### 8.3 Alternate Functionality Overview

A wide selection of alternate functionality is available for multiplexing to various pins. The following table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings and the associated GPIO pin. Refer to 8.2 GPIO Functionality Table for a list of functions available on each GPIO pin.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 8.3. Alternate Functionality Overview

| Alternate | LOCATION |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0-3 | 4-7 | 8-11 | 12-15 | 16-19 | 20-23 | 24-27 | 28-31 | Description |
| ACMP0_O | $\begin{aligned} & \text { 0: PAO } \\ & \text { 1: PA1 } \\ & \text { 2: PA2 } \\ & \text { 3: PA3 } \end{aligned}$ | 4: PA4 <br> 5: PA5 <br> 6: PB11 | 8: PB13 <br> 11: PC6 | 12: PC7 <br> 13: PC8 <br> 14: PC9 <br> 15: PC10 | 16: PC11 | 21: PD13 <br> 22: PD14 <br> 23: PD15 | 24: PFO <br> 25: PF1 <br> 26: PF2 <br> 27: PF3 | $\begin{aligned} & \text { 28: PF4 } \\ & \text { 29: PF5 } \\ & \text { 30: PF6 } \\ & \text { 31: PF7 } \end{aligned}$ | Analog comparator ACMP0, digital output. |
| ACMP1_O | $\begin{aligned} & \text { 0: PA0 } \\ & \text { 1: PA1 } \\ & \text { 2: PA2 } \\ & \text { 3: PA3 } \end{aligned}$ | 4: PA4 <br> 5: PA5 <br> 6: PB11 | 8: PB13 <br> 11: PC6 | 12: PC7 <br> 13: PC8 <br> 14: PC9 <br> 15: PC10 | 16: PC11 | $\begin{aligned} & \text { 21: PD13 } \\ & \text { 22: PD14 } \\ & \text { 23: PD15 } \end{aligned}$ | 24: PFO <br> 25: PF1 <br> 26: PF2 <br> 27: PF3 | $\begin{aligned} & \text { 28: PF4 } \\ & \text { 29: PF5 } \\ & \text { 30: PF6 } \\ & \text { 31: PF7 } \end{aligned}$ | Analog comparator ACMP1, digital output. |
| ADCO_EXTN | 0 : PA0 |  |  |  |  |  |  |  | Analog to digital converter ADC0 external reference input negative pin. |
| ADC0_EXTP | $0:$ PA1 |  |  |  |  |  |  |  | Analog to digital converter ADC0 external reference input positive pin. |
| BOOT_RX | 0: PF1 |  |  |  |  |  |  |  | Bootloader RX. |
| BOOT_TX | 0: PF0 |  |  |  |  |  |  |  | Bootloader TX. |
| CMU_CLK0 | $\begin{aligned} & \text { 0: PA1 } \\ & \text { 2: PC6 } \\ & \text { 3: PC11 } \end{aligned}$ | 5: PD14 <br> 6: PF2 <br> 7: PF7 |  |  |  |  |  |  | Clock Management Unit, clock output number 0 . |
| CMU_CLK1 | $\begin{aligned} & \text { 0: PA0 } \\ & \text { 2: PC7 } \\ & \text { 3: PC10 } \end{aligned}$ | 5: PD15 <br> 6: PF3 <br> 7: PF6 |  |  |  |  |  |  | Clock Management Unit, clock output number 1. |
| CMU_CLKIO | $\begin{aligned} & \text { 0: PB13 } \\ & \text { 1: PF7 } \\ & \text { 2: PC6 } \end{aligned}$ | 4: PA5 |  |  |  |  |  |  | Clock Management Unit, clock input number 0 . |


| Alternate | LOCATION |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0-3 | 4-7 | 8-11 | 12-15 | 16-19 | 20-23 | 24-27 | 28-31 | Description |
| DBG_SWCLKTCK | 0: PFO |  |  |  |  |  |  |  | Debug-interface Serial Wire clock input and JTAG Test Clock. <br> Note that this function is enabled to the pin out of reset, and has a built-in pull down. |
| DBG_SWDIOTMS | 0: PF1 |  |  |  |  |  |  |  | Debug-interface Serial Wire data input / output and JTAG Test Mode Select. <br> Note that this function is enabled to the pin out of reset, and has a built-in pull up. |
| DBG_SWO | $\begin{aligned} & \text { 0: PF2 } \\ & \text { 1: PB13 } \\ & \text { 2: PD15 } \\ & \text { 3: PC11 } \end{aligned}$ |  |  |  |  |  |  |  | Debug-interface Serial Wire viewer Output. <br> Note that this function is not enabled after reset, and must be enabled by software to be used. |
| DBG_TDI | 0: PF3 |  |  |  |  |  |  |  | Debug-interface JTAG Test Data In. <br> Note that this function becomes available after the first valid JTAG command is received, and has a built-in pull up when JTAG is active. |
| DBG_TDO | 0: PF2 |  |  |  |  |  |  |  | Debug-interface JTAG Test Data Out. <br> Note that this function becomes available after the first valid JTAG command is received. |
| ETM_TCLK | $\begin{aligned} & \text { 1: PA5 } \\ & \text { 3: PC6 } \end{aligned}$ |  |  |  |  |  |  |  | Embedded Trace Module ETM clock . |
| ETM_TD0 | 3: PC7 |  |  |  |  |  |  |  | Embedded Trace Module ETM data 0. |


| Alternate | LOCATION |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0-3 | 4-7 | 8-11 | 12-15 | 16-19 | 20-23 | 24-27 | 28-31 | Description |
| ETM_TD1 | 3: PC8 |  |  |  |  |  |  |  | Embedded Trace Module ETM data 1. |
| ETM_TD2 | 3: PC9 |  |  |  |  |  |  |  | Embedded Trace Module ETM data 2. |
| ETM_TD3 | 3: PC10 |  |  |  |  |  |  |  | Embedded Trace Module ETM data 3. |
| FRC_DCLK | $\begin{aligned} & \text { 0: PA0 } \\ & \text { 1: PA1 } \\ & \text { 2: PA2 } \\ & \text { 3: PA3 } \end{aligned}$ | 4: PA4 <br> 5: PA5 <br> 6: PB11 | 8: PB13 <br> 11: PC6 | 12: PC7 <br> 13: PC8 <br> 14: PC9 <br> 15: PC10 | 16: PC11 | 21: PD13 <br> 22: PD14 <br> 23: PD15 | 24: PFO <br> 25: PF1 <br> 26: PF2 <br> 27: PF3 | 28: PF4 <br> 29: PF5 <br> 30: PF6 <br> 31: PF7 | Frame Controller, Data Sniffer Clock. |
| FRC_DFRAME | $\begin{aligned} & \text { 0: PA2 } \\ & \text { 1: PA3 } \\ & \text { 2: PA4 } \\ & \text { 3: PA5 } \end{aligned}$ | $\begin{aligned} & \text { 4: PB11 } \\ & \text { 6: PB13 } \end{aligned}$ | $\begin{aligned} & \text { 9: PC6 } \\ & \text { 10: PC7 } \\ & \text { 11: PC8 } \end{aligned}$ | 12: PC9 <br> 13: PC10 <br> 14: PC11 | 19: PD13 | 20: PD14 <br> 21: PD15 <br> 22: PFO <br> 23: PF1 | 24: PF2 <br> 25: PF3 <br> 26: PF4 <br> 27: PF5 | 28: PF6 <br> 29: PF7 <br> 30: PA0 <br> 31: PA1 | Frame Controller, Data Sniffer Frame active |
| FRC_DOUT | $\begin{aligned} & \text { 0: PA1 } \\ & \text { 1: PA2 } \\ & \text { 2: PA3 } \\ & \text { 3: PA4 } \end{aligned}$ | 4: PA5 <br> 5: PB11 <br> 7: PB13 | 10: PC6 <br> 11: PC7 | 12: PC8 <br> 13: PC9 <br> 14: PC10 <br> 15: PC11 |  | 20: PD13 <br> 21: PD14 <br> 22: PD15 <br> 23: PFO | 24: PF1 <br> 25: PF2 <br> 26: PF3 <br> 27: PF4 | 28: PF5 <br> 29: PF6 <br> 30: PF7 <br> 31: PA0 | Frame Controller, Data Sniffer Output. |
| GPIO_EM4WU0 | 0: PF2 |  |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU1 | 0: PF7 |  |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU4 | 0: PD14 |  |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU8 | 0: PA3 |  |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU9 | 0: PB13 |  |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| GPIO_EM4WU12 | 0: PC10 |  |  |  |  |  |  |  | Pin can be used to wake the system up from EM4 |
| I2C0_SCL | $\begin{aligned} & \text { 0: PA1 } \\ & \text { 1: PA2 } \\ & \text { 2: PA3 } \\ & \text { 3: PA4 } \end{aligned}$ | 4: PA5 <br> 5: PB11 <br> 7: PB13 | 10: PC6 <br> 11: PC7 | 12: PC8 <br> 13: PC9 <br> 14: PC10 <br> 15: PC11 |  | $\begin{aligned} & \text { 20: PD13 } \\ & \text { 21: PD14 } \\ & \text { 22: PD15 } \\ & \text { 23: PF0 } \end{aligned}$ | 24: PF1 <br> 25: PF2 <br> 26: PF3 <br> 27: PF4 | 28: PF5 <br> 29: PF6 <br> 30: PF7 <br> 31: PA0 | I2C0 Serial Clock Line input / output. |


| Alternate | LOCATION |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0-3 | 4-7 | 8-11 | 12-15 | 16-19 | 20-23 | 24-27 | 28-31 | Description |
| I2C0_SDA | $\begin{aligned} & \text { 0: PA0 } \\ & \text { 1: PA1 } \\ & \text { 2: PA2 } \\ & \text { 3: PA3 } \end{aligned}$ | 4: PA4 <br> 5: PA5 <br> 6: PB11 | 8: PB13 <br> 11: PC6 | 12: PC7 <br> 13: PC8 <br> 14: PC9 <br> 15: PC10 | 16: PC11 | 21: PD13 <br> 22: PD14 <br> 23: PD15 | 24: PFO <br> 25: PF1 <br> 26: PF2 <br> 27: PF3 | $\begin{aligned} & \text { 28: PF4 } \\ & \text { 29: PF5 } \\ & \text { 30: PF6 } \\ & \text { 31: PF7 } \end{aligned}$ | I2C0 Serial Data input / output. |
| I2C1_SCL |  |  |  |  | 18: PC10 <br> 19: PC11 |  |  |  | I2C1 Serial Clock Line input / output. |
| I2C1_SDA |  |  |  |  | 19: PC10 | 20: PC11 |  |  | I2C1 Serial Data input / output. |
| LES_CH5 | 0: PD13 |  |  |  |  |  |  |  | LESENSE channel 5. |
| LES_CH6 | 0: PD14 |  |  |  |  |  |  |  | LESENSE channel 6. |
| LES_CH7 | 0: PD15 |  |  |  |  |  |  |  | LESENSE channel 7. |
| LES_CH8 | 0: PAO |  |  |  |  |  |  |  | LESENSE channel 8. |
| LES_CH9 | 0: PA1 |  |  |  |  |  |  |  | LESENSE channel 9. |
| LES_CH10 | 0: PA2 |  |  |  |  |  |  |  | LESENSE channel 10. |
| LES_CH11 | 0: PA3 |  |  |  |  |  |  |  | LESENSE channel 11. |
| LES_CH12 | 0: PA4 |  |  |  |  |  |  |  | LESENSE channel 12. |
| LES_CH13 | 0: PA5 |  |  |  |  |  |  |  | LESENSE channel 13. |
| LETIMO_OUTO | $\begin{aligned} & \text { 0: PAO } \\ & \text { 1: PA1 } \\ & \text { 2: PA2 } \\ & \text { 3: PA3 } \end{aligned}$ | 4: PA4 <br> 5: PA5 <br> 6: PB11 | 8: PB13 <br> 11: PC6 | 12: PC7 <br> 13: PC8 <br> 14: PC9 <br> 15: PC10 | 16: PC11 | 21: PD13 <br> 22: PD14 <br> 23: PD15 | 24: PFO <br> 25: PF1 <br> 26: PF2 <br> 27: PF3 | $\begin{aligned} & \text { 28: PF4 } \\ & \text { 29: PF5 } \\ & \text { 30: PF6 } \\ & \text { 31: PF7 } \end{aligned}$ | Low Energy Timer LETIMO, output channel 0. |
| LETIM0_OUT1 | $\begin{aligned} & \text { 0: PA1 } \\ & \text { 1: PA2 } \\ & \text { 2: PA3 } \\ & \text { 3: PA4 } \end{aligned}$ | 4: PA5 <br> 5: PB11 <br> 7: PB13 | 10: PC6 <br> 11: PC7 | 12: PC8 <br> 13: PC9 <br> 14: PC10 <br> 15: PC11 |  | 20: PD13 <br> 21: PD14 <br> 22: PD15 <br> 23: PFO | 24: PF1 <br> 25: PF2 <br> 26: PF3 <br> 27: PF4 | $\begin{aligned} & \text { 28: PF5 } \\ & \text { 29: PF6 } \\ & \text { 30: PF7 } \\ & \text { 31: PA0 } \end{aligned}$ | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | $\begin{aligned} & \text { 0: PA1 } \\ & \text { 1: PA2 } \\ & \text { 2: PA3 } \\ & \text { 3: PA4 } \end{aligned}$ | 4: PA5 <br> 5: PB11 <br> 7: PB13 | 10: PC6 <br> 11: PC7 | 12: PC8 <br> 13: PC9 <br> 14: PC10 <br> 15: PC11 |  | 20: PD13 <br> 21: PD14 <br> 22: PD15 <br> 23: PFO | 24: PF1 <br> 25: PF2 <br> 26: PF3 <br> 27: PF4 | $\begin{aligned} & \text { 28: PF5 } \\ & \text { 29: PF6 } \\ & \text { 30: PF7 } \\ & \text { 31: PA0 } \end{aligned}$ | LEUART0 Receive input. |


| Alternate | LOCATION |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0-3 | 4-7 | 8-11 | 12-15 | 16-19 | 20-23 | 24-27 | 28-31 | Description |
| LEU0_TX | $\begin{aligned} & \text { 0: PA0 } \\ & \text { 1: PA1 } \\ & \text { 2: PA2 } \\ & \text { 3: PA3 } \end{aligned}$ | 4: PA4 <br> 5: PA5 <br> 6: PB11 | 8: PB13 <br> 11: PC6 | 12: PC7 <br> 13: PC8 <br> 14: PC9 <br> 15: PC10 | 16: PC11 | 21: PD13 <br> 22: PD14 <br> 23: PD15 | 24: PFO <br> 25: PF1 <br> 26: PF2 <br> 27: PF3 | $\begin{aligned} & \text { 28: PF4 } \\ & \text { 29: PF5 } \\ & \text { 30: PF6 } \\ & \text { 31: PF7 } \end{aligned}$ | LEUARTO Transmit output. Also used as receive input in half duplex communication. |
| MODEM_DCLK | $\begin{aligned} & \text { 0: PA0 } \\ & \text { 1: PA1 } \\ & \text { 2: PA2 } \\ & \text { 3: PA3 } \end{aligned}$ | 4: PA4 <br> 5: PA5 <br> 6: PB11 | 8: PB13 <br> 11: PC6 | 12: PC7 <br> 13: PC8 <br> 14: PC9 <br> 15: PC10 | 16: PC11 | 21: PD13 <br> 22: PD14 <br> 23: PD15 | 24: PFO <br> 25: PF1 <br> 26: PF2 <br> 27: PF3 | $\begin{aligned} & \text { 28: PF4 } \\ & \text { 29: PF5 } \\ & \text { 30: PF6 } \\ & \text { 31: PF7 } \end{aligned}$ | MODEM data clock out. |
| MODEM_DIN | $\begin{aligned} & \text { 0: PA1 } \\ & \text { 1: PA2 } \\ & \text { 2: PA3 } \\ & \text { 3: PA4 } \end{aligned}$ | 4: PA5 <br> 5: PB11 <br> 7: PB13 | $\begin{aligned} & \text { 10: PC6 } \\ & \text { 11: PC7 } \end{aligned}$ | 12: PC8 <br> 13: PC9 <br> 14: PC10 <br> 15: PC11 |  | 20: PD13 <br> 21: PD14 <br> 22: PD15 <br> 23: PFO | 24: PF1 <br> 25: PF2 <br> 26: PF3 <br> 27: PF4 | $\begin{aligned} & \text { 28: PF5 } \\ & \text { 29: PF6 } \\ & \text { 30: PF7 } \\ & \text { 31: PA0 } \end{aligned}$ | MODEM data in. |
| MODEM_DOUT | $\begin{aligned} & \text { 0: PA2 } \\ & \text { 1: PA3 } \\ & \text { 2: PA4 } \\ & \text { 3: PA5 } \end{aligned}$ | 4: PB11 <br> 6: PB13 | $\begin{aligned} & \text { 9: PC6 } \\ & \text { 10: PC7 } \\ & \text { 11: PC8 } \end{aligned}$ | 12: PC9 <br> 13: PC10 <br> 14: PC11 | 19: PD13 | $\begin{aligned} & \text { 20: PD14 } \\ & \text { 21: PD15 } \\ & \text { 22: PF0 } \\ & \text { 23: PF1 } \end{aligned}$ | 24: PF2 <br> 25: PF3 <br> 26: PF4 <br> 27: PF5 | $\begin{aligned} & \text { 28: PF6 } \\ & \text { 29: PF7 } \\ & \text { 30: PA0 } \\ & \text { 31: PA1 } \end{aligned}$ | MODEM data out. |
| OPAO_N | 0: PA4 |  |  |  |  |  |  |  | Operational Amplifier 0 external negative input. |
| OPA0_P | 0: PA2 |  |  |  |  |  |  |  | Operational Amplifier 0 external positive input. |
| OPA1_N | 0: PD15 |  |  |  |  |  |  |  | Operational Amplifier 1 external negative input. |
| OPA1_P | 0: PD13 |  |  |  |  |  |  |  | Operational Amplifier 1 external positive input. |
| OPA2_N | 0: PB13 |  |  |  |  |  |  |  | Operational Amplifier 2 external negative input. |
| OPA2_P | 0: PB11 |  |  |  |  |  |  |  | Operational Amplifier 2 external positive input. |
| PCNTO_SOIN | $\begin{aligned} & \text { 0: PAO } \\ & \text { 1: PA1 } \\ & \text { 2: PA2 } \\ & \text { 3: PA3 } \end{aligned}$ | 4: PA4 <br> 5: PA5 <br> 6: PB11 | 8: PB13 <br> 11: PC6 | 12: PC7 <br> 13: PC8 <br> 14: PC9 <br> 15: PC10 | 16: PC11 | $\begin{aligned} & \text { 21: PD13 } \\ & \text { 22: PD14 } \\ & \text { 23: PD15 } \end{aligned}$ | 24: PFO <br> 25: PF1 <br> 26: PF2 <br> 27: PF3 | $\begin{aligned} & \text { 28: PF4 } \\ & \text { 29: PF5 } \\ & \text { 30: PF6 } \\ & \text { 31: PF7 } \end{aligned}$ | Pulse Counter PCNT0 input number 0 . |


| Alternate | LOCATION |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0-3 | 4-7 | 8-11 | 12-15 | 16-19 | 20-23 | 24-27 | 28-31 | Description |
| PCNT0_S1IN | $\begin{aligned} & \text { 0: PA1 } \\ & \text { 1: PA2 } \\ & \text { 2: PA3 } \\ & \text { 3: PA4 } \end{aligned}$ | 4: PA5 <br> 5: PB11 <br> 7: PB13 | $\begin{aligned} & \text { 10: PC6 } \\ & \text { 11: PC7 } \end{aligned}$ | 12: PC8 <br> 13: PC9 <br> 14: PC10 <br> 15: PC11 |  | 20: PD13 <br> 21: PD14 <br> 22: PD15 <br> 23: PF0 | 24: PF1 <br> 25: PF2 <br> 26: PF3 <br> 27: PF4 | $\begin{aligned} & \text { 28: PF5 } \\ & \text { 29: PF6 } \\ & \text { 30: PF7 } \\ & \text { 31: PA0 } \end{aligned}$ | Pulse Counter PCNT0 input number 1. |
| PRS_CH0 | $\begin{aligned} & \text { 0: PF0 } \\ & \text { 1: PF1 } \\ & \text { 2: PF2 } \\ & \text { 3: PF3 } \end{aligned}$ | 4: PF4 <br> 5: PF5 <br> 6: PF6 <br> 7: PF7 | $\begin{aligned} & \text { 8: PC6 } \\ & \text { 9: PC7 } \\ & \text { 10: PC8 } \\ & \text { 11: PC9 } \end{aligned}$ | $\begin{aligned} & \text { 12: PC10 } \\ & \text { 13: PC11 } \end{aligned}$ |  |  |  |  | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | 0: PF1 <br> 1: PF2 <br> 2: PF3 <br> 3: PF4 | 4: PF5 <br> 5: PF6 <br> 6: PF7 <br> 7: PF0 |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | $\begin{aligned} & \text { 0: PF2 } \\ & \text { 1: PF3 } \\ & \text { 2: PF4 } \\ & \text { 3: PF55 } \end{aligned}$ | 4: PF6 <br> 5: PF7 <br> 6: PFO <br> 7: PF1 |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | 0: PF3 <br> 1: PF4 <br> 2: PF5 <br> 3: PF6 | $\begin{aligned} & \text { 4: PF7 } \\ & \text { 5: PF0 } \\ & \text { 6: PF1 } \\ & \text { 7: PF2 } \end{aligned}$ |  | 12: PD13 <br> 13: PD14 <br> 14: PD15 |  |  |  |  | Peripheral Reflex System PRS, channel 3. |
| PRS_CH4 |  | 4: PD13 <br> 5: PD14 <br> 6: PD15 |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 4. |
| PRS_CH5 | 3: PD13 | 4: PD14 <br> 5: PD15 |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 5. |
| PRS_CH6 | $\begin{aligned} & \text { 0: PA0 } \\ & \text { 1: PA1 } \\ & \text { 2: PA2 } \\ & \text { 3: PA3 } \end{aligned}$ | 4: PA4 <br> 5: PA5 <br> 6: PB11 | 8: PB13 | 15: PD13 | 16: PD14 <br> 17: PD15 |  |  |  | Peripheral Reflex System PRS, channel 6. |
| PRS_CH7 | $\begin{aligned} & \text { 0: PA1 } \\ & \text { 1: PA2 } \\ & \text { 2: PA3 } \\ & \text { 3: PA4 } \end{aligned}$ | 4: PA5 <br> 5: PB11 <br> 7: PB13 | 10: PAO |  |  |  |  |  | Peripheral Reflex System PRS, channel 7. |


| Alternate | LOCATION |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0-3 | 4-7 | 8-11 | 12-15 | 16-19 | 20-23 | 24-27 | 28-31 | Description |
| PRS_CH8 | $\begin{aligned} & \text { 0: PA2 } \\ & \text { 1: PA3 } \\ & \text { 2: PA4 } \\ & \text { 3: PA5 } \end{aligned}$ | $\begin{aligned} & \text { 4: PB11 } \\ & \text { 6: PB13 } \end{aligned}$ | $\begin{aligned} & \text { 9: PAO } \\ & \text { 10: PA1 } \end{aligned}$ |  |  |  |  |  | Peripheral Reflex System PRS, channel 8. |
| PRS_CH9 | $\begin{aligned} & \text { 0: PA3 } \\ & \text { 1: PA4 } \\ & \text { 2: PA5 } \\ & \text { 3: PB11 } \end{aligned}$ | 5: PB13 | $\begin{aligned} & \text { 8: PA0 } \\ & \text { 9: PA1 } \\ & \text { 10: PA2 } \\ & \text { 11: PC6 } \end{aligned}$ | $\begin{aligned} & \text { 12: PC7 } \\ & \text { 13: } \mathrm{PC} 8 \\ & \text { 14: } \mathrm{PC} 9 \\ & \text { 15: } \mathrm{PC} 10 \end{aligned}$ | 16: PC11 |  |  |  | Peripheral Reflex System PRS, channel 9. |
| PRS_CH10 | $\begin{aligned} & \text { 0: PC6 } \\ & \text { 1: PC7 } \\ & \text { 2: PC8 } \\ & \text { 3: PC9 } \end{aligned}$ | $\begin{aligned} & \text { 4: PC10 } \\ & \text { 5: PC11 } \end{aligned}$ |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 10. |
| PRS_CH11 | $\begin{aligned} & \text { 0: PC7 } \\ & \text { 1: PC8 } \\ & \text { 2: PC9 } \\ & \text { 3: PC10 } \end{aligned}$ | $\begin{aligned} & \text { 4: PC11 } \\ & \text { 5: PC6 } \end{aligned}$ |  |  |  |  |  |  | Peripheral Reflex System PRS, channel 11. |
| TIMO_CC0 | $\begin{aligned} & \text { 0: PA0 } \\ & \text { 1: PA1 } \\ & \text { 2: PA2 } \\ & \text { 3: PA3 } \end{aligned}$ | 4: PA4 <br> 5: PA5 <br> 6: PB11 | $\begin{aligned} & \text { 8: PB13 } \\ & \text { 11: PC6 } \end{aligned}$ | $\begin{aligned} & \text { 12: PC7 } \\ & \text { 13: } \mathrm{PC} 8 \\ & \text { 14: } \mathrm{PC} 9 \\ & \text { 15: } \mathrm{PC} 10 \end{aligned}$ | 16: PC11 | 21: PD13 <br> 22: PD14 <br> 23: PD15 | 24: PFO <br> 25: PF1 <br> 26: PF2 <br> 27: PF3 | 28: PF4 <br> 29: PF5 <br> 30: PF6 <br> 31: PF7 | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | $\begin{aligned} & \text { 0: PA1 } \\ & \text { 1: PA2 } \\ & \text { 2: PA3 } \\ & \text { 3: PA4 } \end{aligned}$ | 4: PA5 <br> 5: PB11 <br> 7: PB13 | $\begin{aligned} & \text { 10: PC6 } \\ & \text { 11: PC7 } \end{aligned}$ | $\begin{aligned} & \text { 12: PC8 } \\ & \text { 13: } \mathrm{PC} 9 \\ & \text { 14: } \mathrm{PC} 10 \\ & \text { 15: } \mathrm{PC} 11 \end{aligned}$ |  | $\begin{aligned} & \text { 20: PD13 } \\ & \text { 21: PD14 } \\ & \text { 22: PD15 } \\ & \text { 23: PF0 } \end{aligned}$ | 24: PF1 <br> 25: PF2 <br> 26: PF3 <br> 27: PF4 | 28: PF5 <br> 29: PF6 <br> 30: PF7 <br> 31: PAO | Timer 0 Capture Compare input / output channel 1. |
| TIMO_CC2 | $\begin{aligned} & \text { 0: PA2 } \\ & \text { 1: PA3 } \\ & \text { 2: PA4 } \\ & \text { 3: PA5 } \end{aligned}$ | $\begin{aligned} & \text { 4: PB11 } \\ & \text { 6: PB13 } \end{aligned}$ | $\begin{aligned} & \text { 9: PC6 } \\ & \text { 10: PC7 } \\ & \text { 11: PC8 } \end{aligned}$ | $\begin{aligned} & \text { 12: PC9 } \\ & \text { 13: PC10 } \\ & \text { 14: PC11 } \end{aligned}$ | 19: PD13 | $\begin{aligned} & \text { 20: PD14 } \\ & \text { 21: PD15 } \\ & \text { 22: PF0 } \\ & \text { 23: PF1 } \end{aligned}$ | 24: PF2 <br> 25: PF3 <br> 26: PF4 <br> 27: PF5 | 28: PF6 <br> 29: PF7 <br> 30: PA0 <br> 31: PA1 | Timer 0 Capture Compare input / output channel 2. |
| TIMO_CDTIO | $\begin{aligned} & \text { 0: PA3 } \\ & \text { 1: PA4 } \\ & \text { 2: PA5 } \\ & \text { 3: PB11 } \end{aligned}$ | 5: PB13 | $\begin{aligned} & \text { 8: PC6 } \\ & \text { 9: PC7 } \\ & \text { 10: PC8 } \\ & \text { 11: PC9 } \end{aligned}$ | $\begin{aligned} & \text { 12: PC10 } \\ & \text { 13: PC11 } \end{aligned}$ | 18: PD13 <br> 19: PD14 | 20: PD15 <br> 21: PFO <br> 22: PF1 <br> 23: PF2 | 24: PF3 <br> 25: PF4 <br> 26: PF5 <br> 27: PF6 | 28: PF7 <br> 29: PAO <br> 30: PA1 <br> 31: PA2 | Timer 0 Complimentary Dead Time Insertion channel 0. |
| TIM0_CDTI1 | $\begin{aligned} & \text { 0: PA4 } \\ & \text { 1: PA5 } \\ & \text { 2: PB11 } \end{aligned}$ | $\begin{aligned} & \text { 4: PB13 } \\ & \text { 7: PC6 } \end{aligned}$ | 8: PC7 <br> 9: PC8 <br> 10: PC9 <br> 11: PC10 | 12: PC11 | 17: PD13 <br> 18: PD14 <br> 19: PD15 | $\begin{aligned} & \text { 20: PF0 } \\ & \text { 21: PF1 } \\ & \text { 22: PF2 } \\ & \text { 23: PF3 } \end{aligned}$ | 24: PF4 <br> 25: PF5 <br> 26: PF6 <br> 27: PF7 | 28: PA0 <br> 29: PA1 <br> 30: PA2 <br> 31: PA3 | Timer 0 Complimentary Dead Time Insertion channel 1. |


| Alternate | LOCATION |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0-3 | 4-7 | 8-11 | 12-15 | 16-19 | 20-23 | 24-27 | 28-31 | Description |
| TIM0_CDTI2 | $\begin{aligned} & \text { 0: PA5 } \\ & \text { 1: PB11 } \\ & \text { 3: PB13 } \end{aligned}$ | $\begin{aligned} & \text { 6: PC6 } \\ & \text { 7: PC7 } \end{aligned}$ | 8: PC8 <br> 9: PC9 <br> 10: PC10 <br> 11: PC11 |  | $\begin{aligned} & \text { 16: PD13 } \\ & \text { 17: PD14 } \\ & \text { 18: PD15 } \\ & \text { 19: PF0 } \end{aligned}$ | $\begin{aligned} & \text { 20: PF1 } \\ & \text { 21: PF2 } \\ & \text { 22: PF3 } \\ & \text { 23: PF4 } \end{aligned}$ | 24: PF5 <br> 25: PF6 <br> 26: PF7 <br> 27: PAO | $\begin{aligned} & \text { 28: PA1 } \\ & \text { 29: PA2 } \\ & \text { 30: PA3 } \\ & 31: ~ P A 4 \end{aligned}$ | Timer 0 Complimentary Dead Time Insertion channel 2. |
| TIM1_CC0 | $\begin{aligned} & \text { 0: PA0 } \\ & \text { 1: PA1 } \\ & \text { 2: PA2 } \\ & \text { 3: PA3 } \end{aligned}$ | 4: PA4 <br> 5: PA5 <br> 6: PB11 | 8: PB13 <br> 11: PC6 | 12: PC7 <br> 13: PC8 <br> 14: PC9 <br> 15: PC10 | 16: PC11 | 21: PD13 <br> 22: PD14 <br> 23: PD15 | 24: PFO <br> 25: PF1 <br> 26: PF2 <br> 27: PF3 | $\begin{aligned} & \text { 28: PF4 } \\ & \text { 29: PF5 } \\ & \text { 30: PF6 } \\ & \text { 31: PF7 } \end{aligned}$ | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 | $\begin{aligned} & \text { 0: PA1 } \\ & \text { 1: PA2 } \\ & \text { 2: PA3 } \\ & \text { 3: PA4 } \end{aligned}$ | 4: PA5 <br> 5: PB11 <br> 7: PB13 | 10: PC6 <br> 11: PC7 | 12: PC8 <br> 13: PC9 <br> 14: PC10 <br> 15: PC11 |  | 20: PD13 <br> 21: PD14 <br> 22: PD15 <br> 23: PF0 | 24: PF1 <br> 25: PF2 <br> 26: PF3 <br> 27: PF4 | $\begin{aligned} & \text { 28: PF5 } \\ & \text { 29: PF6 } \\ & \text { 30: PF7 } \\ & \text { 31: PA0 } \end{aligned}$ | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 | $\begin{aligned} & \text { 0: PA2 } \\ & \text { 1: PA3 } \\ & \text { 2: PA4 } \\ & \text { 3: PA5 } \end{aligned}$ | 4: PB11 <br> 6: PB13 | $\begin{aligned} & \text { 9: PC6 } \\ & \text { 10: PC7 } \\ & \text { 11: PC8 } \end{aligned}$ | 12: PC9 <br> 13: PC10 <br> 14: PC11 | 19: PD13 | 20: PD14 <br> 21: PD15 <br> 22: PFO <br> 23: PF1 | 24: PF2 <br> 25: PF3 <br> 26: PF4 <br> 27: PF5 | $\begin{aligned} & \text { 28: PF6 } \\ & \text { 29: PF7 } \\ & \text { 30: PA0 } \\ & \text { 31: PA1 } \end{aligned}$ | Timer 1 Capture Compare input / output channel 2. |
| TIM1_CC3 | $\begin{aligned} & \text { 0: PA3 } \\ & \text { 1: PA4 } \\ & \text { 2: PA5 } \\ & \text { 3: PB11 } \end{aligned}$ | 5: PB13 | 8: PC6 <br> 9: PC7 <br> 10: PC8 <br> 11: PC9 | $\begin{aligned} & \text { 12: PC10 } \\ & \text { 13: PC11 } \end{aligned}$ | $\begin{aligned} & \text { 18: PD13 } \\ & \text { 19: PD14 } \end{aligned}$ | 20: PD15 <br> 21: PFO <br> 22: PF1 <br> 23: PF2 | 24: PF3 <br> 25: PF4 <br> 26: PF5 <br> 27: PF6 | $\begin{aligned} & \text { 28: PF7 } \\ & \text { 29: PA0 } \\ & \text { 30: PA1 } \\ & 31: ~ P A 2 ~ \end{aligned}$ | Timer 1 Capture Compare input / output channel 3. |
| USO_CLK | $\begin{aligned} & \text { 0: PA2 } \\ & \text { 1: PA3 } \\ & \text { 2: PA4 } \\ & \text { 3: PA5 } \end{aligned}$ | $\begin{aligned} & \text { 4: PB11 } \\ & \text { 6: PB13 } \end{aligned}$ | $\begin{aligned} & \text { 9: PC6 } \\ & \text { 10: PC7 } \\ & \text { 11: PC8 } \end{aligned}$ | 12: PC9 <br> 13: PC10 <br> 14: PC11 | 19: PD13 | 20: PD14 <br> 21: PD15 <br> 22: PFO <br> 23: PF1 | 24: PF2 <br> 25: PF3 <br> 26: PF4 <br> 27: PF5 | $\begin{aligned} & \text { 28: PF6 } \\ & \text { 29: PF7 } \\ & \text { 30: PA0 } \\ & \text { 31: PA1 } \end{aligned}$ | USARTO clock input / output. |
| USO_CS | $\begin{aligned} & \text { 0: PA3 } \\ & \text { 1: PA4 } \\ & \text { 2: PA5 } \\ & \text { 3: PB11 } \end{aligned}$ | 5: PB13 | 8: PC6 <br> 9: PC7 <br> 10: PC8 <br> 11: PC9 | $\begin{aligned} & \text { 12: PC10 } \\ & \text { 13: PC11 } \end{aligned}$ | $\begin{aligned} & \text { 18: PD13 } \\ & \text { 19: PD14 } \end{aligned}$ | 20: PD15 <br> 21: PFO <br> 22: PF1 <br> 23: PF2 | 24: PF3 <br> 25: PF4 <br> 26: PF5 <br> 27: PF6 | $\begin{aligned} & \text { 28: PF7 } \\ & \text { 29: PA0 } \\ & \text { 30: PA1 } \\ & \text { 31: PA2 } \end{aligned}$ | USARTO chip select input / output. |
| USO_CTS | $\begin{aligned} & \text { 0: PA4 } \\ & \text { 1: PA5 } \\ & \text { 2: PB11 } \end{aligned}$ | $\begin{aligned} & \text { 4: PB13 } \\ & \text { 7: PC6 } \end{aligned}$ | 8: PC7 <br> 9: PC8 <br> 10: PC9 <br> 11: PC10 | 12: PC11 | $\begin{aligned} & \text { 17: PD13 } \\ & \text { 18: PD14 } \\ & \text { 19: PD15 } \end{aligned}$ | $\begin{aligned} & \text { 20: PF0 } \\ & \text { 21: PF1 } \\ & \text { 22: PF2 } \\ & \text { 23: PF3 } \end{aligned}$ | 24: PF4 <br> 25: PF5 <br> 26: PF6 <br> 27: PF7 | $\begin{aligned} & \text { 28: PA0 } \\ & \text { 29: PA1 } \\ & \text { 30: PA2 } \\ & 31: \text { PA3 } \end{aligned}$ | USARTO Clear To Send hardware flow control input. |
| US0_RTS | $\begin{aligned} & \text { 0: PA5 } \\ & \text { 1: PB11 } \\ & \text { 3: PB13 } \end{aligned}$ | $\begin{aligned} & \text { 6: PC6 } \\ & \text { 7: PC7 } \end{aligned}$ | 8: PC8 <br> 9: PC9 <br> 10: PC10 <br> 11: PC11 |  | 16: PD13 <br> 17: PD14 <br> 18: PD15 <br> 19: PFO | $\begin{aligned} & \text { 20: PF1 } \\ & \text { 21: PF2 } \\ & \text { 22: PF3 } \\ & \text { 23: PF4 } \end{aligned}$ | 24: PF5 <br> 25: PF6 <br> 26: PF7 <br> 27: PA0 | $\begin{aligned} & \text { 28: PA1 } \\ & \text { 29: PA2 } \\ & \text { 30: PA3 } \\ & \text { 31: PA4 } \end{aligned}$ | USARTO Request To Send hardware flow control output. |


| Alternate | LOCATION |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0-3 | 4-7 | 8-11 | 12-15 | 16-19 | 20-23 | 24-27 | 28-31 | Description |
| USO_RX | $\begin{aligned} & \text { 0: PA1 } \\ & \text { 1: PA2 } \\ & \text { 2: PA3 } \\ & \text { 3: PA4 } \end{aligned}$ | 4: PA5 <br> 5: PB11 <br> 7: PB13 | $\begin{aligned} & \text { 10: PC6 } \\ & \text { 11: PC7 } \end{aligned}$ | 12: PC8 <br> 13: PC9 <br> 14: PC10 <br> 15: PC11 |  | 20: PD13 <br> 21: PD14 <br> 22: PD15 <br> 23: PF0 | 24: PF1 <br> 25: PF2 <br> 26: PF3 <br> 27: PF4 | $\begin{aligned} & \text { 28: PF5 } \\ & \text { 29: PF6 } \\ & \text { 30: PF7 } \\ & \text { 31: PA0 } \end{aligned}$ | USARTO Asynchronous Receive. <br> USARTO Synchronous mode Master Input / Slave Output (MISO). |
| USO_TX | $\begin{aligned} & \text { 0: PA0 } \\ & \text { 1: PA1 } \\ & \text { 2: PA2 } \\ & \text { 3: PA3 } \end{aligned}$ | 4: PA4 <br> 5: PA5 <br> 6: PB11 | $\begin{aligned} & \text { 8: PB13 } \\ & \text { 11: PC6 } \end{aligned}$ | 12: PC7 <br> 13: PC8 <br> 14: PC9 <br> 15: PC10 | 16: PC11 | 21: PD13 <br> 22: PD14 <br> 23: PD15 | 24: PFO <br> 25: PF1 <br> 26: PF2 <br> 27: PF3 | $\begin{aligned} & \text { 28: PF4 } \\ & \text { 29: PF5 } \\ & \text { 30: PF6 } \\ & \text { 31: PF7 } \end{aligned}$ | USARTO Asynchronous Transmit. Also used as receive input in half duplex communication. <br> USARTO Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK | $\begin{aligned} & \text { 0: PA2 } \\ & \text { 1: PA3 } \\ & \text { 2: PA4 } \\ & \text { 3: PA5 } \end{aligned}$ | $\begin{aligned} & \text { 4: PB11 } \\ & \text { 6: PB13 } \end{aligned}$ | $\begin{aligned} & \text { 9: PC6 } \\ & \text { 10: PC7 } \\ & \text { 11: PC8 } \end{aligned}$ | 12: PC9 <br> 13: PC10 <br> 14: PC11 | 19: PD13 | $\begin{aligned} & \text { 20: PD14 } \\ & \text { 21: PD15 } \\ & \text { 22: PF0 } \\ & \text { 23: PF1 } \end{aligned}$ | 24: PF2 <br> 25: PF3 <br> 26: PF4 <br> 27: PF5 | $\begin{aligned} & \text { 28: PF6 } \\ & \text { 29: PF7 } \\ & \text { 30: PA0 } \\ & \text { 31: PA1 } \end{aligned}$ | USART1 clock input / output. |
| US1_CS | $\begin{aligned} & \text { 0: PA3 } \\ & \text { 1: PA4 } \\ & \text { 2: PA5 } \\ & \text { 3: PB11 } \end{aligned}$ | 5: PB13 | $\begin{aligned} & \text { 8: PC6 } \\ & \text { 9: PC7 } \\ & \text { 10: PC8 } \\ & \text { 11: PC9 } \end{aligned}$ | 12: PC10 <br> 13: PC11 | 18: PD13 19: PD14 | $\begin{aligned} & \text { 20: PD15 } \\ & \text { 21: PF0 } \\ & \text { 22: PF1 } \\ & \text { 23: PF2 } \end{aligned}$ | 24: PF3 <br> 25: PF4 <br> 26: PF5 <br> 27: PF6 | $\begin{aligned} & \text { 28: PF7 } \\ & \text { 29: PA0 } \\ & \text { 30: PA1 } \\ & 31: \text { PA2 } \end{aligned}$ | USART1 chip select input / output. |
| US1_CTS | $\begin{aligned} & \text { 0: PA4 } \\ & \text { 1: PA5 } \\ & \text { 2: PB11 } \end{aligned}$ | $\begin{aligned} & \text { 4: PB13 } \\ & \text { 7: PC6 } \end{aligned}$ | 8: PC7 <br> 9: PC8 <br> 10: PC9 <br> 11: PC10 | 12: PC11 | 17: PD13 <br> 18: PD14 <br> 19: PD15 | $\begin{aligned} & \text { 20: PF0 } \\ & \text { 21: PF1 } \\ & \text { 22: PF2 } \\ & \text { 23: PF3 } \end{aligned}$ | 24: PF4 <br> 25: PF5 <br> 26: PF6 <br> 27: PF7 | $\begin{aligned} & \text { 28: PA0 } \\ & \text { 29: PA1 } \\ & \text { 30: PA2 } \\ & \text { 31: PA3 } \end{aligned}$ | USART1 Clear To <br> Send hardware flow control input. |
| US1_RTS | 0: PA5 <br> 1: PB11 <br> 3: PB13 | $\begin{aligned} & \text { 6: PC6 } \\ & \text { 7: PC7 } \end{aligned}$ | 8: PC8 <br> 9: PC9 <br> 10: PC10 <br> 11: PC11 |  | 16: PD13 <br> 17: PD14 <br> 18: PD15 <br> 19: PF0 | $\begin{aligned} & \text { 20: PF1 } \\ & \text { 21: PF2 } \\ & \text { 22: PF3 } \\ & \text { 23: PF4 } \end{aligned}$ | 24: PF5 <br> 25: PF6 <br> 26: PF7 <br> 27: PAO | $\begin{aligned} & \text { 28: PA1 } \\ & \text { 29: PA2 } \\ & \text { 30: PA3 } \\ & \text { 31: PA4 } \end{aligned}$ | USART1 Request <br> To Send hardware flow control output. |
| US1_RX | $\begin{aligned} & \text { 0: PA1 } \\ & \text { 1: PA2 } \\ & \text { 2: PA3 } \\ & \text { 3: PA4 } \end{aligned}$ | 4: PA5 <br> 5: PB11 <br> 7: PB13 | $\begin{aligned} & \text { 10: PC6 } \\ & \text { 11: PC7 } \end{aligned}$ | 12: PC8 <br> 13: PC9 <br> 14: PC10 <br> 15: PC11 |  | $\begin{aligned} & \text { 20: PD13 } \\ & \text { 21: PD14 } \\ & \text { 22: PD15 } \\ & \text { 23: PF0 } \end{aligned}$ | 24: PF1 <br> 25: PF2 <br> 26: PF3 <br> 27: PF4 | $\begin{aligned} & \text { 28: PF5 } \\ & \text { 29: PF6 } \\ & \text { 30: PF7 } \\ & \text { 31: PA0 } \end{aligned}$ | USART1 Asynchronous Receive. <br> USART1 Synchronous mode Master Input / Slave Output (MISO). |


| Alternate | LOCATION |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0-3 | 4-7 | 8-11 | 12-15 | 16-19 | 20-23 | 24-27 | 28-31 | Description |
| US1_TX | $\begin{aligned} & \text { 0: PA0 } \\ & \text { 1: PA1 } \\ & \text { 2: PA2 } \\ & \text { 3: PA3 } \end{aligned}$ | 4: PA4 <br> 5: PA5 <br> 6: PB11 | 8: PB13 <br> 11: PC6 | 12: PC7 <br> 13: PC8 <br> 14: PC9 <br> 15: PC10 | 16: PC11 | 21: PD13 <br> 22: PD14 <br> 23: PD15 | 24: PFO <br> 25: PF1 <br> 26: PF2 <br> 27: PF3 | $\begin{aligned} & \text { 28: PF4 } \\ & \text { 29: PF5 } \\ & \text { 30: PF6 } \\ & \text { 31: PF7 } \end{aligned}$ | USART1 Asynchronous Transmit. Also used as receive input in half duplex communication. <br> USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK |  |  |  | 12: PFO <br> 13: PF1 <br> 14: PF3 <br> 15: PF4 | 16: PF5 <br> 17: PF6 <br> 18: PF7 |  |  | 30: PA5 | USART2 clock input / output. |
| US2_CS |  |  | 11: PF0 | 12: PF1 <br> 13: PF3 <br> 14: PF4 <br> 15: PF5 | 16: PF6 <br> 17: PF7 |  |  | 29: PA5 | USART2 chip select input / output. |
| US2_CTS |  |  | 10: PF0 <br> 11: PF1 | 12: PF3 <br> 13: PF4 <br> 14: PF5 <br> 15: PF6 | 16: PF7 |  |  | 28: PA5 | USART2 Clear To Send hardware flow control input. |
| US2_RTS |  |  | $\begin{aligned} & \text { 9: PF0 } \\ & \text { 10: PF1 } \\ & \text { 11: PF3 } \end{aligned}$ | 12: PF4 <br> 13: PF5 <br> 14: PF6 <br> 15: PF7 |  |  | 27: PA5 |  | USART2 Request To Send hardware flow control output. |
| US2_RX |  |  |  | 13: PF0 <br> 14: PF1 <br> 15: PF3 | 16: PF4 <br> 17: PF5 <br> 18: PF6 <br> 19: PF7 |  |  | 31: PA5 | USART2 Asynchronous Receive. <br> USART2 Synchronous mode Master Input / Slave Output (MISO). |
| US2_TX | 0: PA5 |  |  | 14: PFO <br> 15: PF1 | 16: PF3 <br> 17: PF4 <br> 18: PF5 <br> 19: PF6 | 20: PF7 |  |  | USART2 Asynchronous Transmit. Also used as receive input in half duplex communication. <br> USART2 Synchronous mode Master Output / Slave Input (MOSI). |
| VDAC0_EXT | 0: PA1 |  |  |  |  |  |  |  | Digital to analog converter VDAC0 external reference input pin. |


| Alternate | LOCATION |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Functionality | 0-3 | 4-7 | 8-11 | 12-15 | 16-19 | 20-23 | 24-27 | 28-31 | Description |
| VDACO_OUTO / OPAO_OUT | $0:$ PA3 |  |  |  |  |  |  |  | Digital to Analog Converter DAC0 output channel number 0 . |
| VDACO OUTOAL T / OPAO_OUTALT | 0: PA5 <br> 1: PD13 <br> 2: PD15 |  |  |  |  |  |  |  | Digital to Analog Converter DAC0 alternative output for channel 0. |
| VDACO_OUT1/ OPA1_OUT | 0: PD14 |  |  |  |  |  |  |  | Digital to Analog Converter DAC0 output channel number 1. |
| VDAC0_OUT1AL T / OPA1_OUTALT | $\begin{aligned} & \text { 1: PA2 } \\ & \text { 2: PA4 } \end{aligned}$ |  |  |  |  |  |  |  | Digital to Analog Converter DAC0 alternative output for channel 1. |
| WTIMO_CC0 | $\begin{aligned} & \text { 0: PA0 } \\ & \text { 1: PA1 } \\ & \text { 2: PA2 } \\ & \text { 3: PA3 } \end{aligned}$ | 4: PA4 <br> 5: PA5 |  | 15: PB11 | 17: PB13 |  | $\begin{aligned} & \text { 26: PC6 } \\ & \text { 27: PC7 } \end{aligned}$ | 28: PC8 <br> 29: PC9 <br> 30: PC10 <br> 31: PC11 | Wide timer 0 Capture Compare input / output channel 0. |
| WTIM0_CC1 | $\begin{aligned} & \text { 0: PA2 } \\ & \text { 1: PA3 } \\ & \text { 2: PA4 } \\ & \text { 3: PA5 } \end{aligned}$ |  |  | 13: PB11 <br> 15: PB13 |  |  | $\begin{aligned} & \text { 24: PC6 } \\ & \text { 25: PC7 } \\ & \text { 26: PC8 } \\ & \text { 27: PC9 } \end{aligned}$ | 28: PC10 <br> 29: PC11 | Wide timer 0 Capture Compare input / output channel 1. |
| WTIM0_CC2 | $\begin{aligned} & \text { 0: PA4 } \\ & \text { 1: PA5 } \end{aligned}$ |  | 11: PB11 | 13: PB13 |  | 22: PC6 <br> 23: PC7 | 24: PC8 <br> 25: PC9 <br> 26: PC10 <br> 27: PC11 |  | Wide timer 0 Capture Compare input / output channel 2. |
| WTIMO_CDTIO |  | 7: PB11 | 9: PB13 |  | $\begin{aligned} & \text { 18: PC6 } \\ & \text { 19: PC7 } \end{aligned}$ | 20: PC8 <br> 21: PC9 <br> 22: PC10 <br> 23: PC11 |  | 29: PD13 <br> 30: PD14 <br> 31: PD15 | Wide timer 0 Complimentary Dead Time Insertion channel 0. |
| WTIM0_CDTI1 |  | $\begin{aligned} & \text { 5: PB11 } \\ & \text { 7: PB13 } \end{aligned}$ |  |  | 16: PC6 <br> 17: PC7 <br> 18: PC8 <br> 19: PC9 | 20: PC10 <br> 21: PC11 | 27: PD13 | 28: PD14 <br> 29: PD15 <br> 30: PFO <br> 31: PF1 | Wide timer 0 Complimentary Dead Time Insertion channel 1. |
| WTIMO_CDTI2 | 3: PB11 | 5: PB13 |  | 14: PC6 <br> 15: PC7 | 16: PC8 <br> 17: PC9 <br> 18: PC10 <br> 19: PC11 |  | 25: PD13 <br> 26: PD14 <br> 27: PD15 | $\begin{aligned} & \text { 28: PF0 } \\ & \text { 29: PF1 } \\ & \text { 30: PF2 } \\ & \text { 31: PF3 } \end{aligned}$ | Wide timer 0 Complimentary Dead Time Insertion channel 2. |

### 8.4 Analog Port (APORT) Client Maps

The Analog Port (APORT) is an infrastructure used to connect chip pins with on-chip analog clients such as analog comparators, ADCs, DACs, etc. The APORT consists of a set of shared buses, switches, and control logic needed to configurably implement the signal routing. Figure 8.2 APORT Connection Diagram on page 83 shows the APORT routing for this device family (note that available features may vary by part number). A complete description of APORT functionality can be found in the Reference Manual.


Figure 8.2. APORT Connection Diagram
Client maps for each analog circuit using the APORT are shown in the following tables. The maps are organized by bus, and show the peripheral's port connection, the shared bus, and the connection from specific bus channel numbers to GPIO pins.

In general, enumerations for the pin selection field in an analog peripheral's register can be determined by finding the desired pin connection in the table and then combining the value in the Port column (APORT $\qquad$ ), and the channel identifier ( CH
). For example, if pin PF7 is available on port APORT2X as CH 23 , the register field enumeration to connect to PF7 would be APORT2XCH23. The shared bus used by this connection is indicated in the Bus column.

Table 8.4. ACMPO Bus and Pin Mapping

| ث | $\stackrel{\infty}{\infty}$ | $\frac{5}{\frac{9}{O}}$ | $\begin{aligned} & \text { 은 } \\ & \frac{\mathrm{T}}{\mathrm{O}} \end{aligned}$ | $\begin{aligned} & \mathrm{Q} \\ & \frac{\mathrm{I}}{\mathrm{O}} \end{aligned}$ | $\begin{aligned} & \infty \\ & \stackrel{\sim}{\mathbf{I}} \\ & \hline \end{aligned}$ | $\frac{\mathrm{N}}{\frac{\mathrm{~N}}{0}}$ | $\begin{aligned} & 0 \\ & \frac{1}{1} \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline 18 \\ \mathbf{Y} \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{N} \\ & \mathbf{I} \\ & \hline \end{aligned}$ | $\frac{\mathbb{R}}{\mathbf{Y}}$ | $\frac{\mathrm{N}}{\mathbf{N}}$ | $\frac{\bar{N}}{\mathbf{N}}$ | $\begin{aligned} & \text { N } \\ & \frac{1}{0} \end{aligned}$ | $\frac{\text { 을 }}{\text { 풍 }}$ | $\frac{\infty}{\bar{T}}$ | $\begin{aligned} & \text { 공 } \\ & \frac{1}{2} \end{aligned}$ | $\begin{aligned} & \text { © } \\ & \frac{1}{O} \end{aligned}$ | $\begin{aligned} & \text { 뇨 } \\ & \frac{1}{O} \end{aligned}$ | $\frac{\mathrm{Z}}{\mathbf{I}}$ | $\begin{aligned} & \text { M } \\ & \frac{1}{\mathrm{~T}} \end{aligned}$ | $\frac{\mathrm{N}}{\mathrm{I}}$ | $\frac{\Gamma}{\mathbf{}}$ | $\begin{aligned} & \text { 은 } \\ & \hline \frac{1}{3} \end{aligned}$ | 옹 | $\left\lvert\, \begin{aligned} & \infty \\ & \frac{\infty}{1} \end{aligned}\right.$ | $\frac{\text { N }}{\mathbf{1}}$ | $\left\lvert\, \begin{aligned} & \circ \\ & \hline \frac{1}{O} \end{aligned}\right.$ | 咫 | $\left\lvert\, \frac{\mathrm{I}}{\mathrm{O}}\right.$ | $\frac{\mathbf{m}}{\frac{1}{0}}$ | $\frac{\mathrm{N}}{\mathbf{O}}$ | 퐁 | 운 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \underset{\sim}{x} \\ & \underset{\sim}{6} \\ & \underset{\sim}{2} \end{aligned}$ |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \circ \\ & \stackrel{\circ}{\mathrm{L}} \end{aligned}$ |  | $\underset{\mathrm{L}}{\mathrm{~J}}$ |  | $\stackrel{\text { N }}{\underline{\mathrm{L}}}$ |  | 음 |  |  |  |  |  | O |  | $\begin{aligned} & \infty \\ & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{O} \\ & \hline \mathrm{~L} \end{aligned}$ |  |  |  |  |  |  |
| $\begin{aligned} & \underset{\rightharpoonup}{\gtrless} \\ & \underset{\sim}{r} \\ & 0 \\ & \underset{\alpha}{n} \end{aligned}$ | $\begin{aligned} & \underset{\tau}{\gtrless} \\ & \underset{\sim}{\infty} \end{aligned}$ |  |  |  |  |  |  |  |  | $\stackrel{\text { 슨 }}{2}$ |  | 造 |  | $\stackrel{\stackrel{m}{1}}{2}$ |  | $\overline{\stackrel{\rightharpoonup}{\mathrm{L}}}$ |  |  |  |  |  | $\overline{\mathrm{N}}$ |  | O |  | $\hat{O}$ |  |  |  |  |  |  |  |
| $\begin{aligned} & \underset{\sim}{\underset{N}{N}} \\ & \underset{\sim}{\alpha} \\ & \underset{O}{2} \end{aligned}$ | $\begin{aligned} & \times \\ & \infty \\ & 0 \\ & \underset{\sim}{\infty} \end{aligned}$ |  |  |  |  |  |  |  |  | $\stackrel{\text { 님 }}{ }$ |  | $\begin{aligned} & \text { ! ! } \\ & \mathbf{Q} \end{aligned}$ |  | $\stackrel{\stackrel{m}{1}}{\square}$ |  | $\overline{\stackrel{\rightharpoonup}{a}}$ |  |  |  |  |  | $\begin{aligned} & \bar{U} \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 9 \\ & 0 \\ & 0 \end{aligned}$ |  | $\hat{O}$ |  |  |  |  |  |  |  |
|  | $\begin{aligned} & 2 \\ & \text { in } \\ & \text { N } \\ & \text { in } \end{aligned}$ |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { e } \\ & \stackrel{1}{\mathrm{a}} \end{aligned}$ |  | $\frac{ \pm}{\mathrm{L}}$ |  | 츰 |  | $\frac{\stackrel{1}{1}}{2}$ |  |  |  |  |  | $\begin{aligned} & \mathrm{O} \\ & \hline \mathrm{Q} \end{aligned}$ |  | $\begin{aligned} & \infty \\ & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |
| $\begin{aligned} & \underset{\sim}{x} \\ & \stackrel{y}{r} \\ & \underset{y}{0} \\ & \underset{\alpha}{2} \end{aligned}$ | $\begin{aligned} & x \\ & 0 \\ & 0 \\ & \underset{\sim}{0} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\underset{\square}{ \pm}$ |  | $\underset{\sim}{\mathbb{Z}}$ |  | $\frac{9}{1}$ |  | $\stackrel{\rightharpoonup}{\mathrm{a}}$ |  |  |  |  |  |  |
|  | $\begin{aligned} & 7 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  | $\frac{\mathrm{m}}{\mathrm{a}}$ |  | $\stackrel{\stackrel{\rightharpoonup}{\mathrm{m}}}{\mathrm{Q}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | $\stackrel{4}{\square}$ |  | $\underset{\sim}{\mathbb{M}}$ |  | $\underset{\Omega}{\Sigma}$ |  | $\frac{\mathrm{n}}{\mathrm{a}}$ |  | $\frac{m}{\square}$ |  |  |  |  |  |
| $\begin{aligned} & \underset{r}{x} \\ & \stackrel{r}{r} \\ & \underset{\sim}{0} \\ & \underset{\alpha}{\alpha} \end{aligned}$ | $\begin{aligned} & x \\ & 0 \\ & \text { en } \\ & \underset{\sim}{n} \end{aligned}$ |  |  | $\frac{\mathrm{m}}{\mathrm{~m}}$ |  | $\stackrel{\stackrel{\rightharpoonup}{\mathrm{m}}}{\mathrm{Q}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | $\frac{1}{2}$ |  | $\stackrel{m}{\alpha}$ |  | $\bar{\Sigma}$ |  | $\frac{\mathrm{L}}{\mathrm{a}}$ |  | $\stackrel{m}{\square}$ |  |  |  |  |  |
|  | $\begin{aligned} & \lambda \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\underset{\square}{ \pm}$ |  | $\underset{\sim}{\mathbb{Z}}$ |  | $\stackrel{9}{\mathrm{a}}$ |  | $\stackrel{t}{\underset{\alpha}{n}}$ |  |  |  |  |  |  |

Table 8.5. ACMP1 Bus and Pin Mapping

| 亡 | $\mid \stackrel{\infty}{\infty}$ | $\frac{\overline{\mathrm{m}}}{\mathbf{T}}$ | $\begin{aligned} & \text { O} \\ & \hline \mathbf{T} \\ & \hline \mathbf{O} \end{aligned}$ | $\begin{aligned} & \text { i } \\ & \frac{\mathrm{I}}{\circ} \end{aligned}$ | $\begin{array}{\|c} \stackrel{\infty}{\mathrm{N}} \\ \hline \mathbf{0} \end{array}$ | $\frac{\mathrm{N}}{\mathrm{~N}}$ | $\begin{aligned} & 0 \\ & \frac{1}{\top} \\ & \hline 1 \end{aligned}$ | $\left\lvert\, \begin{aligned} & \text { In } \\ & \frac{1}{0} \end{aligned}\right.$ | $\frac{\mathrm{N}}{\mathbf{N}}$ | $\frac{\mathbb{N}}{\frac{1}{0}}$ | $\frac{\mathrm{N}}{\mathrm{~N}}$ | $\frac{\bar{N}}{\mathbf{N}}$ | $\begin{array}{\|l} \hline \text { N } \\ \hline \mathbf{1} \end{array}$ | $\frac{\text { 인 }}{\frac{1}{O}}$ | $\begin{array}{\|c} \frac{\infty}{\frac{1}{0}} \end{array}$ | $\frac{\mathrm{N}}{\frac{1}{0}}$ | $\begin{aligned} & \circ \\ & \hline \frac{1}{\mathbf{T}} \end{aligned}$ | $\left\|\begin{array}{l} \text { ᄂ0 } \\ \frac{1}{0} \end{array}\right\|$ | $\frac{\dot{Z}}{\frac{1}{O}}$ | $\frac{\mathrm{m}}{\frac{1}{0}}$ | $\frac{\mathrm{N}}{\mathbf{T}}$ | $\frac{\text { 동 }}{}$ | $\frac{\text { 을 }}{\frac{1}{O}}$ | $\frac{\text { 웅 }}{}$ | $\left\|\begin{array}{\|c\|} \infty \\ \frac{1}{1} \end{array}\right\|$ | 송 | $\left\lvert\, \begin{aligned} & \circ \\ & \hline \frac{1}{0} \end{aligned}\right.$ | 농 | $\left\|\frac{\Psi}{\Psi}\right\|$ | $\frac{\mathrm{m}}{\frac{1}{O}}$ | $\frac{\mathrm{N}}{\mathbf{N}}$ | 둥 | 웅 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & x \\ & \underset{r}{r} \\ & \stackrel{r}{r} \\ & \underset{O}{\alpha} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { e } \\ & \stackrel{1}{\mathrm{a}} \end{aligned}$ |  | $\stackrel{\text { I }}{\text { a }}$ |  | $\underset{\stackrel{N}{\mathrm{a}}}{N}$ |  | 음 |  |  |  |  |  | O |  | $\begin{aligned} & \infty \\ & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |
| $\begin{aligned} & \underset{\rightharpoonup}{\gtrless} \\ & \stackrel{r}{r} \\ & \underset{O}{0} \\ & \frac{1}{4} \end{aligned}$ |  |  |  |  |  |  |  |  |  | $\frac{\stackrel{\rightharpoonup}{4}}{\square}$ |  | $\frac{\stackrel{1}{1}}{\square}$ |  | $\stackrel{\stackrel{N}{\mathrm{~L}}}{2}$ |  | $\overline{\stackrel{\rightharpoonup}{n}}$ |  |  |  |  |  | $\underset{N}{N}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ |  | No |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \times \\ & \underset{\sim}{\infty} \\ & \underset{\sim}{\infty} \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  | $\frac{\stackrel{\rightharpoonup}{\mathrm{L}}}{\mathrm{a}}$ |  | $\stackrel{\leftrightarrow}{2}$ |  | $\stackrel{\stackrel{N}{⿺}}{\underline{1}}$ |  | $\overline{\stackrel{\rightharpoonup}{n}}$ |  |  |  |  |  | $\stackrel{\rightharpoonup}{\mathrm{N}}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ |  | N |  |  |  |  |  |  |  |
| $\begin{aligned} & \underset{\rightharpoonup}{\lambda} \\ & \stackrel{\rightharpoonup}{r} \\ & \underset{\sim}{0} \\ & \underset{\alpha}{n} \end{aligned}$ | $\begin{aligned} & \underset{\infty}{c} \\ & \text { N } \\ & \underset{\sim}{2} \end{aligned}$ |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { e } \\ & \stackrel{\text { L }}{2} \end{aligned}$ |  | $\frac{\underset{\sim}{\mathrm{L}}}{}$ |  | $\underset{\sim}{\mathrm{N}}$ |  | 음 |  |  |  |  |  | O |  | $\begin{aligned} & \infty \\ & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |
| $\begin{aligned} & \times \times \\ & \underset{r}{r} \\ & \underset{\sim}{\alpha} \\ & 0 \\ & \underset{\alpha}{n} \end{aligned}$ | $\begin{aligned} & \times \\ & \underset{U}{C} \\ & \underset{\sim}{0} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\frac{ \pm}{4}$ |  | $\underset{\alpha}{\text { IN}}$ |  | $\stackrel{9}{\square}$ |  | $\stackrel{\rightharpoonup}{\dot{Q}}$ |  |  |  |  |  |  |
| $\begin{aligned} & \underset{m}{\lambda} \\ & \stackrel{y}{n} \\ & \underset{\sim}{0} \\ & \underset{\alpha}{n} \end{aligned}$ | $\begin{aligned} & \grave{~} \\ & 0 \\ & \mathscr{D} \\ & \underset{\sim}{2} \end{aligned}$ |  |  | $\frac{m}{\mathrm{~m}}$ |  | $\stackrel{\stackrel{\rightharpoonup}{\mathrm{m}}}{\mathrm{~L}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | $\frac{1}{\square}$ |  | $\underset{\sim}{\underset{\alpha}{2}}$ |  | $\underset{\boxed{\pi}}{\square}$ |  | $\stackrel{6}{\square}$ |  | $\stackrel{m}{\square}$ |  |  |  |  |  |
| $\begin{aligned} & \times \underset{r}{x} \\ & \underset{r}{\alpha} \\ & \underset{\sim}{0} \\ & \underset{\alpha}{2} \end{aligned}$ | $\begin{aligned} & \times \\ & \stackrel{x}{0} \\ & \underset{\sim}{2} \end{aligned}$ |  |  | $\frac{m}{\mathrm{~m}}$ |  | $\stackrel{\Gamma}{\mathrm{m}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | $\frac{1}{2}$ |  | $\stackrel{M}{\boxed{\alpha}}$ |  | $\bar{\pi}$ |  | $\stackrel{6}{\square}$ |  | $\stackrel{m}{\square}$ |  |  |  |  |  |
|  | $\begin{aligned} & \stackrel{\rightharpoonup}{c} \\ & \text { N } \\ & \underset{\sim}{2} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\underset{i}{4}$ |  |  |  | $\stackrel{9}{\mathrm{a}}$ |  | $\stackrel{\rightharpoonup}{\mathrm{a}}$ |  |  |  |  |  |  |

Table 8．6．ADCO Bus and Pin Mapping

| $\stackrel{\text { t }}{0}$ | $\stackrel{0}{0}$ | $\left\|\begin{array}{l} \bar{m} \\ \frac{1}{0} \end{array}\right\|$ | 응 | $\left\lvert\, \begin{aligned} & \frac{2}{3} \\ & \hline \end{aligned}\right.$ | $\left\|\begin{array}{c} \stackrel{\infty}{\top} \\ \mathbf{T} \end{array}\right\|$ | $\mid$ | $\stackrel{\circ}{\text { I }}$ | $\left\|\begin{array}{c} \text { n } \\ \frac{1}{0} \end{array}\right\|$ |  | $\left\|\begin{array}{c} \mathbb{N} \\ \mathbf{N} \end{array}\right\|$ | $\left\lvert\, \frac{\mathbb{N}}{\mathbf{J}}\right.$ | $\left\|\begin{array}{c} \bar{N} \\ \mathbf{N} \end{array}\right\|$ | $\left\lvert\, \begin{gathered} \text { Ti } \\ \mathbf{1} \end{gathered}\right.$ | $\left\|\frac{\circ}{\frac{0}{3}}\right\|$ | $\stackrel{\infty}{\underset{J}{\top}} \mid$ | $\left\lvert\, \begin{gathered} \frac{1}{5} \\ \frac{1}{0} \end{gathered}\right.$ | $\left\|\frac{0}{\frac{1}{3}}\right\|$ | $\left\|\frac{\text { n }}{\frac{1}{0}}\right\|$ | $\left\|\frac{\mathrm{t}}{\frac{\pi}{3}}\right\|$ | $\left\|\frac{m}{\frac{m}{j}}\right\|$ | $\left\lvert\, \frac{N}{\frac{N}{0}}\right.$ | $\left\|\frac{7}{\frac{7}{0}}\right\|$ | $\left\lvert\, \begin{aligned} & \text { 옿 } \\ & \hline \end{aligned}\right.$ | $\left\|\frac{\circ}{ㅍ} \mathbf{ㅇ}\right\|$ | $\left\|\frac{\infty}{\frac{\infty}{0}}\right\|$ | $\frac{\sqrt{5}}{0}$ | $\stackrel{\circ}{\div}$ | $\left\lvert\, \frac{\text { P }}{0}\right.$ | $\frac{\mathbf{I}}{\mathbf{I}}$ | $\frac{\infty}{\circ}$ | $\frac{\mathrm{N}}{\mathbf{1}}$ | 동 | 웅 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \underset{\sim}{x} \\ & \mathbb{S} \\ & \underset{\sim}{2} \end{aligned}$ |  |  |  |  |  |  |  |  |  | $\frac{\stackrel{\circ}{4}}{\underline{L}}$ |  | $\frac{\text { ti }}{\text { a }}$ |  | $\underset{\stackrel{\rightharpoonup}{\mathrm{a}}}{\text { N }}$ |  | 음 |  |  |  |  |  | $\begin{aligned} & \circ \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \infty \\ & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 8 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  | $\stackrel{\rightharpoonup}{\mathrm{L}}$ |  | $\frac{\stackrel{n}{\mathrm{n}} \mathrm{n}}{}$ |  | $\stackrel{\text { ® }}{\underline{1}}$ |  | 듬 |  |  |  |  |  | $\bar{U}$ |  | $\begin{aligned} & 8 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \text { O} \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \times \\ & \infty \\ & 0 \\ & \underset{\infty}{2} \end{aligned}$ |  |  |  |  |  |  |  |  | $\stackrel{\rightharpoonup}{⿺}$ |  | $\frac{\text { n in }}{\mathrm{a}}$ |  | 兑 |  | $\overline{\mathrm{u}}$ |  |  |  |  |  | $\bar{U}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hat{0} \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \stackrel{\rightharpoonup}{\infty} \\ & \text { N } \\ & \underset{\sim}{2} \end{aligned}$ |  |  |  |  |  |  |  |  |  | 욤 |  | 㟧 |  | $\underset{\stackrel{\rightharpoonup}{⿺}}{\text { N }}$ |  | 음 |  |  |  |  |  | $\begin{array}{\|l} \hline 0 \\ \hline \end{array}$ |  | $\begin{aligned} & \infty \\ & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 8 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |
|  | $\begin{aligned} & \text { X } \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\frac{\mathrm{t}}{\mathrm{~d}}$ |  | $\underset{\alpha}{\mathbb{a}}$ |  | $\frac{9}{1}$ |  | $\stackrel{\rightharpoonup}{a}$ |  |  |  |  |  |  |
|  | $\begin{aligned} & \grave{U} \\ & 0 \\ & \text { D } \end{aligned}$ |  |  | $\frac{\mathrm{m}}{\mathrm{~m}}$ |  | $\underset{\stackrel{\rightharpoonup}{\mathrm{m}}}{\stackrel{\rightharpoonup}{2}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | $\frac{10}{2}$ |  | $\frac{\mathbb{y}}{1}$ |  | $\overline{\mathrm{a}}$ |  | $\stackrel{n}{\mathrm{a}}$ |  | $\frac{m}{a}$ |  |  |  |  |  |
|  | $\begin{aligned} & \times \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  | $\frac{\mathrm{m}}{\mathrm{~m}}$ |  | $\stackrel{\stackrel{\rightharpoonup}{\mathrm{m}}}{ }$ |  |  |  |  |  |  |  |  |  |  |  |  |  | $\stackrel{8}{4}$ |  | $\underset{\alpha}{2}$ |  | $\underset{\mathrm{a}}{\mathrm{a}}$ |  | $\frac{n}{\square}$ |  | $\frac{m}{\mathrm{a}}$ |  |  |  |  |  |
|  | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\frac{\pi}{d}$ |  | $\underset{\alpha}{2}$ |  | $\frac{9}{1}$ |  | $\stackrel{\rightharpoonup}{a}$ |  |  |  |  |  |  |

Table 8.7. CSEN Bus and Pin Mapping


Table 8.8. IDACO Bus and Pin Mapping

| $\stackrel{\mathrm{t}}{\circ}$ | $\stackrel{\circ}{0}$ | $\left\|\begin{array}{l} \bar{m} \\ \frac{\tilde{\prime}}{0} \end{array}\right\|$ | $\frac{\mathrm{O}}{\frac{\mathrm{O}}{\mathrm{I}}}$ | $\begin{array}{\|} \stackrel{2}{\mathrm{I}} \\ \hline \end{array}$ | $\stackrel{\infty}{\frac{1}{3}}$ | $\begin{gathered} \text { N } \\ \frac{1}{0} \end{gathered}$ | $\begin{aligned} & \stackrel{\circ}{4} \\ & \frac{1}{0} \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline \frac{1}{0} \\ \frac{1}{0} \end{array}$ | $\frac{\mathrm{I}}{\frac{1}{0}}$ | $\frac{\mathbb{N}}{\frac{1}{0}}$ | $\frac{\mathbb{N}}{\frac{1}{0}}$ | $\begin{array}{\|c} \bar{N} \\ \hline \mathbf{y} \end{array}$ | $\begin{aligned} & \text { Ni } \\ & \frac{1}{0} \end{aligned}$ | $\frac{\stackrel{ㅁ}{ㅍ}}{\circ}$ | $\stackrel{\infty}{\frac{\infty}{5}}$ | $\underset{y}{\frac{N}{O}}$ | $\stackrel{\circ}{\frac{1}{3}}$ | $\frac{\text { 농 }}{5}$ | $\left\|\begin{array}{c} \frac{y}{2} \\ \frac{1}{O} \end{array}\right\|$ | $\begin{aligned} & \frac{\infty}{5} \\ & \frac{1}{O} \end{aligned}$ | $\frac{\mathrm{N}}{\frac{1}{3}}$ | $\frac{\text { 동 }}{}$ |  | $\frac{\text { 웅 }}{1}$ | $\stackrel{\infty}{\frac{\infty}{3}}$ | 충 | $\stackrel{\circ}{ㅇ}$ | $\frac{10}{5}$ | $\frac{\text { ti }}{\mathbf{t}}$ |  |  | $\frac{5}{}$ | 웅 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & x \\ & \underset{r}{x} \\ & \underset{\sim}{x} \\ & 0 \\ & \text { de } \end{aligned}$ | $\begin{aligned} & \times \\ & 0 \\ & 0 \\ & \text { D } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\frac{d}{d}$ |  | N |  | $\stackrel{\circ}{1}$ |  | $\stackrel{\rightharpoonup}{a}$ |  |  |  |  |  |  |
|  | $\begin{aligned} & \text { U} \\ & 0 \\ & \text { D} \end{aligned}$ |  |  | $\frac{m}{\dot{m}}$ |  | $\underset{\mathrm{m}}{\stackrel{\mathrm{~m}}{2}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | 咒 |  | $\frac{\mathbb{m}}{\alpha}$ |  | $\bar{\alpha}$ |  | $\stackrel{\mathrm{n}}{\mathrm{n}} \mathrm{a}$ |  | $\frac{m}{a}$ |  |  |  |  |  |

Table 8.9. VDACO / OPA Bus and Pin Mapping


| t | $\stackrel{\infty}{0}$ | $\frac{\bar{m}}{\frac{1}{O}}$ | $\begin{aligned} & \text { 응 } \\ & \frac{1}{O} \end{aligned}$ | $\frac{\mathbf{\circ}}{\frac{1}{0}}$ | $\begin{array}{\|c} \infty \\ \frac{1}{\top} \\ \hline \end{array}$ | $\frac{\mathrm{N}}{\mathrm{~N}}$ | $\begin{aligned} & \circ \\ & \frac{1}{O} \\ & \hline \end{aligned}$ | $$ | $\frac{\mathrm{N}}{\mathbf{N}}$ | $\frac{\infty}{\mathbf{N}}$ | $\frac{\mathbb{N}}{\frac{N}{O}}$ | $\frac{\bar{N}}{\frac{1}{O}}$ | $\frac{\mathrm{N}}{\mathrm{~N}}$ | $\frac{\text { 욘 }}{\frac{1}{O}}$ | $\begin{array}{\|c} \frac{\infty}{1} \\ \hline \mathbf{1} \end{array}$ | $\begin{aligned} & \text { 공 } \\ & \hline \mathbf{y} \end{aligned}$ | $\stackrel{\ominus}{\mathbf{T}}$ | $\frac{\text { ㅇ }}{\frac{1}{0}}$ | $\frac{\mathrm{Z}}{\frac{1}{O}}$ | $\frac{\mathrm{m}}{\mathrm{I}}$ | $\frac{\mathrm{N}}{\mathrm{Y}}$ | $\frac{\text { 둥 }}{~}$ | $\frac{\text { 울 }}{\text { 풍 }}$ | $\frac{\text { 잉 }}{1}$ | $\left\lvert\, \frac{\infty}{\frac{1}{O}}\right.$ | $\frac{\mathrm{N}}{\mathbf{1}}$ | $\left\lvert\, \begin{aligned} & \text { © } \\ & \frac{1}{O} \end{aligned}\right.$ | $\left\lvert\, \frac{18}{\frac{18}{0}}\right.$ | $\frac{ \pm}{\mathbf{T}}$ | $\frac{\mathbf{\infty}}{\frac{1}{0}}$ | $\frac{\mathrm{N}}{\mathrm{O}}$ |  | 인 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPA1＿N |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \underset{\sim}{\gtrless} \\ & \underset{\sim}{\infty} \end{aligned}$ |  |  |  |  |  |  |  |  | $\stackrel{\text { N}}{\mathrm{a}}$ |  | $\stackrel{\text { in }}{\stackrel{4}{\mathrm{a}}}$ |  | $\underset{\underline{ㄹ}}{\underline{1}}$ |  | $\stackrel{\Gamma}{⿺ 𠃊}$ |  |  |  |  |  | $\bar{ভ}$ |  | $\begin{aligned} & 8 \\ & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \hat{0} \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \underset{\infty}{>} \\ & \text { © } \\ & \underset{\sim}{2} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  | $\stackrel{\text { J }}{\mathrm{a}}$ |  | $\underset{\stackrel{N}{\mathrm{~L}}}{\mathbf{N}}$ |  | $\stackrel{\mathrm{O}}{\mathrm{a}}$ |  |  |  |  |  | 은 |  | $\begin{aligned} & \infty \\ & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |
|  | $\begin{aligned} & \grave{\lambda} \\ & 0 \\ & \underset{\sim}{0} \end{aligned}$ |  |  | $\frac{\mathrm{m}}{\mathrm{~m}}$ |  | $\stackrel{\rightharpoonup}{\mathrm{m}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | $\stackrel{1}{\square}$ |  | $\underset{\alpha}{\mathbb{M}}$ |  | $\underset{\square}{\pi}$ |  | $\frac{\mathrm{n}}{\mathrm{a}}$ |  | $\stackrel{m}{\dot{Q}}$ |  |  |  |  |  |
|  | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & 0 \\ & \stackrel{0}{0} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\frac{\pi}{a}$ |  | $\underset{\text { N }}{\text { N }}$ |  | $\stackrel{\text { O}}{\boxed{1}}$ |  | $\stackrel{\rightharpoonup}{\dot{Q}}$ |  |  |  |  |  |  |
| OPA1＿P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \underset{\sim}{x} \\ & \underset{\sim}{\infty} \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 0 \\ & \stackrel{\circ}{\mathrm{~L}} \end{aligned}$ |  | $\underset{\mathrm{a}}{\mathrm{~J}}$ |  | $\stackrel{\mathrm{N}}{\mathrm{~N}}$ |  | 음 |  |  |  |  |  | 은 |  | $\begin{aligned} & \infty \\ & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |
| $\begin{array}{\|l} \underset{\sim}{x} \\ \underset{\sim}{r} \\ \underset{\sim}{0} \\ \underset{\alpha}{n} \end{array}$ | $\begin{aligned} & \times \\ & \infty \\ & \underset{\sim}{\infty} \\ & \underset{\sim}{n} \end{aligned}$ |  |  |  |  |  |  |  |  | $\stackrel{\text { N}}{\mathrm{a}}$ |  | 这 |  | $\underset{\stackrel{m}{2}}{2}$ |  | $\stackrel{\Gamma}{⿺ 𠃊}$ |  |  |  |  |  | $\bar{N}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hat{0} \end{aligned}$ |  |  |  |  |  |  |  |
|  | $\begin{aligned} & x \\ & 0 \\ & 0 \\ & \underset{\sim}{0} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\underset{\alpha}{\pi}$ |  | $\underset{\text { ® }}{\mathbb{Z}}$ |  |  |  | $\stackrel{\rightharpoonup}{\square}$ |  |  |  |  |  |  |
|  | $\begin{aligned} & \times \\ & \stackrel{x}{0} \\ & \underset{\sim}{0} \end{aligned}$ |  |  | $\frac{m}{\mathrm{~m}}$ |  | $\stackrel{\Gamma}{\mathrm{D}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | 这 |  | $\underset{\square}{\grave{\alpha}}$ |  | $\underset{\square}{\pi}$ |  | $\stackrel{n}{\dot{\square}}$ |  | $\stackrel{m}{\square}$ |  |  |  |  |  |
| OPA2＿N |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \underset{\rightharpoonup}{r} \\ & \stackrel{r}{r} \\ & \underset{O}{0} \\ & \frac{1}{4} \end{aligned}$ | $\begin{aligned} & \underset{〔}{\gtrless} \\ & \underset{\sim}{\infty} \end{aligned}$ |  |  |  |  |  |  |  |  | $\stackrel{\rightharpoonup}{\mathrm{L}}$ |  | $\frac{\stackrel{1}{2}}{\square}$ |  | $\stackrel{m}{\stackrel{1}{2}}$ |  | $\stackrel{\Gamma}{⿺ 𠃊}$ |  |  |  |  |  | $\overline{\bar{U}}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hat{0} \end{aligned}$ |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \underset{\infty}{\nearrow} \\ & \underset{\sim}{\infty} \\ & \underset{\sim}{2} \end{aligned}$ |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 0 \\ & \stackrel{0}{1} \\ & \hline \end{aligned}$ |  | $\stackrel{\rightharpoonup}{\mathrm{a}}$ |  | $\underset{\stackrel{N}{⿺}}{\underline{1}}$ |  | 음 |  |  |  |  |  | 은 |  | O |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |
|  | $\begin{aligned} & \grave{\vdots} \\ & 0 \\ & \underset{\sim}{0} \end{aligned}$ |  |  | $\frac{\mathrm{m}}{\mathrm{~m}}$ |  | $\stackrel{\Gamma}{\mathrm{D}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | 品 |  | $\underset{\alpha}{\text { M }}$ |  | $\underset{\square}{\pi}$ |  | $\stackrel{\stackrel{L}{\mathrm{O}}}{\mathrm{Q}}$ |  | $\stackrel{m}{\square}$ |  |  |  |  |  |
|  | $\begin{aligned} & \grave{2} \\ & 0 \\ & \stackrel{0}{0} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\frac{\pi}{a}$ |  | $\underset{\text { ¿ }}{2}$ |  | $\frac{9}{\square}$ |  | $\stackrel{\rightharpoonup}{\square}$ |  |  |  |  |  |  |


| t | $\stackrel{\infty}{0}$ | $\frac{\bar{m}}{\frac{1}{O}}$ | $\begin{aligned} & \text { 응 } \\ & \frac{1}{O} \end{aligned}$ | $\frac{\mathbf{\circ}}{\frac{1}{0}}$ | $\begin{array}{\|c} \infty \\ \frac{1}{\top} \\ \hline \end{array}$ | $\frac{\mathrm{N}}{\mathrm{~N}}$ | $\begin{aligned} & 00 \\ & \text { I } \\ & \hline 0 \end{aligned}$ | $\begin{aligned} & \text { LP } \\ & \frac{1}{0} \end{aligned}$ | $\frac{\mathrm{N}}{\mathbf{N}}$ | $\frac{\infty}{\mathbf{N}}$ | $\frac{\mathbb{N}}{\frac{N}{O}}$ | $\frac{\bar{N}}{\frac{1}{O}}$ | $\frac{\mathrm{N}}{\mathrm{~N}}$ | $\frac{\text { 욘 }}{\frac{1}{O}}$ | $\begin{array}{\|c} \frac{\infty}{1} \\ \hline \mathbf{1} \end{array}$ | $\begin{aligned} & \text { 공 } \\ & \hline \mathbf{y} \end{aligned}$ | $\stackrel{\ominus}{\mathbf{T}}$ | $\frac{\text { ㅇ }}{\frac{1}{0}}$ | $\frac{\mathrm{Z}}{\frac{1}{O}}$ | $\frac{\mathrm{m}}{\mathrm{I}}$ | $\frac{\mathrm{N}}{\mathrm{Y}}$ | $\frac{\text { 둥 }}{~}$ | $\frac{\text { 울 }}{\text { 풍 }}$ | $\frac{\text { o }}{\frac{1}{0}}$ | $\left\lvert\, \frac{\infty}{\frac{1}{O}}\right.$ | $\frac{\mathrm{N}}{\mathbf{1}}$ | $\left\lvert\, \begin{aligned} & \text { © } \\ & \frac{1}{O} \end{aligned}\right.$ | $\left\lvert\, \frac{18}{\frac{18}{0}}\right.$ | $\frac{ \pm}{\mathbf{T}}$ | $\frac{\mathbf{\infty}}{\frac{1}{0}}$ | $\frac{\mathrm{N}}{\mathrm{O}}$ | \|퐁 | 운 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPA2＿OUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \underset{ভ}{\grave{~}} \\ & \underset{\mathrm{~m}}{2} \end{aligned}$ |  |  |  |  |  |  |  |  | $\stackrel{\text { N}}{\mathrm{a}}$ |  | $\stackrel{\text { in }}{\stackrel{4}{\mathrm{a}}}$ |  | $\underset{\underline{ㄹ}}{\underline{1}}$ |  | $\stackrel{\Gamma}{⿺ 𠃊}$ |  |  |  |  |  | $\bar{ভ}$ |  | $\begin{aligned} & \mathrm{O} \\ & 0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hat{0} \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \underset{\infty}{>} \\ & \text { © } \\ & \underset{\sim}{2} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  | $\stackrel{\text { J }}{\mathrm{a}}$ |  | $\underset{\stackrel{N}{\mathrm{~L}}}{\mathbf{N}}$ |  | $\stackrel{\mathrm{O}}{\mathrm{a}}$ |  |  |  |  |  | 은 |  | $\begin{aligned} & \infty \\ & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |
|  | $\begin{aligned} & \grave{\lambda} \\ & 0 \\ & \underset{\sim}{0} \end{aligned}$ |  |  | $\frac{\mathrm{m}}{\mathrm{~m}}$ |  | $\stackrel{\rightharpoonup}{\mathrm{m}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | $\stackrel{1}{\square}$ |  | $\underset{\alpha}{\mathbb{M}}$ |  | $\underset{\square}{\boxed{~}}$ |  | $\frac{\mathrm{n}}{\mathrm{a}}$ |  | $\stackrel{m}{\dot{Q}}$ |  |  |  |  |  |
|  | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & 0 \\ & \stackrel{0}{0} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\frac{\pi}{a}$ |  | $\underset{\text { N }}{\text { N }}$ |  | $\stackrel{\text { O}}{\boxed{1}}$ |  | $\stackrel{\rightharpoonup}{\dot{Q}}$ |  |  |  |  |  |  |
| OPA2＿P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \underset{\sim}{x} \\ & \underset{\sim}{\infty} \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 0 \\ & \stackrel{\circ}{\mathrm{~L}} \end{aligned}$ |  | $\underset{\mathrm{a}}{\mathrm{~J}}$ |  | $\stackrel{\mathrm{N}}{\mathrm{~N}}$ |  | 음 |  |  |  |  |  | 은 |  | $\begin{aligned} & \infty \\ & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |
| $\begin{array}{\|l} \underset{\sim}{x} \\ \underset{\sim}{r} \\ \underset{\sim}{0} \\ \underset{\alpha}{n} \end{array}$ | $\begin{aligned} & \times \\ & \infty \\ & \underset{\sim}{\infty} \\ & \underset{\sim}{n} \end{aligned}$ |  |  |  |  |  |  |  |  | $\stackrel{\text { N}}{\mathrm{a}}$ |  | 这 |  | $\underset{\stackrel{m}{2}}{2}$ |  | $\stackrel{\Gamma}{⿺ 𠃊}$ |  |  |  |  |  | $\bar{N}$ |  | $\begin{aligned} & 8 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \hat{0} \end{aligned}$ |  |  |  |  |  |  |  |
|  | $\begin{aligned} & x \\ & 0 \\ & 0 \\ & \underset{\sim}{0} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\underset{\alpha}{\pi}$ |  | $\underset{\text { ® }}{\mathbb{Z}}$ |  |  |  | $\stackrel{\rightharpoonup}{\square}$ |  |  |  |  |  |  |
|  | $\begin{aligned} & \times \\ & \stackrel{x}{0} \\ & \underset{\sim}{0} \end{aligned}$ |  |  | $\frac{m}{\mathrm{~m}}$ |  | $\stackrel{\Gamma}{\mathrm{D}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | 这 |  | $\underset{\square}{\grave{\alpha}}$ |  | $\underset{\square}{\boxed{\alpha}}$ |  | $\stackrel{n}{\dot{\square}}$ |  | $\stackrel{m}{\square}$ |  |  |  |  |  |
| VDACO＿OUTO／OPAO＿OUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \underset{\rightharpoonup}{r} \\ & \stackrel{r}{r} \\ & \underset{O}{0} \\ & \frac{1}{4} \end{aligned}$ | $\begin{aligned} & \underset{〔}{\gtrless} \\ & \underset{\sim}{\infty} \end{aligned}$ |  |  |  |  |  |  |  |  | $\stackrel{\rightharpoonup}{\mathrm{L}}$ |  | $\frac{\stackrel{1}{2}}{\square}$ |  | $\stackrel{m}{\stackrel{1}{2}}$ |  | $\stackrel{\Gamma}{⿺ 𠃊}$ |  |  |  |  |  | $\overline{\bar{U}}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \hat{0} \end{aligned}$ |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \underset{\infty}{\nearrow} \\ & \underset{\sim}{\infty} \\ & \underset{\sim}{2} \end{aligned}$ |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 0 \\ & \stackrel{0}{1} \\ & \hline \end{aligned}$ |  | $\stackrel{\rightharpoonup}{\mathrm{a}}$ |  | $\underset{\stackrel{N}{⿺}}{\underline{1}}$ |  | 음 |  |  |  |  |  | 은 |  | O |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |
|  | $\begin{aligned} & \grave{\vdots} \\ & 0 \\ & \underset{\sim}{0} \end{aligned}$ |  |  | $\frac{\mathrm{m}}{\mathrm{~m}}$ |  | $\stackrel{\Gamma}{\mathrm{D}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | 品 |  | $\underset{\alpha}{\text { M }}$ |  | $\underset{\square}{\boxed{\alpha}}$ |  | $\stackrel{\stackrel{L}{\mathrm{O}}}{\mathrm{Q}}$ |  | $\stackrel{m}{\square}$ |  |  |  |  |  |
|  | $\begin{aligned} & \grave{2} \\ & 0 \\ & \stackrel{0}{0} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\frac{\pi}{a}$ |  | $\underset{\text { ¿ }}{2}$ |  | $\frac{9}{\square}$ |  | $\stackrel{\rightharpoonup}{\square}$ |  |  |  |  |  |  |


| $\begin{aligned} & \text { t } \\ & 0 \end{aligned}$ | $\stackrel{\infty}{\stackrel{\infty}{m}}$ | $\begin{aligned} & \bar{m} \\ & \frac{\overline{1}}{\mathbf{1}} \end{aligned}$ | $\begin{aligned} & \text { 응 } \\ & \hline \frac{1}{2} \end{aligned}$ | $\frac{9}{1}$ | $\stackrel{\oplus}{\frac{1}{0}}$ | $\frac{\mathrm{N}}{\mathrm{~N}}$ | $\begin{aligned} & \circ \\ & \text { İ } \end{aligned}$ | $\frac{18}{1}$ | $\frac{N}{1}$ | $\frac{\infty}{1}$ | $\frac{\mathrm{N}}{\mathrm{~N}}$ | $\frac{\square}{N}$ | $\begin{aligned} & \text { ㅇ } \\ & \hline 1 \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { 욘 } \\ \frac{1}{O} \end{array}$ | $\frac{\infty}{\infty}$ | $\begin{aligned} & \text { Nㅜㅇ } \\ & \hline \mathbf{y} \end{aligned}$ | $\begin{aligned} & \circ \\ & \hline \frac{1}{0} \end{aligned}$ | $\begin{array}{\|l} \hline \text { ㄴ } \\ \frac{1}{0} \\ \hline \end{array}$ | $\frac{ \pm}{\frac{1}{0}}$ | $\frac{9}{\frac{1}{0}}$ | $\frac{\mathrm{N}}{\frac{1}{0}}$ | 동 | $\begin{array}{\|l} \hline \text { 울 } \\ \hline \frac{1}{0} \end{array}$ | $\frac{\text { 옹 }}{0}$ | $\frac{\infty}{1}$ | $\frac{\text { Nㅜㅇ }}{}$ | $\frac{\odot}{\top}$ | $\frac{10}{1}$ | $\frac{\text { 志 }}{}$ | $\frac{\text { 品 }}{1}$ | $\frac{\mathrm{N}}{\mathbf{O}}$ | 퐁 | 운 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

VDAC0_OUT1 / OPA1_OUT


## 9. Package Specifications

### 9.1 Package Outline



Figure 9.1. BGM13P with Antenna - Top and Side View


Figure 9.2. BGM13P with U.FL - Top and Side View


Figure 9.3. BGM13P - Bottom View

### 9.2 Recommended PCB Land Pattern

The figure below shows the recommended land pattern. The antenna clearance section is not required for BGM13P module versions with a U.FL connector.


Figure 9.4. BGM13P Recommended PCB Land Pattern

### 9.3 Package Marking

The figure below shows the module markings printed on the RF-shield.


Figure 9.5. BGM13P Package Marking
Note: Module memory size in the Ordering Code (F512) is encoded as " H " in the package top mark.

## Mark Description

The package marking consists of:

- BGM13Pxxxxxxx - Part number designation.
- Model: BGM13Pxxxx - Model number designation.
- QR Code: YYWWMMABCDE
- YY - Last two digits of the assembly year.
- WW - Two-digit workweek when the device was assembled.
- MMABCDE - Silicon Labs unit code.
- YYWWTTTTTT
- YY - Last two digits of the assembly year.
- WW - Two-digit workweek when the device was assembled.
- TTTTTT - Manufacturing trace code. The first letter is the device revision.
- Certification marks such as the CE logo, FCC and IC IDs, etc. will be engraved on the grayed out area, according to regulatory body requirements.


## 10. Soldering Recommendations

The BGM13P is compatible with industrial standard reflow profile for Pb-free solders. The reflow profile used is dependent on the thermal mass of the entire populated PCB, heat transfer efficiency of the oven, and particular type of solder paste used.

- Refer to technical documentations of particular solder paste for profile configurations.
- Avoid using more than two reflow cycles.
- A no-clean, type-3 solder paste is recommended.
- A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- Recommended stencil thickness is 0.100 mm ( 4 mils).
- Refer to the recommended PCB land pattern for an example stencil aperture size.
- For further recommendation, please refer to the JEDEC/IPC J-STD-020, IPC-SM-782 and IPC 7351 guidelines.
- Above notes and stencil design are shared as recommendations only. A customer or user may find it necessary to use different parameters and fine tune their SMT process as required for their application and tooling.


## 11. Certifications

### 11.1 Qualified Antenna Types

The BGM13P variants supporting an external antenna have been designed to operate with a standard 2.14 dBi dipole antenna. Any antenna of a different type or with a gain higher than 2.14 dBi is strictly prohibited for use with this device. Using an antenna of a different type or gain more than 2.14 dBi will require additional testing for FCC, CE and IC. The required antenna impedance is $50 \Omega$.

Table 11.1. Qualified Antennas for BGM13P

| Antenna Type | Maximum Gain |
| :--- | :--- |
| Dipole | 2.14 dBi |

### 11.2 Bluetooth

The BGM13P is pre-qualified as a Low Energy RF-PHY tested component, having Declaration ID of D037287 and QDID of 101562. For the qualification of an end product embedding the BGM13P, the above should be combined with the most up to date Wireless Gecko Link Layer and Host components.

### 11.3 CE

The BGM13P22 module is in conformity with the essential requirements and other relevant requirements of the Radio Equipment Directive (RED) (2014/53/EU). Please note that every application using the BGM13P22 will need to perform the radio EMC tests on the end product, according to EN 301 489-17. It is ultimately the responsibility of the manufacturer to ensure the compliance of the end-product. The specific product assembly may have an impact to RF radiated characteristics, and manufacturers should carefully consider RF radiated testing with the end-product assembly. A formal DoC is available via www.silabs.com

The BGM13P32 module is in conformity with the essential requirements and other relevant requirements of the Radio Equipment Directive(RED) at up to 10 dBm RF transmit power when not using Adaptive Frequency Hopping (AFH). With early module firmware versions that do not support AFH and that do not have built-in functionality to limit the max RF transmit power to 10 dBm automatically, it is responsibility of the end-product's manufacturer to limit output power accordingly. With newer firmware versions supporting AFH, the end-product's manufacturer has the option to enable AFH and transmit at full output power while the module remains compliant or, alternatively, to disable AFH in which case the max RF transmit power will be automatically limited to 10 dBm , making the module compliant in all cases. Please refer to the firmware change log to verify which version introduced AFH.

### 11.4 FCC

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:

1. This device may not cause harmful interference, and
2. This device must accept any interference received, including interference that may cause undesirable operation.

Any changes or modifications not expressly approved by Silicon Labs could void the user's authority to operate the equipment.

## FCC RF Radiation Exposure Statement:

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. End users must follow the specific operating instructions for satisfying RF exposure compliance. This transmitter meets both portable and mobile limits as demonstrated in the RF Exposure Analysis. This transmitter must not be co-located or operating in conjunction with any other antenna or transmitter except in accordance with FCC multi-transmitter product procedures.

## OEM Responsibilities to comply with FCC Regulations:

OEM integrator is responsible for testing their end-product for any additional compliance requirements required with this module installed (for example, digital device emissions, PC peripheral requirements, etc.).

- With BGM13P32 the antenna(s) must be installed such that a minimum separation distance of 50.5 mm is maintained between the radiator (antenna) and all persons at all times.
- With BGM13P22 the antenna(s) must be installed such that a minimum separation distance of 9 mm is maintained between the radiator (antenna) and all persons at all times.
- The transmitter module must not be co-located or operating in conjunction with any other antenna or transmitter except in accordance with FCC multi-transmitter product procedures.


## Important Note:

In the event that the above conditions cannot be met (for certain configurations or co-location with another transmitter), then the FCC authorization is no longer considered valid and the FCC ID cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate FCC authorization.

## End Product Labeling

The variants of BGM13P Modules are labeled with their own FCC ID. If the FCC ID is not visible when the module is installed inside another device, then the outside of the device into which the module is installed must also display a label referring to the enclosed module. In that case, the final end product must be labeled in a visible area with the following:

## "Contains Transmitter Module FCC ID: QOQBGM13P"

Or

## "Contains FCC ID: QOQBGM13P"

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module or change RF related parameters in the user manual of the end product.

### 11.5 ISED Canada

## ISEDC

This radio transmitter (IC: 5123A-BGM13P) has been approved by Industry Canada to operate with the antenna types listed above, with the maximum permissible gain indicared. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

This device complies with Industry Canada's license-exempt RSS standards. Operation is subject to the following two conditions:

1. This device may not cause interference; and
2. This device must accept any interference, including interference that may cause undesired operation of the device

## RF Exposure Statement

Exception from routine SAR evaluation limits are given in RSS-102 Issue 5.
The models BGM13P32A and BGM13P32E meet the given requirements when the minimum separation distance to human body is 40 mm .

The models BGM13P22A and BGM13P22E meet the given requirements when the minimum separation distance to human body is 20 mm .

RF exposure or SAR evaluation is not required when the separation distance is same or more than stated above. If the separation distance is less than stated above the OEM integrator is responsible for evaluating the SAR.

## OEM Responsibilities to comply with IC Regulations

The BGM13P modules have been certified for integration into products only by OEM integrators under the following conditions:

- The antenna(s) must be installed such that a minimum separation distance as stated above is maintained between the radiator (antenna) and all persons at all times.
- The transmitter module must not be co-located or operating in conjunction with any other antenna or transmitter.

As long as the two conditions above are met, further transmitter testing will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed (for example, digital device emissions, PC peripheral requirements, etc.).

## IMPORTANT NOTE

In the event that these conditions cannot be met (for certain configurations or co-location with another transmitter), then the ISEDC authorization is no longer considered valid and the IC ID cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate ISEDC authorization.

## End Product Labeling

The BGM13P module is labeled with its own IC ID. If the IC ID is not visible when the module is installed inside another device, then the outside of the device into which the module is installed must also display a label referring to the enclosed module. In that case, the final end product must be labeled in a visible area with the following:

## "Contains Transmitter Module IC: 5123A-BGM13P "

or

## "Contains IC: 5123A-BGM13P"

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module or change RF related parameters in the user manual of the end product.

## ISEDC (Français)

Industrie Canada a approuvé l'utilisation de cet émetteur radio (IC: 5123A-BGM13P) en conjonction avec des antennes de type dipolaire à 2.14 dBi ou des antennes embarquées, intégrée au produit. L'utilisation de tout autre type d'antenne avec ce composant est proscrite.

Ce composant est conforme aux normes RSS, exonérées de licence d'Industrie Canada. Son mode de fonctionnement est soumis aux deux conditions suivantes:

1. Ce composant ne doit pas générer d'interférences.
2. Ce composant doit pouvoir est soumis à tout type de perturbation y compris celle pouvant nuire à son bon fonctionnement.

## Déclaration d'exposition RF

L'exception tirée des limites courantes d'évaluation SAR est donnée dans le document RSS-102 Issue 5.
Les modules BGM13P32A and BGM13P32E répondent aux exigences requises lorsque la distance minimale de séparation avec le corps humain est de 40 mm .

Les modules BGM13P22A and BGM13P22E répondent aux exigences requises lorsque la distance minimale de séparation avec le corps humain est de 20 mm .

La déclaration d'exposition RF ou l'évaluation SAR n'est pas nécessaire lorsque la distance de séparation est identique ou supérieure à celle indiquée ci-dessus. Si la distance de séparation est inférieure à celle mentionnées plus haut, il incombe à l'intégrateur OEM de procédé à une évaluation SAR.

## Responsabilités des OEM pour une mise en conformité avec le Règlement du Circuit Intégré

Le module BGM13P a été approuvé pour l'intégration dans des produits finaux exclusivement réalisés par des OEM sous les conditions suivantes:

- L'antenne (s) doit être installée de sorte qu'une distance de séparation minimale indiquée ci-dessus soit maintenue entre le radiateur (antenne) et toutes les personnes avoisinante, ce à tout moment.
- Le module émetteur ne doit pas être localisé ou fonctionner avec une autre antenne ou un autre transmetteur que celle indiquée plus haut.

Tant que les deux conditions ci-dessus sont respectées, il n'est pas nécessaire de tester ce transmetteur de façon plus poussée. Cependant, il incombe à l'intégrateur OEM de s'assurer de la bonne conformité du produit fini avec les autres normes auxquelles il pourrait être soumis de fait de l'utilisation de ce module (par exemple, les émissions des périphériques numériques, les exigences de périphériques PC , etc.).

## REMARQUE IMPORTANTE

ans le cas où ces conditions ne peuvent être satisfaites (pour certaines configurations ou co-implantation avec un autre émetteur), l'autorisation ISEDC n'est plus considérée comme valide et le numéro d'identification ID IC ne peut pas être apposé sur le produit final. Dans ces circonstances, l'intégrateur OEM sera responsable de la réévaluation du produit final (y compris le transmetteur) et de l'obtention d'une autorisation ISEDC distincte.

## Étiquetage des produits finis

Les modules BGM13P sont étiquetés avec leur propre ID IC. Si l'ID IC n'est pas visible lorsque le module est intégré au sein d'un autre produit, cet autre produit dans lequel le module est installé devra porter une étiquette faisant apparaitre les référence du module intégré. Dans un tel cas, sur le produit final doit se trouver une étiquette aisément lisible sur laquelle figurent les informations suivantes:
"Contient le module transmetteur: 5123A-BGM13P "
or

## "Contient le circuit: 5123A-BGM13P"

L'intégrateur OEM doit être conscient qu'il ne doit pas fournir, dans le manuel d'utilisation, d'informations relatives à la façon d'installer ou de d'enlever ce module RF ainsi que sur la procédure à suivre pour modifier les paramètres liés à la radio.

## 11．6 Japan

The BGM13P22A and BGM13P22E are certified in Japan with certification number 209－J00282．
Since September 1， 2014 it is allowed（and highly recommended）that a manufacturer who integrates a radio module in their host equipment can place the certification mark and certification number（the same marking／number as depicted on the label of the radio module）on the outside of the host equipment．The certification mark and certification number must be placed close to the text in the Japanese language which is provided below．This change in the Radio Law has been made in order to enable users of the combination of host and radio module to verify if they are actually using a radio device which is approved for use in Japan．
Certification Text to be Placed on the Outside Surface of the Host Equipment：

## 当該機器には電波法に基づく，技術基準適合証明等を受けた特定無線設備を装着している。

## Translation of the text：

＂This equipment contains specified radio equipment that has been certified to the Technical Regulation Conformity Certification under the Radio Law．＂

The＂Giteki＂marking shown in the figures below must be affixed to an easily noticeable section of the specified radio equipment．Note that additional information may be required if the device is also subject to a telecom approval．


Figure 11．1．GITEKI Mark and ID


Figure 11．2．GITEKI Mark

## 11．7 KC South Korea

The BGM13P22A and BGM13P22E have certification in South－Korea．
Certification number：R－C－BGT－BGM13P22

## 11．8 NCC Taiwan

The BGM13P22A and BGM13P22E are certified in Taiwan．ID：CCAM18LP1260T0（BGM13P22A）and CCAM18LP1261T2 （BGM13P22E）．

| According to NCC Low Power Radio Wave Radiation Equipment Management Regulations： |  |
| :--- | :--- |
| Article 12 | A low－power RF equipment that has passed the type approval shall not change the frequency，increase the <br> power or change the characteristics and functions of the original design without permission． |
| Article 14 | The use of low－power RF equipment shall not affect flight safety and interfere with legal communications；if in－ <br> terference is found，it shall be immediately deactivated and improved until no interference is found． <br> Legal communication in the preceding paragraph refers to radio communications operating in accordance with <br> the provisions of the Telecommunications Act． <br> Low－power RF equipment must withstand interference from legitimate communications or radiological，radiated <br> electrical equipment for industrial，scientific，and medical applications． |


| 根據 NCC 低功率電波輻射性電機管理辦法 規定： |  |
| :--- | :--- |
| 第十二條 | 經型式認證合格之低功率射頻電機，非經許可，公司，商號或使用 <br> 者均不得擅自變更頻率，加大功率或變更原設計之特性及功能。 |
| 第十四條 | 低功率射頻電機之使用不得影響飛航安全及干擾合法通信；經發現 <br> 有干擾現象時，應立即停用，並改善至無干擾時方得継續使用。 <br> 前項合法通信，指依電信法規定作業之無線電通信。率射頻電機須忍受合法通信或工業，科學及醫療用電波輻射性電 <br> 機設備之干擾。 |

## 12. Revision History

## Revision 1.21

April, 2020

- In the front page block diagram, updated the lowest energy mode for LETIMER.
- Removed Wake On Radio references wherever applicable since this feature is not supported by the software.
- Updated 3.6.4 Low Energy Timer (LETIMER) lowest energy mode.
- Updated PTI description 7.3.2 Packet Trace Interface (PTI).
- Updated Section 9.1 Package Outline.
- Updated dimensions 9.2 Recommended PCB Land Pattern.
- Updated 9.3 Package Marking images and description.


## Revision 1.2

January 2019

- Moved 11.7 Taiwan NCC to 11.8 Taiwan NCC.
- Updated text in 11.8 Taiwan NCC.
- Added 11.7 KC South Korea.
- Updated text and images in section 9.4 Package Marking.
- Updated text in section 11.3 CE.


## Revision 1.1

September 2018

- Added 19 dBm part numbers (BGM13P32) and associated specifications and details.


## Revision 1.01

August 2018

- Added Electrical Specifications Tables for VDAC, CSEN, OPAMP, PCNT and APORT.
- Table 8.2 GPIO Functionality Table on page 63: Sorted by GPIO name.
- Removed unbonded I/O from APORT mapping tables.
- Added package dimensions for devices with U.FL connection.
- Removed tape and reel specifications section.


## Revision 1.0

February 2018

- Updated 4.1 Electrical Characteristics with latest characterization data and test limits.
- Added certification details.


## Revision 0.2

December 2017

- Added V2 part numbers to Table 2.1 Ordering Information on page 3.


## Revision 0.1

September 15, 2017

- Initial Release.



IoT Portfolio www.silabs.com/loT


SWIHW
www.silabs.com/simplicity


Quality
www.silabs.com/quality


Support and Community community.silabs.com

## Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required, or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such unauthorized applications.

## Trademark Information

 EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, Gecko OS, Gecko OS Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® , Zentri, the Zentri logo and Zentri DMS, ZWave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.


Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
USA
http://www.silabs.com

