# International Rectifier

# IRS20957S

#### **Protected Digital Audio Driver**

#### **Features**

- Floating PWM input enables easy half bridge implementation
- Programmable bidirectional over-current protection with self-reset function
- Programmable preset dead-time for improved THD performances
- High noise immunity
- ±100V ratings deliver up to 500W in output power
- 3.3 V/ 5 V logic compatible input
- Operates up to 800kHz

#### **Typical Applications**

- Home theatre systems
- Mini component stereo systems
- Powered speaker systems
- General purpose audio power amplifiers


#### **Product Summary**

Topology	Half-Bridge
V <sub>OFFSET (max)</sub>	+/- 100 V
I <sub>O+</sub> & I <sub>O-</sub> (typical)	1.0 A & 1.2 A
Selectable deadtime	15/25/35/80ns
Ton & toff (typical)	95ns & 80ns
OC protection delay	500ns (max)
Shutdown propagation delay	250ns (max)

#### **Package**



# **Typical Connection Diagram**



Note: Please refer to Lead Assignments for correct pin configuration. This diagram shows electrical connections only.



Table of Contents	Page
Description	3
Qualification Information	4
Absolute Maximum Ratings	5
Recommended Operating Conditions	6
Electrical Characteristics	7
Functional Block Diagram	9
Input/Output Pin Equivalent Circuit Diagram	10
Lead Definitions	11
Lead Assignments	11
Waveform definitions	12
Application information and additional information	12
Package Details	13
Tape and Reel Details	14
Part Marking Information	15
Ordering Information	16



#### **Description**

The IRS20957S is a high voltage, high speed MOSFET driver with a floating PWM input designed for Class D audio amplifier applications.

Bi-directional current sensing detects over current conditions during positive and negative load currents without any external shunt resistors. A built-in protection control block provides a secure protection sequence against over-current conditions and a programmable reset timer.

The internal dead-time generation block enables accurate gate switching and optimum dead-time setting for better audio performance, such as lower THD and lower audio noise floor.



# Qualification Information<sup>†</sup>

Qualification init					
Qualification Level		Industrial <sup>††</sup>			
		Comments: This family of ICs has passed JEDEC's Industrial qualification. IR's Consumer qualification level is			
		granted by extension of the higher Industrial level.			
Moisture Sensitivity	y Level	SOIC16N MSL2 <sup>†††</sup> 260°C (per IPC/JEDEC J-STD-020)			
			Class B		
ESD	Machine Model	(per JEDEC standard EIA/JESD22-A115)			
ESD	Human Dady Madel	Class 2			
	Human Body Model	(per EIA/JEDEC standard JESD22-A114)			
IC Latch-Up Test		Class I, Level A			
		(per JESD78)			
RoHS Compliant		Yes			

- † Qualification standards can be found at International Rectifier's web site <a href="http://www.irf.com/">http://www.irf.com/</a>
- †† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.
- ††† Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.



#### **Absolute Maximum Ratings**

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to  $V_{\rm SS}$ ; all currents are defined positive into any lead. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units
V <sub>B</sub>	High side floating supply voltage	-0.3	215	
Vs	High side floating supply voltage <sup>†</sup>	V <sub>B</sub> -15	V <sub>B</sub> +0.3	
$V_{HO}$	High side floating output voltage	Vs-0.3	V <sub>B</sub> +0.3	
V <sub>CSH</sub>	CSH pin input voltage	Vs-0.3	V <sub>B</sub> +0.3	
V <sub>CC</sub>	Low side fixed supply voltage <sup>†</sup>	-0.3	20	
$V_{LO}$	Low side output voltage	-0.3	V <sub>CC</sub> +0.3	
$V_{DD}$	Floating input supply voltage	-0.3	210	V
V <sub>SS</sub>	Floating input supply voltage <sup>†</sup>	(See I <sub>DDZ</sub> )	V <sub>DD</sub> +0.3	
V <sub>IN</sub>	PWM input voltage	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	
V <sub>CSD</sub>	CSD pin input voltage	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	1
V <sub>DT</sub>	DT pin input voltage	-0.3	V <sub>CC</sub> +0.3	1
V <sub>OCSET</sub>	OCSET pin input voltage	-0.3	V <sub>CC</sub> +0.3	1
V <sub>REF</sub>	VREF pin voltage	-0.3	V <sub>CC</sub> +0.3	1
I <sub>DDZ</sub>	Floating input supply zener clamp current <sup>†</sup>	-	10	
I <sub>CCZ</sub>	Low side supply zener clamp current <sup>†</sup>	-	10	mA
I <sub>BSZ</sub>	Floating supply zener clamp current <sup>†</sup>	-	10	IIIA
I <sub>OREF</sub>	Reference output current	-	5	
d V <sub>S</sub> /dt	Allowable V <sub>S</sub> voltage slew rate	-	50	V/ns
d V <sub>SS</sub> /dt	Allowable V <sub>SS</sub> voltage slew rate <sup>††</sup>	-	50	V/115
d V <sub>SS</sub> /dt	111		50	V/ms
Pd	Maximum power dissipation	-	1.0	W
Rth <sub>JA</sub>	Thermal resistance, Junction to ambient	-	115	°C/W
T <sub>J</sub>	Junction Temperature	-	150	
Ts	Storage Temperature	-55	150	°C
TL	Lead temperature (Soldering, 10 seconds)	-	300	

 $<sup>\</sup>dagger$  V<sub>DD</sub> - V<sub>SS</sub>, V<sub>CC</sub> -COM and V<sub>B</sub> - V<sub>S</sub> contain internal shunt zener diodes. Please note that the voltage ratings of these can be limited by the clamping current.

<sup>††</sup> For the rising and falling edges of step signal of 10V. Vss=15V to 200V.

<sup>†††</sup> Vss ramps up from 0V to 200V.



# **Recommended Operating Conditions**

For proper operation, the device should be used within the recommended conditions below. The Vs and COM offset ratings are tested with supplies biased at  $I_{DD}$ =5mA,  $V_{CC}$ =12V and  $V_B$ - $V_S$ =12V.

Symbol	Definition	Min.	Max.	Units
$V_B$	High side floating supply absolute voltage	Vs+10	Vs+14	V
Vs	High side floating supply offset voltage	†	200	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
$I_{DDZ}$	Floating input supply zener clamp current	1	5	mA
$V_{SS}$	Floating input supply absolute voltage	0	100	
$V_{HO}$	High side floating output voltage	Vs	$V_{B}$	
$V_{CC}$	Low side fixed supply voltage	10	15	
$V_{LO}$	Low side output voltage	0	V <sub>CC</sub>	V
$V_{IN}$	PWM input voltage	V <sub>SS</sub>	$V_{DD}$	
$V_{CSD}$	CSD pin input voltage	V <sub>SS</sub>	$V_{DD}$	
$V_{DT}$	DT pin input voltage	0	V <sub>CC</sub>	
I <sub>OREF</sub>	Reference output current to COM <sup>†</sup>	0.3	0.8	mA
V <sub>OCSET</sub>	OCSET pin input voltage	0.5	5	V
T <sub>A</sub>	Ambient Temperature	-40	125	°C

 $<sup>\</sup>dagger$  Logic operational for Vs equal to -5V to +200V. Logic state held for Vs equal to -5V to -V<sub>BS</sub>.

<sup>††</sup> Nominal voltage for  $V_{REF}$  is 5V.  $I_{OREF}$  of 0.3 – 0.8mA dictates total external resistor value on VREF to be 6.3k to 16.7k Ω.



## **Electrical Characteristics**

 $V_{CC}$ ,  $V_{BS}$ = 12 V,  $I_{DD}$ =5mA,  $V_{SS}$ =20V,  $V_{S}$ =0V,  $C_{L}$ =1nF and  $T_{A}$ =25°C unless otherwise specified.


Symbol	Description	Min	Тур	Max	Units	Test Conditions
Low Side				•		
UV <sub>CC+</sub>	V <sub>CC</sub> supply UVLO positive threshold	8.4	8.9	9.4	V	
UV <sub>CC-</sub>	V <sub>CC</sub> supply UVLO negative threshold	8.2	8.7	9.2	V	
I <sub>QCC</sub>	Low side quiescent current	-	-	3	mA	$V_{DT} = V_{CC}$
V <sub>CLAMPL</sub>	Low side zener diode clamp voltage	19.6	20.4	21.6	V	I <sub>CC</sub> =5mA
High Side	Floating Supply		•	•		
UV <sub>BS+</sub>	High side well UVLO positive threshold	8.0	8.5	9.0	V	
UV <sub>BS-</sub>	High side well UVLO negative threshold	7.8	8.3	8.8	•	
$I_{QBS}$	High side quiescent current	-	-	1	mA	
I <sub>LKH</sub>	High to Low side leakage current	-	-	50	μΑ	$V_B = V_S = 200V$
V <sub>CLAMPH</sub>	High side zener diode clamp voltage	14.7	15.3	16.2	V	I <sub>BS</sub> =5mA
Floating Ir	nput Supply					
$UV_{DD^+}$	V <sub>DD</sub> , V <sub>SS</sub> floating supply UVLO positive threshold	8.2	8.7	9.2	V	V <sub>SS</sub> =0V
UV <sub>DD-</sub>	V <sub>DD</sub> , V <sub>SS</sub> floating supply UVLO negative threshold	7.7	8.2	8.7	V	V <sub>SS</sub> =0V
I <sub>QDD</sub>	Floating Input quiescent current	-	-	1	mA	V <sub>DD</sub> =9.5V +Vss
V <sub>CLAMPM</sub>	Floating Input zener diode clamp voltage	9.8	10.2	10.8	V	I <sub>DD</sub> =5mA
I <sub>LKM</sub>	Floating input side to Low side leakage current	-	-	50	μΑ	V <sub>DD</sub> =V <sub>SS</sub> =200V
Floating P	WM Input	•	•	•		
V <sub>IH</sub>	Logic high input threshold voltage	2.3	1.9	-	<b>V</b>	
V <sub>IL</sub>	Logic low input threshold voltage	-	1.9	1.5	V	
I <sub>IN+</sub>	Logic "1" input bias current	-	-	40	μA	V <sub>IN</sub> =3.3V
I <sub>IN-</sub>	Logic "0" input bias current	-	-	1	μΛ	$V_{IN} = V_{SS}$
Protection		Γ	ı	T		
$V_{REF}$	Reference output voltage	4.8	5.1	5.4		I <sub>OREF</sub> =0.5mA
Vth <sub>OCL</sub>	Low side OC threshold in Vs	1.1	1.2	1.3		OCSET=1.2V, Figure 3
Vth <sub>OCH</sub>	High side OC threshold in V <sub>CSH</sub>	1.1+ Vs	1.2+ Vs	1.3+ Vs	V	Vs=200V, Figure 4
Vth1	CSD pin shutdown release threshold	0.62xV <sub>DD</sub>	0.70xV <sub>DD</sub>	0.78xV <sub>DD</sub>		V <sub>SS</sub> =0V
Vth2	CSD pin self reset threshold	$0.26xV_{DD}$	$0.30xV_{DD}$	$0.34xV_{DD}$		V <sub>SS</sub> =0V
I <sub>CSD+</sub>	CSD pin discharge current	70	100	130	μΑ	$V_{SD} = V_{SS} + 5V$
I <sub>CSD-</sub>	CSD pin charge current	70	100	130	μΛ	$V_{SD} = V_{SS} + 5V$




		_			
Description	Min	Тур	Max	Units	Test Conditions
Shutdown propagation delay from V <sub>CSD</sub> > V <sub>SS</sub> + Vth <sub>OCH</sub> to Shutdown	-	-	250		Figure 2
Propagation delay time from V <sub>CSH</sub> > Vth <sub>OCH</sub> to Shutdown	-	-	500	ns	Figure 4
Propagation delay time from	-	-	500		Figure 3
r				•	
Output high short circuit current (Source)	-	1.0	-	Δ	Vo=0V, PW <u>&lt;</u> 10μS
current (Sink)	-	1.2	-	^	Vo=12V, PW <u>&lt;</u> 10µS
Low level out put voltage LO – COM, HO – VS	-	-	0.1	V	Io=0A
High level out put voltage VCC – LO, VB – HO	-	-	1.4	V	Io=0A
Turn-on rise time	-	15	-		
Turn-off fall time	-	10	-		
High and low side turn-on propagation delay, floating inputs	-	95	-		$V_{DT} = V_{CC},$ $V_{S} = 100V,$ $V_{SS} = 100V$
High and low side turn-off propagation delay, floating inputs	-	80	-		$V_{DT} = V_{CC},$ $V_{S} = 100V,$ $V_{SS} = 100V$
High and low side turn-on propagation delay, non-floating inputs	-	95	-		$V_{DT} = V_{CC}$ , $V_{S} = 100V$ , $V_{SS} = COM$
High and low side turn-off propagation delay, non-	-	80	-	ns	$V_{DT} = V_{CC},$ $V_{S} = 100V,$ $V_{SS} = COM$
Deadtime: LO turn-off to HO turn-on (DT <sub>LO-HO</sub> ) & HO turn-	8	15	22		$V_{DT}>V_{DT1,}$ $V_{SS} = COM$
Deadtime: LO turn-off to HO turn-on (DT <sub>LO-HO</sub> ) & HO turn-off to LO turn-on (DT <sub>HO-LO</sub> )	15	25	35		$V_{DT1}>V_{DT}>V_{DT2,}$ $V_{SS}=COM$
Deadtime: LO turn-off to HO turn-on (DT <sub>LO-HO</sub> ) & HO turn-off to LO turn-on (DT <sub>HO-LO</sub> )	20	35	50		$V_{DT2}>V_{DT}>V_{DT3,}$ $V_{SS}=COM$
Deadtime: LO turn-off to HO turn-on (DT <sub>LO-HO</sub> ) & HO turn-off to LO turn-on (DT <sub>HO-</sub>	50	80	110		$V_{DT3}>V_{DT,}$ $V_{SS} = COM$
DT mode select threshold 1	0.51xVcc	0.57xVcc	0.63xVcc		
DT mode select threshold 2	0.32xVcc	0.36xVcc	0.40xVcc	V	
DI Mode select intesnoid /					
	Shutdown propagation delay from $V_{CSD} > V_{SS} + Vth_{OCH}$ to Shutdown  Propagation delay time from $V_{CSH} > Vth_{OCH}$ to Shutdown  Propagation delay time from $V_{S} > Vth_{OCL}$ to Shutdown  Propagation delay time from $V_{S} > Vth_{OCL}$ to Shutdown  Propagation delay time from $V_{S} > Vth_{OCL}$ to Shutdown  Propagation delay time from $V_{S} > Vth_{OCL}$ to Shutdown  Propagation delay toltage $V_{C} = V_{C} > V_{C} = V_{C} > V_{$	Shutdown propagation delay from $V_{CSD} > V_{SS} + Vth_{OCH}$ to Shutdown  Propagation delay time from $V_{CSH} > Vth_{OCH}$ to Shutdown  Propagation delay time from $V_{SSH} > Vth_{OCH}$ to Shutdown  Propagation delay time from $V_{SSH} > Vth_{OCL}$ to Shutdown  Propagation delay time from $V_{SS} > Vth_{OCL}$ to Shutdown  Fr  Output high short circuit current (Source)  Output low short circuit current (Sink)  Low level out put voltage $LO - COM, HO - VS$ High level out put voltage $VCC - LO, VB - HO$ Turn-on rise time  Turn-off fall time  High and low side turn-on propagation delay, floating inputs  High and low side turn-off propagation delay, non-floating inputs  High and low side turn-off propagation delay, non-floating inputs  High and low side turn-off propagation delay, non-floating inputs  Deadtime: $LO$ turn-off to $HO$ turn-on $(DT_{LO-HO})$ & $HO$ turn-off to $LO$ turn-on $(DT_{HO-LO})$ Deadtime: $LO$ turn-off to $HO$ turn-on $(DT_{LO-HO})$ & $HO$ turn-off to $LO$ turn-on $(DT_{HO-LO})$ Deadtime: $LO$ turn-off to $HO$ turn-on $(DT_{LO-HO})$ & $HO$ turn-off to $LO$ turn-on $(DT_{LO-HO})$ & $HO$ turn-on $(DT_{LO-HO})$ & $HO$ turn-on $(DT_{LO-HO})$ & $HO$ turn-on	Shutdown propagation delay from $V_{CSD} > V_{SS} + Vth_{OCH}$ to Shutdown  Propagation delay time from $V_{CSH} > Vth_{OCH}$ to Shutdown  Propagation delay time from $V_{S} > Vth_{OCL}$ to Shutdown  Propagation delay time from $V_{S} > Vth_{OCL}$ to Shutdown  Propagation delay time from $V_{S} > Vth_{OCL}$ to Shutdown  Propagation delay time from $V_{S} > Vth_{OCL}$ to Shutdown  Propagation delay time from $V_{S} > Vth_{OCL}$ to Shutdown  Propagation delay time from $V_{S} > Vth_{OCL}$ to Shutdown  Propagation delay to Include $V_{S} > V_{S} $	Shutdown propagation delay from $V_{CSD} > V_{SS} + Vth_{OCH}$ to Shutdown Propagation delay time from $V_{CSH} > Vth_{OCH}$ to Shutdown Propagation delay time from $V_{CSH} > Vth_{OCH}$ to Shutdown Propagation delay time from $V_{CSH} > Vth_{OCL}$ to Shutdown  Fropagation delay time from $V_{CSH} > Vth_{OCL}$ to Shutdown  Fropagation delay time from $V_{CSH} > Vth_{OCL}$ to Shutdown  Fropagation delay time from $V_{CSH} > Vth_{OCL}$ to Shutdown  Fropagation delay time from $V_{CSH} > Vth_{OCL}$ to Shutdown  Fropagation delay to Shutdown  Fropagation delay time from $V_{CSH} > Vth_{OCL}$ to Shutdown  Fropagation delay time from $V_{CSH} > Vth_{OCL}$ to Shutdown  Fropagation delay time from $V_{CSH} > Vth_{OCL}$ to Shutdown  Fropagation delay time from $V_{CSH} > Vth_{OCL}$ to Shutdown  Fropagation delay time from $V_{CSH} > Vth_{OCL}$ to Shutdown  Fropagation delay time from $V_{CSH} > Vth_{OCL}$ to Shutdown  Fropagation delay floating inputs  High and low side turn-off propagation delay, non-floating inputs  Fropagation delay inputs	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$



# **Functional Block Diagram**




# I/O Pin Equivalent Circuit Diagrams



## **Lead Definitions**


Pin #	Symbol	Description	
1	VDD	Floating input positive supply	
2	CSD	Shutdown timing capacitor, referenced to VSS	
3	IN	PWM non-inverting input, in phase with HO	
4	VSS	Floating input supply return	
5	NC		
6	VREF	5V reference output for setting OCSET	
7	OCSET	Low side over current threshold setting, referenced to COM	
8	DT	Input for programmable dead-time, referenced to COM	
9	COM	Low side supply return	
10	LO	Low side output	
11	VCC	Low side logic supply	
12	NC		
13	VS	High side floating supply return	
14	НО	High side output	
15	VB	High side floating supply	
16	CSH	High side over current sensing input, referenced to VS	


# **Lead Assignments**






## **Waveform definitions**





**Figure 1: Switching Time Waveform Definitions** 

Figure 2: CSD to Shutdown Waveform Definitions




CSH но

Figure 3: V<sub>S</sub> > Vth<sub>OCL</sub> to Shutdown Waveform


Figure 4: V<sub>CSH</sub> > Vth<sub>OCH</sub> to Shutdown Waveform

# **Application information and additional information** Please refer to AN-1144 for IRS20957 functional description.

Package Details: SOIC16N




# Package Details: SOIC16N, Tape and Reel



#### CARRIER TAPE DIMENSION FOR 16SOICN

	Me	tric	Imperial		
Code	Min	Max	Min	Max	
Α	7.90	8.10	0.311	0.318	
В	3.90	4.10	0.153	0.161	
С	15.70	16.30	0.618	0.641	
D	7.40	7.60	0.291	0.299	
E	6.40	6.60	0.252	0.260	
F	10.20	10.40	0.402	0.409	
G	1.50	n/a	0.059	n/a	
Н	1.50	1.60	0.059	0.062	




REEL DIMENSIONS FOR 16SOICN

	Metric		Imperial	
Code	Min	Max	Min	Max
Α	329.60	330.25	12.976	13.001
В	20.95	21.45	0.824	0.844
С	12.80	13.20	0.503	0.519
D	1.95	2.45	0.767	0.096
E	98.00	102.00	3.858	4.015
F	n/a	22.40	n/a	0.881
G	18.50	21.10	0.728	0.830
H	16.40	18.40	0.645	0.724

www.irf.com © 2008 International Rectifier



# **Part Marking Information**





# **Ordering Information**

Danie Bard Namel an	Base Bast Number Basicana Toma		Pack	Commission Don't Name have
Base Part Number	Package Type	Form	Quantity	Complete Part Number
ID0000570	SOIC16N	Tube/Bulk	45	IRS20957SPBF
IRS20957S	30101011	Tape and Reel	2500	IRS20957STRPBF

The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no responsibility for the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of International Rectifier. The specifications mentioned in this document are subject to change without notice. This document supersedes and replaces all information previously supplied.

For technical support, please contact IR's Technical Assistance Center <a href="http://www.irf.com/technical-info/">http://www.irf.com/technical-info/</a>

#### **WORLD HEADQUARTERS:**

233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105

www.irf.com © 2008 International Rectifier