## Arm ${ }^{\circledR}$ Cortex ${ }^{\circledR}$-M4 32b MCU+FPU, 225DMIPS, up to 2MB Flash/384+4KB RAM, USB OTG HS/FS, Ethernet, FMC, dual Quad-SPI, Graphical accelerator, Camera IF, LCD-TFT \& MIPI DSI

## Datasheet - production data

## Features

- Core: Arm ${ }^{\circledR} 32$-bit Cortex ${ }^{\circledR}$-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator ${ }^{\text {TM }}$ ) allowing 0 -wait state execution from Flash memory, frequency up to 180 MHz , MPU, 225 DMIPS/1.25 DMIPS/MHz
(Dhrystone 2.1), and DSP instructions
- Memories
- Up to 2 MB of Flash memory organized into two banks allowing read-while-write
- Up to $384+4 \mathrm{~KB}$ of SRAM including 64 KB of CCM (core coupled memory) data RAM
- Flexible external memory controller with up to 32-bit data bus: SRAM, PSRAM, SDRAM/LPSDR, SDRAM, Flash NOR/NAND memories
- Dual-flash mode Quad-SPI interface
- Graphics:
- Chrom-ART Accelerator ${ }^{\text {TM }}$ (DMA2D), graphical hardware accelerator enabling enhanced graphical user interface with minimum CPU load
- LCD parallel interface, 8080/6800 modes
- LCD TFT controller supporting up to XGA resolution
- MIP1 ${ }^{\circledR}$ DSI host controller supporting up to 720 p 30 Hz resolution
- Clock, reset and supply management
- 1.7 V to 3.6 V application supply and I/Os
- POR, PDR, PVD and BOR
- 4-to-26 MHz crystal oscillator
- Internal 16 MHz factory-trimmed RC (1\% accuracy)
- 32 kHz oscillator for RTC with calibration
- Internal 32 kHz RC with calibration
- Low power
- Sleep, Stop and Standby modes
- $\mathrm{V}_{\text {BAT }}$ supply for RTC, $20 \times 32$ bit backup registers + optional 4 KB backup SRAM
- $3 \times 12$-bit, 2.4 MSPS ADC: up to 24 channels and 7.2 MSPS in triple interleaved mode
- 2×12-bit D/A converters
- General-purpose DMA: 16-stream DMA controller with FIFOs and burst support
- Up to 17 timers: up to twelve 16-bit and two 32bit timers up to 180 MHz , each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input. $2 x$ watchdogs and SysTick timer
 LQFP144 (20 $\times 20 \mathrm{~mm}$ ) LQFP176 $(24 \times 24 \mathrm{~mm})$ LQFP208 ( $28 \times 28 \mathrm{~mm}$ )


WLCSP168


UFBGA169 ( $7 \times 7 \mathrm{~mm}$ ) UFBGA176 (10 x 10 mm ) TFBGA216 (13 x 13 mm )

- Debug mode
- SWD \& JTAG interfaces
- Cortex ${ }^{\circledR}$-M4 Trace Macrocell ${ }^{\text {TM }}$
- Up to 161 I/O ports with interrupt capability - Up to 157 fast I/Os up to 90 MHz
- Up to 1595 V-tolerant I/Os
- Up to 21 communication interfaces
- Up to $3 \times 1^{2}$ C interfaces (SMBus/PMBus)
- Up to 4 USARTs and 4 UARTs (11.25 Mbit/s, ISO7816 interface, LIN, lrDA, modem control)
- Up to 6 SPIs (45 Mbits/s), 2 with muxed full-duplex $I^{2} S$ for audio class accuracy via internal audio PLL or external clock
- $1 \times$ SAI (serial audio interface)
- $2 \times$ CAN (2.0B Active)
- SDIO interface
- Advanced connectivity
- USB 2.0 full-speed device/host/OTG controller with on-chip PHY
- USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI
- Dedicated USB power rail enabling on-chip PHYs operation throughout the entire MCU power supply range
- 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII
- 8- to 14-bit parallel camera interface up to 54 Mbytes/s
- True random number generator
- CRC calculation unit
- RTC: subsecond accuracy, hardware calendar
- 96-bit unique ID

Table 1. Device summary

| Reference | Part numbers |
| :---: | :--- |
|  | STM32F469AE, STM32F469AG, STM32F469AI |
|  | STM32F469BE, STM32F469BG, STM32F469BI |
| STM32F469xx | STM32F469IE, STM32F469IG, STM32F469II |
|  | STM32F469NE, STM32F469NG, STM32F469NI |
|  | STM32F469VE, STM32469VG, STM32469VI |
|  | STM32F469ZE, STM32469ZG, STM32469ZI |

## Contents

1 Description ..... 12
1.1 Compatibility throughout the family ..... 15
1.1.1 LQFP176 package ..... 16
1.1.2 LQFP208 package ..... 17
1.1.3 UFBGA176 package ..... 18
1.1.4 TFBGA216 package ..... 19
2 Functional overview ..... 21
2.1 Arm $^{\circledR}$ Cortex ${ }^{\circledR}$-M4 with FPU and embedded Flash and SRAM ..... 21
2.2 Adaptive real-time memory accelerator (ART Accelerator ${ }^{T M}$ ) ..... 21
2.3 Memory protection unit ..... 21
2.4 Embedded Flash memory ..... 22
2.5 CRC (cyclic redundancy check) calculation unit ..... 22
2.6 Embedded SRAM ..... 22
2.7 Multi-AHB bus matrix ..... 22
2.8 DMA controller (DMA) ..... 23
2.9 Flexible memory controller (FMC) ..... 24
2.10 Quad-SPI memory interface (QUADSPI) ..... 25
2.11 LCD-TFT controller ..... 25
2.12 DSI Host (DSIHOST) ..... 25
2.13 Chrom-ART Accelerator ${ }^{\text {TM }}$ (DMA2D) ..... 27
2.14 Nested vectored interrupt controller (NVIC) ..... 27
2.15 External interrupt/event controller (EXTI) ..... 27
2.16 Clocks and startup ..... 28
2.17 Boot modes ..... 28
2.18 Power supply schemes ..... 28
2.19 Power supply supervisor ..... 30
2.19.1 Internal reset ON ..... 30
2.19.2 Internal reset OFF ..... 30
2.20 Voltage regulator ..... 31
2.20.1 Regulator ON ..... 32
2.20.2 Regulator OFF ..... 33
2.20.3 Regulator ON/OFF and internal reset ON/OFF availability ..... 35
2.21 Real-time clock (RTC), backup SRAM and backup registers ..... 35
2.22 Low-power modes ..... 36
$2.23 V_{\text {BAT }}$ operation ..... 37
2.24 Timers and watchdogs ..... 37
2.24.1 Advanced-control timers (TIM1, TIM8) ..... 38
2.24.2 General-purpose timers (TIMx) ..... 39
2.24.3 Basic timers TIM6 and TIM7 ..... 39
2.24.4 Independent watchdog ..... 39
2.24.5 Window watchdog ..... 39
2.24.6 SysTick timer ..... 40
2.25 Inter-integrated circuit interface $\left(I^{2} \mathrm{C}\right)$ ..... 40
2.26 Universal synchronous/asynchronous receiver transmitters (USART) ..... 40
2.27 Serial peripheral interface (SPI) ..... 41
2.28 Inter-integrated sound ( $\mathrm{I}^{2} \mathrm{~S}$ ) ..... 41
2.29 Serial Audio interface (SAI1) ..... 42
2.30 Audio PLL (PLLI2S) ..... 42
2.31 Audio and LCD PLL(PLLSAI) ..... 42
2.32 Secure digital input/output interface (SDIO) ..... 42
2.33 Ethernet MAC interface with dedicated DMA and IEEE 1588 support ..... 43
2.34 Controller area network (bxCAN) ..... 43
2.35 Universal serial bus on-the-go full-speed (OTG_FS) ..... 44
2.36 Universal serial bus on-the-go high-speed (OTG_HS) ..... 44
2.37 Digital camera interface (DCMI) ..... 45
2.38 Random number generator (RNG) ..... 45
2.39 General-purpose input/outputs (GPIOs) ..... 45
2.40 Analog-to-digital converters (ADCs) ..... 45
2.41 Temperature sensor ..... 46
2.42 Digital-to-analog converter (DAC) ..... 46
2.43 Serial wire JTAG debug port (SWJ-DP) ..... 46
2.44 Embedded Trace Macrocell ${ }^{\text {тм }}$ ..... 46
3 Pinouts and pin description ..... 48
4 Memory mapping ..... 84
5 Electrical characteristics ..... 89
5.1 Parameter conditions ..... 89
5.1.1 Minimum and maximum values ..... 89
5.1.2 Typical values ..... 89
5.1.3 Typical curves ..... 89
5.1.4 Loading capacitor ..... 89
5.1.5 Pin input voltage ..... 89
5.1.6 Power supply scheme ..... 90
5.1.7 Current consumption measurement ..... 91
5.2 Absolute maximum ratings ..... 91
5.3 Operating conditions ..... 93
5.3.1 General operating conditions ..... 93
5.3.2 VCAP1/VCAP2 external capacitor ..... 95
5.3.3 Operating conditions at power-up / power-down (regulator ON) ..... 96
5.3.4 Operating conditions at power-up / power-down (regulator OFF) ..... 96
5.3.5 Reset and power control block characteristics ..... 96
5.3.6 Over-drive switching characteristics ..... 98
5.3.7 Supply current characteristics ..... 98
5.3.8 Wakeup time from low-power modes ..... 114
5.3.9 External clock source characteristics ..... 115
5.3.10 Internal clock source characteristics ..... 119
5.3.11 PLL characteristics ..... 120
5.3.12 PLL spread spectrum clock generation (SSCG) characteristics ..... 123
5.3.13 MIPI D-PHY characteristics ..... 124
5.3.14 MIPI D-PHY PLL characteristics ..... 127
5.3.15 MIPI D-PHY regulator characteristics ..... 128
5.3.16 Memory characteristics ..... 129
5.3.17 EMC characteristics ..... 131
5.3.18 Absolute maximum ratings (electrical sensitivity) ..... 132
5.3.19 I/O current injection characteristics ..... 133
5.3.20 I/O port characteristics ..... 134
5.3.21 NRST pin characteristics ..... 140
5.3.22 TIM timer characteristics ..... 141
5.3.23 Communications interfaces ..... 141
5.3.24 12-bit ADC characteristics ..... 156
5.3.25 Temperature sensor characteristics ..... 162
5.3.26 $V_{\text {BAT }}$ monitoring characteristics ..... 162
5.3.27 Reference voltage ..... 162
5.3.28 DAC electrical characteristics ..... 163
5.3.29 FMC characteristics ..... 165
5.3.30 Quad-SPI interface characteristics ..... 185
5.3.31 Camera interface (DCMI) timing specifications ..... 186
5.3.32 LCD-TFT controller (LTDC) characteristics ..... 187
5.3.33 SD/SDIO MMC card host interface (SDIO) characteristics ..... 189
5.3.34 RTC characteristics ..... 191
6 Package information ..... 192
6.1 LQFP100 package information ..... 192
6.2 LQFP144 package information ..... 195
6.3 WLCSP168 package information ..... 198
6.4 UFBGA169 package information ..... 200
6.5 LQFP176 package information ..... 203
6.6 UFBGA(176+25) package information ..... 207
6.7 LQFP208 package information ..... 208
6.8 TFBGA216 package information ..... 212
6.9 Thermal characteristics ..... 215
$7 \quad$ Part numbering ..... 216
Appendix A Recommendations when using internal reset OFF ..... 217
A. 1 Operating conditions ..... 217
Revision history ..... 218
57

## List of tables

Table 1. Device summary .....  1
Table 2. STM32F469xx features and peripheral counts ..... 13
Table 3. Voltage regulator configuration mode versus device operating mode ..... 32
Table 4. Regulator ON/OFF and internal reset ON/OFF availability. ..... 35
Table 5. Voltage regulator modes in stop mode ..... 37
Table 6. Timer feature comparison ..... 38
Table 7. Comparison of I2C analog and digital filters ..... 40
Table 8. USART feature comparison ..... 41
Table 9. Legend/abbreviations used in the pinout table ..... 56
Table 10. STM32F469xx pin and ball definitions ..... 57
Table 11. FMC pin definition ..... 71
Table 12. Alternate function ..... 74
Table 13. STM32F469xx register boundary addresses ..... 85
Table 14. Voltage characteristics ..... 91
Table 15. Current characteristics ..... 92
Table 16. Thermal characteristics. ..... 92
Table 17. General operating conditions ..... 93
Table 18. Limitations depending on the operating power supply range ..... 95
Table 19. VCAP1/VCAP2 operating conditions ..... 96
Table 20. Operating conditions at power-up / power-down (regulator ON) ..... 96
Table 21. Operating conditions at power-up / power-down (regulator OFF). ..... 96
Table 22. Reset and power control block characteristics ..... 97
Table 23. Over-drive switching characteristics ..... 98
Table 24. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled except prefetch) or RAM, regulator ON ..... 100
Table 25. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled), regulator ON ..... 101
Table 26. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled except prefetch), regulator OFF ..... 102
Table 27. Typical and maximum current consumption in Sleep mode, regulator ON. ..... 103
Table 28. Typical and maximum current consumption in Sleep mode, regulator OFF ..... 104
Table 29. Typical and maximum current consumption in Stop mode ..... 105
Table 30. Typical and maximum current consumption in Standby mode ..... 106
Table 31. Typical and maximum current consumption in $\mathrm{V}_{\mathrm{BAT}}$ mode. ..... 107
Table 32. Switching output I/O current consumption ..... 109
Table 33. Peripheral current consumption ..... 111
Table 34. Low-power mode wakeup timings ..... 114
Table 35. High-speed external user clock characteristics ..... 115
Table 36. Low-speed external user clock characteristics ..... 115
Table 37. HSE 4-26 MHz oscillator characteristics ..... 117
Table 38. LSE oscillator characteristics ( $\mathrm{f}_{\mathrm{LSE}}=32.768 \mathrm{kHz}$ ) ..... 118
Table 39. HSI oscillator characteristics ..... 119
Table 40. LSI oscillator characteristics ..... 120
Table 41. Main PLL characteristics. ..... 120
Table 42. PLLI2S (audio PLL) characteristics ..... 121
Table 43. PLLSAI (audio and LCD-TFT PLL) characteristics ..... 122
Table 44. SSCG parameters constraint ..... 123
Table 45. MIPI D-PHY characteristics ..... 124
Table 46. MIPI D-PHY AC characteristics LP mode and HS/LP transitions ..... 126
Table 47. DSI-PLL characteristics ..... 127
Table 48. DSI regulator characteristics ..... 128
Table 49. Flash memory characteristics ..... 129
Table 50. Flash memory programming ..... 129
Table 51. Flash memory programming with $\mathrm{V}_{\mathrm{PP}}$ ..... 130
Table 52. Flash memory endurance and data retention ..... 131
Table 53. EMS characteristics ..... 131
Table 54. EMI characteristics ..... 132
Table 55. ESD absolute maximum ratings ..... 133
Table 56. Electrical sensitivities ..... 133
Table 57. I/O current injection susceptibility ..... 134
Table 58. I/O static characteristics ..... 134
Table 59. Output voltage characteristics ..... 137
Table 60. I/O AC characteristics ..... 138
Table 61. NRST pin characteristics ..... 140
Table 62. TIMx characteristics ..... 141
Table 63. I2C analog filter characteristics ..... 141
Table 64. SPI dynamic characteristics ..... 142
Table 65. $I^{2} S$ dynamic characteristics ..... 146
Table 66. SAI characteristics ..... 148
Table 67. USB OTG full speed startup time ..... 150
Table 68. USB OTG full speed DC electrical characteristics ..... 150
Table 69. USB OTG full speed electrical characteristics ..... 151
Table 70. USB HS DC electrical characteristics ..... 151
Table 71. USB HS clock timing parameters ..... 152
Table 72. Dynamic characteristics: USB ULPI ..... 153
Table 73. Dynamics characteristics: Ethernet MAC signals for SMI. ..... 154
Table 74. Dynamics characteristics: Ethernet MAC signals for RMII ..... 155
Table 75. Dynamics characteristics: Ethernet MAC signals for MII ..... 155
Table 76. ADC characteristics ..... 156
Table 77. ADC static accuracy at $\mathrm{f}_{\mathrm{ADC}}=18 \mathrm{MHz}$ ..... 158
Table 78. ADC static accuracy at $\mathrm{f}_{\mathrm{ADC}}=30 \mathrm{MHz}$ ..... 158
Table 79. ADC static accuracy at $\mathrm{f}_{\mathrm{ADC}}=36 \mathrm{MHz}$ ..... 158
Table 80. ADC dynamic accuracy at $\mathrm{f}_{\mathrm{ADC}}=18 \mathrm{MHz}$ - limited test conditions ..... 159
Table 81. ADC dynamic accuracy at $\mathrm{f}_{\mathrm{ADC}}=36 \mathrm{MHz}$ - limited test conditions ..... 159
Table 82. Temperature sensor characteristics ..... 162
Table 83. Temperature sensor calibration values ..... 162
Table 84. $V_{B A T}$ monitoring characteristics ..... 162
Table 85. internal reference voltage ..... 162
Table 86. Internal reference voltage calibration values ..... 163
Table 87. DAC characteristics ..... 163
Table 88. Asynchronous non-multiplexed SRAM/PSRAM/NOR - read timings ..... 167
Table 89. Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings ..... 167
Table 90. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings ..... 168
Table 91. Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings ..... 169
Table 92. Asynchronous multiplexed PSRAM/NOR read timings. ..... 170
Table 93. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings ..... 170
Table 94. Asynchronous multiplexed PSRAM/NOR write timings ..... 171
Table 95. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings ..... 172
Table 96. Synchronous multiplexed NOR/PSRAM read timings ..... 174
Table 97. Synchronous multiplexed PSRAM write timings. ..... 176
Table 98. Synchronous non-multiplexed NOR/PSRAM read timings ..... 177
Table 99. Synchronous non-multiplexed PSRAM write timings ..... 178
Table 100. Switching characteristics for NAND Flash read cycles ..... 181
Table 101. Switching characteristics for NAND Flash write cycles ..... 181
Table 102. SDRAM read timings ..... 182
Table 103. LPSDR SDRAM read timings ..... 183
Table 104. SDRAM write timings ..... 184
Table 105. LPSDR SDRAM write timings ..... 184
Table 106. Quad-SPI characteristics in SDR mode ..... 185
Table 107. Quad-SPI characteristics in DDR mode ..... 186
Table 108. DCMI characteristics ..... 187
Table 109. LTDC characteristics ..... 188
Table 110. Dynamic characteristics: SD / MMC characteristics, VDD $=2.7$ to 3.6 V ..... 190
Table 111. Dynamic characteristics: SD / MMC characteristics, VDD $=1.71$ to 1.9 V . ..... 191
Table 112. RTC characteristics ..... 191
Table 113. LQFP100 - Mechanical data ..... 192
Table 114. LQFP144-Mechanical data ..... 196
Table 115. WLCSP168-Mechanical data ..... 199
Table 116. UFBGA169 - Mechanical data ..... 200
Table 117. UFBGA169 - Recommended PCB design rules ( 0.5 mm pitch BGA). ..... 201
Table 118. LQFP176-Mechanical data ..... 203
Table 119. UFBGA(176+25) - Mechanical data ..... 207
Table 120. UFBGA(176+25) - Recommended PCB design rules ( 0.65 mm pitch BGA) ..... 208
Table 121. LQFP208 - Mechanical data ..... 209
Table 122. TFBGA216-Mechanical data ..... 212
Table 123. TFBGA216 - Recommended PCB design rules ( 0.8 mm pitch) ..... 213
Table 124. Package thermal characteristics ..... 215
Table 125. Ordering information scheme ..... 216
Table 126. Limitations depending on the operating power supply range ..... 217
Table 127. Document revision history ..... 218

## List of figures

Figure 1. Incompatible board design for LQFP176 package ..... 16
Figure 2. Incompatible board design for LQFP208 package ..... 17
Figure 3. UFBGA176 port-to-terminal assignment differences ..... 18
Figure 4. TFBGA216 port-to-terminal assignment differences. ..... 19
Figure 5. STM32F469xx block diagram ..... 20
Figure 6. STM32F469xx Multi-AHB matrix ..... 23
Figure 7. VDDUSB connected to an external independent power supply ..... 29
Figure 8. Power supply supervisor interconnection with internal reset OFF ..... 30
Figure 9. PDR_ON control with internal reset OFF ..... 31
Figure 10. Regulator OFF ..... 33
Figure 11. Startup in regulator OFF: slow $V_{D D}$ slope

- power-down reset risen after $\mathrm{V}_{\mathrm{CAP}}$ 1, $\mathrm{V}_{\mathrm{CAP}}$ 2 stabilization ..... 34
Figure 12. Startup in regulator OFF mode: fast $\bar{V}_{D D}$, slope - power-down reset risen before $\mathrm{V}_{\mathrm{CAP}} 1$, $\mathrm{V}_{\mathrm{CAP}} 2$ stabilization ..... 35
Figure 13. STM32F46x LQFP100 pinout ..... 48
Figure 14. STM32F46x LQFP144 pinout ..... 49
Figure 15. STM32F46x WLCSP168 pinout ..... 50
Figure 16. STM32F46x UFBGA169 ballout ..... 51
Figure 17. STM32F46x UFBGA176 ballout ..... 52
Figure 18. STM32F46x LQFP176 pinout ..... 53
Figure 19. STM32F46x LQFP208 pinout ..... 54
Figure 20. STM32F46x TFBGA216 ballout ..... 55
Figure 21. Memory map ..... 84
Figure 22. Pin loading conditions ..... 89
Figure 23. Pin input voltage ..... 89
Figure 24. Power supply scheme ..... 90
Figure 25. Current consumption measurement scheme ..... 91
Figure 26. External capacitor $\mathrm{C}_{\text {EXT }}$ ..... 95
Figure 27. Typical $\mathrm{V}_{\text {BAT }}$ current consumption (RTC ON / backup SRAM ON and LSE in Low drive mode) ..... 107
Figure 28. Typical $\mathrm{V}_{\text {BAT }}$ current consumption (RTC ON / backup SRAM ON and LSE in High drive mode) ..... 108
Figure 29. High-speed external clock source AC timing diagram ..... 116
Figure 30. Low-speed external clock source AC timing diagram ..... 116
Figure 31. Typical application with an 8 MHz crystal ..... 117
Figure 32. Typical application with a 32.768 kHz crystal ..... 118
Figure 33. ACCHSI vs. temperature ..... 119
Figure 34. $\quad$ ACC ${ }_{\text {LSI }}$ versus temperature ..... 120
Figure 35. PLL output clock waveforms in center spread mode ..... 124
Figure 36. PLL output clock waveforms in down spread mode ..... 124
Figure 37. MIPI D-PHY HS/LP clock lane transition timing diagram ..... 127
Figure 38. MIPI D-PHY HS/LP data lane transition timing diagram ..... 127
Figure 39. FT I/O input characteristics ..... 136
Figure 40. I/O AC characteristics definition ..... 139
Figure 41. Recommended NRST pin protection ..... 140
Figure 42. SPI timing diagram - slave mode and $\mathrm{CPHA}=0$ ..... 144
Figure 43. SPI timing diagram - slave mode and CPHA $=1^{(1)}$ ..... 144
Figure 44. SPI timing diagram - master mode ${ }^{(1)}$ ..... 145
Figure 45. $\quad \mathrm{I}^{2} \mathrm{~S}$ slave timing diagram (Philips protocol) ${ }^{(1)}$ ..... 147
Figure 46. $\mathrm{I}^{2} \mathrm{~S}$ master timing diagram (Philips protocol) ${ }^{(1)}$ ..... 147
Figure 47. SAI master timing waveforms ..... 149
Figure 48. SAI slave timing waveforms ..... 149
Figure 49. USB OTG full speed timings: definition of data signal rise and fall time ..... 151
Figure 50. ULPI timing diagram ..... 152
Figure 51. Ethernet SMI timing diagram ..... 153
Figure 52. Ethernet RMII timing diagram ..... 154
Figure 53. Ethernet MII timing diagram ..... 155
Figure 54. ADC accuracy characteristics ..... 160
Figure 55. Typical connection diagram using the ADC ..... 160
Figure 56. Power supply and reference decoupling ( $\mathrm{V}_{\mathrm{REF}+}$ not connected to $\mathrm{V}_{\mathrm{DDA}}$ ) ..... 161
Figure 57. Power supply and reference decoupling ( $\mathrm{V}_{\mathrm{REF}+}$ connected to $\mathrm{V}_{\mathrm{DDA}}$ ) ..... 161
Figure 58. 12-bit buffered/non-buffered DAC ..... 165
Figure 59. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms ..... 166
Figure 60. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms ..... 168
Figure 61. Asynchronous multiplexed PSRAM/NOR read waveforms ..... 169
Figure 62. Asynchronous multiplexed PSRAM/NOR write waveforms ..... 171
Figure 63. Synchronous multiplexed NOR/PSRAM read timings ..... 173
Figure 64. Synchronous multiplexed PSRAM write timings ..... 175
Figure 65. Synchronous non-multiplexed NOR/PSRAM read timings ..... 177
Figure 66. Synchronous non-multiplexed PSRAM write timings ..... 178
Figure 67. NAND controller waveforms for read access ..... 179
Figure 68. NAND controller waveforms for write access ..... 180
Figure 69. NAND controller waveforms for common memory read access ..... 180
Figure 70. NAND controller waveforms for common memory write access ..... 181
Figure 71. SDRAM read access waveforms (CL = 1) ..... 182
Figure 72. SDRAM write access waveforms ..... 183
Figure 73. Quad-SPI SDR timing diagram ..... 185
Figure 74. Quad-SPI DDR timing diagram ..... 186
Figure 75. DCMI timing diagram ..... 187
Figure 76. LCD-TFT horizontal timing diagram ..... 188
Figure 77. LCD-TFT vertical timing diagram ..... 189
Figure 78. SDIO high-speed mode ..... 189
Figure 79. SD default mode ..... 190
Figure 80. LQFP100-Outline ..... 192
Figure 81. LQFP100 - Recommended footprint ..... 193
Figure 82. LQFP100 marking example (package top view). ..... 194
Figure 83. LQFP144-Outline ..... 195
Figure 84. LQFP144-Recommended footprint ..... 197
Figure 85. LQFP144 marking example (package top view). ..... 197
Figure 86. WLCSP168-Outline ..... 198
Figure 87. UFBGA169-Outline ..... 200
Figure 88. UFBGA169-Recommended footprint ..... 201
Figure 89. UFBGA169 marking example (package top view) ..... 202
Figure 90. LQFP176-Outline ..... 203
Figure 91. LQFP176 - Recommended footprint ..... 205
Figure 92. LQFP176 marking example (package top view). ..... 206
Figure 93. UFBGA $(176+25)$ - Outline ..... 207
Figure 94. UFBGA(176+25) - Recommended footprint ..... 208
Figure 95. LQFP208-Outline ..... 209
Figure 96. LQFP208 - Recommended footprint ..... 210

Figure 97. LQFP208 marking example (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 211
Figure 98. TFBGA216-Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 212
Figure 99. TFBGA216 - Recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 213
Figure 100. TFBGA216 marking example (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 214

## 1 Description

The STM32F469xx devices are based on the high-performance Arm ${ }^{\circledR( }{ }^{\circledR}$ (a) Cortex ${ }^{\circledR}$-M4 32-bit RISC core operating at a frequency of up to 180 MHz . The Cortex ${ }^{\circledR}-\mathrm{M} 4$ core features a Floating point unit (FPU) single precision which supports all Arm ${ }^{\circledR}$ single-precision dataprocessing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

The STM32F469xx devices incorporate high-speed embedded memories (Flash memory up to 2 Mbytes, up to 384 Kbytes of SRAM), up to 4 Kbytes of backup SRAM, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

All devices offer three 12-bit ADCs, two DACs, a low-power RTC, twelve general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers, and a true random number generator (RNG). They also feature standard and advanced communication interfaces:

- Up to three $I^{2} \mathrm{Cs}$
- Six SPIs, two $I^{2}$ Ss full duplex. To achieve audio class accuracy, the $I^{2} S$ peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.
- Four USARTs plus four UARTs
- An USB OTG full-speed and a USB OTG high-speed with full-speed capability (with the ULPI)
- Two CANs
- One SAI serial audio interface
- An SDMMC host interface
- Ethernet and camera interface
- LCD-TFT display controller
- Chrom-ART Accelerator ${ }^{\text {TM }}$
- DSI Host.

Advanced peripherals include an SDMMC interface, a flexible memory control (FMC) interface, a Quad-SPI Flash memory, and camera interface for CMOS sensors. Refer to Table 2 for the list of peripherals available on each part number.

The STM32F469xx devices operate in the -40 to $+105^{\circ} \mathrm{C}$ temperature range from a 1.7 to 3.6 V power supply. A dedicated supply input for USB (OTG_FS and OTG_HS) only in full speed mode, is available on all packages.

The supply voltage can drop to 1.7 V (refer to Section 2.19.2). A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F469xx devices are offered in eight packages, ranging from 100 to 216 pins. The set of included peripherals changes with the device chosen, according to Table 2.

[^0]These features make the STM32F469xx microcontrollers suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances

Figure 5 shows the general block diagram of the device family.
Table 2. STM32F469xx features and peripheral counts

| Peripherals |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Flash memory in Kbytes |  | $\begin{gathered} \hline 512 \\ 1024 \\ 2048 \end{gathered}$ | $\begin{gathered} \hline 512 \\ 1024 \\ 2048 \end{gathered}$ | $\begin{gathered} \hline 512 \\ 1024 \\ 2048 \end{gathered}$ | $\begin{gathered} \hline 512 \\ 1024 \\ 2048 \end{gathered}$ | $\begin{gathered} \hline 512 \\ 1024 \\ 2048 \end{gathered}$ | $\begin{gathered} \hline 512 \\ 1024 \\ 2048 \end{gathered}$ |
| SRAM in Kbytes | System | 384 (160+32+128+64) |  |  |  |  |  |
|  | Backup | 4 |  |  |  |  |  |
| FMC memory controller |  | Yes |  |  |  |  |  |
| Quad-SPI |  | Yes |  |  |  |  |  |
| Ethernet |  | Yes |  |  |  |  |  |
| Timers | Generalpurpose | 10 |  |  |  |  |  |
|  | Advancedcontrol | 2 |  |  |  |  |  |
|  | Basic | 2 |  |  |  |  |  |
| Random number generator |  | Yes |  |  |  |  |  |
| Communication interfaces | SPI / ${ }^{2}$ S | 4/2(full duplex) ${ }^{(1)}$ |  | 6/2(full duplex) ${ }^{(1)}$ |  |  |  |
|  | $\mathrm{I}^{2} \mathrm{C}$ | 3 |  |  |  |  |  |
|  | USART/UART | 4/3 |  | 4/4 |  |  |  |
|  | USB OTG FS | Yes |  |  |  |  |  |
|  | USB OTG HS | Yes |  |  |  |  |  |
|  | CAN | 2 |  |  |  |  |  |
|  | SAI | 1 |  |  |  |  |  |
|  | SDIO | Yes |  |  |  |  |  |
| Camera interface |  | Yes |  |  |  |  |  |
| MIPI-DSI Host |  | Yes |  |  |  |  |  |

Table 2. STM32F469xx features and peripheral counts (continued)

| Peripherals |  | N N O + N N N |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCD-TFT | Yes |  |  |  |  |  |
| Chrom-ART Accelerator ${ }^{\text {TM }}$ (DMA2D) | Yes |  |  |  |  |  |
| GPIOs | 71 | 106 | 114 | 131 | 161 | 161 |
| 12-bit ADC | 3 |  |  |  |  |  |
| Number of channels | 14 | 20 | 24 | 16 | 24 | 24 |
| 12-bit DAC <br> Number of channels | $\begin{gathered} \text { Yes } \\ 2 \end{gathered}$ |  |  |  |  |  |
| Maximum CPU frequency | 180 MHz |  |  |  |  |  |
| Operating voltage | 1.7 to $3.6 \mathrm{~V}^{(2)}$ |  |  |  |  |  |
| Operating temperatures | Ambient operating temperature: -40 to $85^{\circ} \mathrm{C} /-40$ to $105^{\circ} \mathrm{C}$ Junction temperature: -40 to $105^{\circ} \mathrm{C} /-40$ to $125^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Package | LQFP100 | LQPF144 | UFBGA169 WLCSP168 | LQFP176 UFBGA176 | LQFP208 | TFBGA216 |

1. The SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio mode.
2. VDD/VDDA minimum value of 1.7 V is obtained when the internal reset is OFF (refer to Section 2.19.2).

### 1.1 Compatibility throughout the family

STM32F469xx devices are not compatible with other STM32F4xx devices.
Figure 1 and Figure 2 show incompatible board designs, respectively, for LQFP176 and LQFP208 packages (highlighted pins).
The UFBGA176 and TFBGA216 ballouts are compatible with other STM32F4xx devices, only few IO port pins are substituted, as shown in Figure 3 and Figure 4.

The LQFP100, LQFP144 and UFBGA169 packages are incompatible with other STM32F4xx devices.

### 1.1.1 LQFP176 package

Figure 1. Incompatible board design for LQFP176 package


1. Pins from 85 to 133 are not compatible.

### 1.1.2 LQFP208 package

Figure 2. Incompatible board design for LQFP208 package


1. Pins from 118 to 128 and pin 137 are not compatible

### 1.1.3 UFBGA176 package

Figure 3. UFBGA176 port-to-terminal assignment differences


1. The highlighted pins are substituted with dedicated DSI IO pins on STM32F469xx/479xx devices.

### 1.1.4 TFBGA216 package

Figure 4. TFBGA216 port-to-terminal assignment differences


1. The highlighted pins are substituted with dedicated DSI IO pins on STM32F469xx/479xx devices.

Figure 5. STM32F469xx block diagram


1. The timers connected to APB2 are clocked from TIMxCLK up to 180 MHz , while the timers connected to APB1 are clocked from TIMxCLK either up to 90 MHz or 180 MHz depending on TIMPRE bit configuration in the RCC_DCKCFGR register.

## 2 Functional overview

### 2.1 Arm ${ }^{\circledR}$ Cortex ${ }^{\circledR}$-M4 with FPU and embedded Flash and SRAM


#### Abstract

The Arm ${ }^{\circledR}$ Cortex ${ }^{\circledR}$-M4 with FPU processor is the latest generation of Arm ${ }^{\circledR}$ processors for embedded systems, developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts. The Arm ${ }^{\circledR}$ Cortex ${ }^{\circledR}-\mathrm{M} 4$ with FPU core is a 32 -bit RISC processor that features exceptional code-efficiency, delivering the high-performance expected from an Arm ${ }^{\circledR}$ core in the memory size usually associated with 8 - and 16-bit devices.


The processor supports a set of DSP instructions that allow efficient signal processing and complex algorithm execution. Its single precision FPU (floating point unit) speeds up software development by using metalanguage development tools, while avoiding saturation.
The STM32F46x line is compatible with all Arm ${ }^{\circledR}$ tools and software.
Figure 5 shows the general block diagram of the STM32F46x line.
Note: $\quad$ Cortex ${ }^{\circledR}-M 4$ with FPU core is binary compatible with the Cortex ${ }^{\circledR}-M 3$ core.

### 2.2 Adaptive real-time memory accelerator (ART Accelerator ${ }^{\text {TM }}$ )

The ART Accelerator ${ }^{T M}$ is a memory accelerator optimized for STM32 industry-standard Arm ${ }^{\circledR}$ Cortex ${ }^{\circledR}$-M4 with FPU processors. It balances the inherent performance advantage of the Arm ${ }^{\circledR}$ Cortex ${ }^{\circledR}$-M4 with FPU over Flash memory technologies, which normally require the processor to wait for the Flash memory at higher frequencies.

To release the processor full 225 DMIPS performance at this frequency, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 128 -bit Flash memory. Based on CoreMark ${ }^{\circledR}$ benchmark, the performance achieved thanks to the ART Accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 180 MHz .

### 2.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 Gbytes of addressable memory.
The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (realtime operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

### 2.4 Embedded Flash memory

The devices embed a Flash memory of up to 2 Mbytes available for storing programs and data.

### 2.5 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a software signature during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

### 2.6 Embedded SRAM

All devices embed:

- Up to 384 Kbyte of system SRAM including 64 Kbytes of CCM (core coupled memory) data RAM
RAM is accessed (read/write) at CPU clock speed with 0 wait states.
- 4 Kbytes of backup SRAM

This area is accessible only from the CPU. Its content is protected against possible unwanted write accesses, and is retained in Standby or VBAT mode.

### 2.7 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, Ethernet, USB HS, LCD-TFT, and DMA2D) and the slaves (Flash memory, RAM, FMC, QUADSPI, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.

Figure 6. STM32F469xx Multi-AHB matrix


### 2.8 DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).
The two DMA controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.
Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals:

- $\quad$ SPI and $I^{2} S$
- $\quad I^{2} C$
- USART
- General-purpose, basic and advanced-control timers TIMx
- DAC
- SDIO
- Camera interface (DCMI)
- ADC
- SAI1
- QUADSPI.


### 2.9 Flexible memory controller (FMC)

The Flexible memory controller (FMC) includes three memory controllers:

- The NOR/PSRAM memory controller
- The NAND/memory controller
- The Synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) controller

The main features of the FMC controller are the following:

- Interface with static-memory mapped devices including:
- Static random access memory (SRAM)
- NOR Flash memory/OneNAND Flash memory
- PSRAM
- NAND Flash memory with ECC hardware to check up to 8 Kbytes of data
- Interface with synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) memories
- 8-,16-,32-bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- Read FIFO for SDRAM controller
- The Maximum FMC_CLK/FMC_SDCLK frequency for synchronous accesses is HCLK/2.


## LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

### 2.10 Quad-SPI memory interface (QUADSPI)

All STM32F469xx devices embed a Quad-SPI memory interface, which is a specialized communication interface targeting Single, Dual, Quad or Dual-flash SPI memories. It can work in direct mode through registers, external flash status register polling mode and memory mapped mode. Up to 256 Mbytes external Flash memory are mapped, supporting 8,16 and 32 -bit access. Code execution is supported.

The opcode and the frame format are fully programmable. Communication can be either in Single Data Rate or Dual Data Rate.

### 2.11 LCD-TFT controller

The LCD-TFT display controller provides a 24-bit parallel digital RGB (Red, Green, Blue) and delivers all signals to interface directly to a broad range of LCD and TFT panels up to XGA (1024x768) resolution with the following features:

- 2 displays layers with dedicated FIFO (64x32-bit)
- Color Look-Up table (CLUT) up to 256 colors (256x24-bit) per layer
- Up to 8 Input color formats selectable per layer
- Flexible blending between two layers using alpha value (per pixel or constant)
- Flexible programmable parameters for each layer
- Color keying (transparency color)
- Up to 4 programmable interrupt events.


### 2.12 DSI Host (DSIHOST)

The DSI Host is a dedicated peripheral for interfacing with MIPI ${ }^{\circledR}$ DSI compliant displays. It includes a dedicated video interface internally connected to the LTDC and a generic APB interface that can be used to transmit information to the display.

These interfaces are as follows:

- LTDC interface:
- Used to transmit information in Video Mode, in which the transfers from the host processor to the peripheral take the form of a real-time pixel stream (DPI).
- Through a customized for mode, this interface can be used to transmit information in full bandwidth in the Adapted Command Mode (DBI).
- APB slave interface:
- Allows the transmission of generic information in Command mode, and follows a proprietary register interface.
- Can operate concurrently with either LTDC interface in either Video Mode or Adapted Command Mode.
- Video mode pattern generator:
- Allows the transmission of horizontal/vertical color bar and D-PHY BER testing pattern without any kind of stimuli.

The DSI Host main features:

- Compliant with MIPI ${ }^{\circledR}$ Alliance standards
- Interface with MIPI ${ }^{\circledR}$ D-PHY
- Supports all commands defined in the MIPI ${ }^{\circledR}$ Alliance specification for DCS:
- Transmission of all Command mode packets through the APB interface
- Transmission of commands in low-power and high-speed during Video Mode
- Supports up to two D-PHY data lanes
- Bidirectional communication and escape mode support through data lane 0
- Supports non-continuous clock in D-PHY clock lane for additional power saving
- Supports Ultra Low-Power mode with PLL disabled
- ECC and Checksum capabilities
- $\quad$ Support for End of Transmission Packet (EoTp)
- Fault recovery schemes
- 3D transmission support
- Configurable selection of system interfaces:
- AMBA APB for control and optional support for Generic and DCS commands
- Video Mode interface through LTDC
- Adapted Command Mode interface through LTDC
- Independently programmable Virtual Channel ID in
- Video Mode
- Adapted Command Mode
- APB Slave


## Video Mode interfaces features

- LTDC interface color coding mappings into 24-bit interface:
- 16-bit RGB, configurations 1,2 , and 3
- 18-bit RGB, configurations 1 and 2
- 24-bit RGB
- Programmable polarity of all LTDC interface signals
- Maximum resolution is limited by available DSI physical link bandwidth:
- Number of lanes: 2
- Maximum speed per lane: 500 Mbps


## Adapted interface features

- Support for sending large amounts of data through the memory_write_start (WMS) and memory_write_continue (WMC) DCS commands
- LTDC interface color coding mappings into 24-bit interface:
- 16-bit RGB, configurations 1,2 , and 3
- 18-bit RGB, configurations 1 and 2
- 24-bit RGB


## Video mode pattern generator

- Vertical and horizontal color bar generation without LTDC stimuli
- BER pattern without LTDC stimuli


### 2.13 Chrom-ART Accelerator ${ }^{\text {TM }}$ (DMA2D)

The Chrom-Art Accelerator ${ }^{\text {TM }}$ (DMA2D) is a graphic accelerator which offers advanced bit blitting, row data copy and pixel format conversion. It supports the following functions:

- Rectangle filling with a fixed color
- Rectangle copy
- Rectangle copy with pixel format conversion
- Rectangle composition with blending and pixel format conversion.

Various image format coding are supported, from indirect 4bpp color mode up to 32bpp direct color. It embeds dedicated memory to store color lookup tables.

An interrupt can be generated when an operation is complete or at a programmed watermark.

All the operations are fully automatized and are running independently from the CPU or the DMAs.

### 2.14 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 93 maskable interrupt channels plus the 16 interrupt lines of the Cortex ${ }^{\circledR}$ M4 with FPU core.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved on interrupt entry, and restored on interrupt exit, with no instruction overhead
This hardware block provides flexible interrupt management features with minimum interrupt latency.


### 2.15 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 23 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 159 GPIOs can be connected to the 16 external interrupt lines.

### 2.16 Clocks and startup

On reset the 16 MHz internal RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer $1 \%$ accuracy over the full temperature range. The application can then select as system clock either the RC oscillator or an external 4-26 MHz clock source. This clock can be monitored for failure. If a failure is detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 180 MHz . Similarly, full interrupt management of the PLL clock entry is available when necessary (for example if an indirectly used external oscillator fails).
Several prescalers allow the configuration of the two AHB buses, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the two AHB buses is 180 MHz while the maximum frequency of the high-speed APB domains is 90 MHz . The maximum allowed frequency of the low-speed APB domain is 45 MHz .

The devices embed a dedicated PLL (PLLI2S) and PLLSAI which allows to achieve audio class performance. In this case, the $I^{2} S$ master clock can generate all standard sampling frequencies from 8 kHz to 192 kHz .

### 2.17 Boot modes

At startup, boot pins are used to select one out of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory through a serial interface. Refer to application note AN2606 for details.

### 2.18 Power supply schemes

- $\quad \mathrm{V}_{\mathrm{DD}}=1.7$ to 3.6 V : external power supply for $\mathrm{I} / \mathrm{Os}$ and the internal regulator (when enabled), provided externally through $V_{D D}$ pins.
- $\quad \mathrm{V}_{\mathrm{SSA}}, \mathrm{V}_{\mathrm{DDA}}=1.7$ to 3.6 V : external analog power supplies for ADC, DAC, Reset blocks, RCs and PLL. $\mathrm{V}_{\text {DDA }}$ and $\mathrm{V}_{\mathrm{SSA}}$ must be connected to $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$, respectively.
Note: $\quad V_{D D} / V_{D D A}$ minimum value of 1.7 V is obtained when the internal reset is OFF (refer to Section 2.19.2). Refer to Table 3 to identify the packages supporting this option.
- $\quad V_{B A T}=1.65$ to 3.6 V : power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when $V_{D D}$ is not present.
- $\quad V_{\text {DDUSB }}$ can be connected either to $V_{\text {DD }}$ or an external independent power supply (3.0 to 3.6 V ) for USB transceivers.
For example, when device is powered at 1.8 V , an independent power supply 3.3 V can be connected to $V_{\text {DDUSB }}$. When the $\mathrm{V}_{\text {DDUSB }}$ is connected to a separated power supply, it is independent from $\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\text {DDA }}$ but it must be the last supply to be provided and the first to disappear.

The following conditions must be respected:

- During power-on phase ( $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\mathrm{DD}}$ MII $)$, $\mathrm{V}_{\mathrm{DDUSB}}$ should be always lower than $V_{D D}$
- During power-down phase ( $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\mathrm{DD} \_ \text {MIN }}$ ), $\mathrm{V}_{\mathrm{DDUSB}}$ should be always lower than $V_{D D}$
- $\quad V_{\text {DDUSB }}$ rising and falling time rate specifications must be respected.
- In operating mode phase, $\mathrm{V}_{\text {DDUSB }}$ could be lower or higher than VDD:
- If USB (USB OTG_HS/OTG_FS) is used, the associated GPIOs powered by $V_{\text {DDUSB }}$ are operating between $V_{\text {DDUSB }}$ min and $V_{\text {DDUSB }}$ mAX. The $V_{\text {DDUSB }}$ supplies both USB transceivers (USB OTG_HS and USB OTG_FS).
- If only one USB transceiver is used in the application, the GPIOs associated to the other USB transceiver are still supplied by $V_{\text {DDUSB }}$.
- If USB (USB OTG_HS/OTG_FS) is not used, the associated GPIOs powered by $V_{\text {DDUSB }}$ are operating between $V_{\text {DD_MIN }}$ and $V_{\text {DD_max }}$.
- If USB (USB OTG_HS/OTG_FS) is not used and the associated GPIOs powered by $\mathrm{V}_{\text {DDUSB }}$ are not used, then $\mathrm{V}_{\text {DDUSB }}$ should be tied to $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$ ( $V_{\text {DDUSB }}$ must not be floating).

Figure 7. $V_{\text {DDUSB }}$ connected to an external independent power supply


The DSI (Display Serial Interface) sub-system uses several power supply pins that are independent from the other supply pins:

- VDDDSI is an independent DSI power supply dedicated for DSI Regulator and MIPI D-PHY. This supply must be connected to global VDD.
- VCAPDSI pin is the output of DSI Regulator ( 1.2 V ), which must be connected externally to VDD12DSI.
- VDD12DSI pin is used to supply the MIPI D-PHY, and to supply clock and data lanes pins. An external capacitor of $2.2 \mu \mathrm{~F}$ must be connected on VDD12DSI pin.
- VSSDSI pin is an isolated supply ground used for DSI sub-system.
- If DSI functionality is not used at all, then:
- VDDDSI pin must be connected to global VDD.
- VCAPDSI pin must be connected externally to VDD12DSI but the external capacitor is no more needed.
- VSSDSI pin must be grounded.


### 2.19 Power supply supervisor

### 2.19.1 Internal reset ON

On packages embedding the PDR_ON pin, the power supply supervisor is enabled by holding PDR_ON high. On other packages the power supply supervisor is always enabled.
The device has an integrated power-on reset (POR)/ power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry. At power-on, POR/PDR is always active and ensures proper operation starting from 1.8 V . After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default BOR thresholds, or to disable BOR permanently. Three BOR thresholds are available through option bytes. The device remains in reset mode when $\mathrm{V}_{\mathrm{DD}}$ is below a specified threshold, $V_{\text {POR/PDR }}$ or $V_{B O R}$, without the need for an external reset circuit.
The device also features an embedded programmable voltage detector (PVD) that monitors the $V_{D D} / V_{D D A}$ power supply and compares it to the $V_{P V D}$ threshold. An interrupt can be generated when $V_{D D} / V_{D D A}$ drops below the $V_{P V D}$ threshold and/or when $V_{D D} / V_{D D A}$ is higher than the $V_{P V D}$ threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

### 2.19.2 Internal reset OFF

This feature is available only on packages featuring the PDR_ON pin. The internal power-on reset (POR) / power-down reset (PDR) circuitry is disabled through the PDR_ON pin.
An external power supply supervisor should monitor $V_{D D}$ and NRST and should maintain the device in reset mode as long as $V_{D D}$ is below a specified threshold. PDR_ON must be connected to VSS, as shown in Figure 8.

Figure 8. Power supply supervisor interconnection with internal reset OFF


The $\mathrm{V}_{\mathrm{DD}}$ specified threshold, below which the device must be maintained under reset, is 1.7 V (see Figure 9).

A comprehensive set of power-saving mode allows to design low-power applications.
When the internal reset is OFF, the following integrated features are no more supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled
- The brownout reset (BOR) circuitry must be disabled
- The embedded programmable voltage detector (PVD) is disabled
- $\quad V_{B A T}$ functionality is no more available and $V_{B A T}$ pin should be connected to $V_{D D}$.

All packages allow to disable the internal reset through the PDR_ON signal when connected to $\mathrm{V}_{\mathrm{SS}}$.

Figure 9. PDR_ON control with internal reset OFF


1. PDR_ON signal to be kept always low.

### 2.20 Voltage regulator

The regulator has four operating modes:

- Regulator ON
- Main regulator mode (MR)
- Low power regulator (LPR)
- Power-down
- Regulator OFF


### 2.20.1 Regulator ON

On packages embedding the BYPASS_REG pin, the regulator is enabled by holding BYPASS_REG low. On all other packages, the regulator is always enabled.
There are three power modes configured by software when the regulator is ON :

- MR mode used in Run/sleep modes or in Stop modes
- In Run/Sleep mode

The MR mode is used either in the normal mode (default mode) or the over-drive mode (enabled by software). Different voltages scaling are provided to reach the best compromise between maximum frequency and dynamic power consumption. The over-drive mode allows operating at a higher frequency than the normal mode for a given voltage scaling.

- In Stop modes

The MR can be configured in two ways during stop mode:
MR operates in normal mode (default mode of MR in stop mode)
MR operates in under-drive mode (reduced leakage mode).

- LPR is used in the Stop modes:

The LP regulator mode is configured by software when entering Stop mode.
Like the MR mode, the LPR can be configured in two ways during stop mode:

- LPR operates in normal mode (default mode when LPR is ON)
- LPR operates in under-drive mode (reduced leakage mode).
- Power-down is used in Standby mode.

The Power-down mode is activated only when entering in Standby mode. The regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption. The contents of the registers and SRAM are lost.

Refer to Table 3 for a summary of voltage regulator modes versus device operating modes.
Two external ceramic capacitors should be connected on $\mathrm{V}_{\mathrm{CAP}_{1} 1}$ and $\mathrm{V}_{\mathrm{CAP} \_2}$ pin. Refer to Section 2.18 and Table 126.
All packages have the regulator ON feature.
Table 3. Voltage regulator configuration mode versus device operating mode ${ }^{(1)}$

| Voltage regulator <br> configuration | Run mode | Sleep mode | Stop mode | Standby mode |
| :---: | :---: | :---: | :---: | :---: |
| Normal mode | MR | MR | MR or LPR | - |
| Over-drive mode ${ }^{(2)}$ | MR | MR | - | - |
| Under-drive mode | - | - | MR or LPR | - |
| Power-down mode | - | - | - | Yes |

1. '-' means that the corresponding configuration is not available.
2. The over-drive mode is not available when $\mathrm{V}_{\mathrm{DD}}=1.7$ to 2.1 V .

### 2.20.2 Regulator OFF

This feature is available only on packages featuring the BYPASS_REG pin. The regulator is disabled by holding BYPASS_REG high. The regulator OFF mode allows to supply externally a $\mathrm{V}_{12}$ voltage source through $\mathrm{V}_{\mathrm{CAP}} 1$ and $\mathrm{V}_{\mathrm{CAP}}$ 2 1 pins.
Since the internal voltage scaling is not managed internally, the external voltage value must be aligned with the targeted maximum frequency. Refer to Operating conditions. The two $2.2 \mu \mathrm{~F}$ ceramic capacitors should be replaced by two 100 nF decoupling capacitors. Refer to Section 2.18.

When the regulator is OFF, there is no more internal monitoring on $V_{12}$. An external power supply supervisor should be used to monitor the $\mathrm{V}_{12}$ of the logic power domain. PA0 pin should be used for this purpose, and act as power-on reset on $\mathrm{V}_{12}$ power domain.
In regulator OFF mode, the following features are no more supported:

- PAO cannot be used as a GPIO pin since it allows to reset a part of the $\mathrm{V}_{12}$ logic power domain which is not reset by the NRST pin.
- As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As a consequence, PA0 and NRST pins must be managed separately if the debug connection under reset or pre-reset is required.
- The over-drive and under-drive modes are not available.
- The Standby mode is not available.

Figure 10. Regulator OFF


The following conditions must be respected:

- $\quad \mathrm{V}_{\mathrm{DD}}$ must always be higher than $\mathrm{V}_{\mathrm{CAP} \_1}$ and $\mathrm{V}_{\mathrm{CAP} \_2}$ to avoid current injection between power domains.
- If the time for $\mathrm{V}_{\mathrm{CAP}} 1$ and $\mathrm{V}_{\mathrm{CAP} \_2}$ to reach $\mathrm{V}_{12}$ minimum value is faster than the time for $\mathrm{V}_{\mathrm{DD}}$ to reach 1.7 V , then PA0 must be kept low to cover both conditions: until $\mathrm{V}_{\mathrm{CAP}} 1$ and $\mathrm{V}_{\mathrm{CAP} \_2}$ reach $\mathrm{V}_{12}$ minimum value and until $\mathrm{V}_{\mathrm{DD}}$ reaches 1.7 V (see Figure 11).
- Otherwise, if the time for $\mathrm{V}_{\mathrm{CAP}} 1$ and $\mathrm{V}_{\mathrm{CAP}}$ 2 to reach $\mathrm{V}_{12}$ minimum value is slower than the time for $\mathrm{V}_{\mathrm{DD}}$ to reach $\overline{1.7} \mathrm{~V}$, then $\overline{\mathrm{PA}} 0$ can be asserted low externally (see Figure 12).
- If $\mathrm{V}_{\mathrm{CAP}}$ 1 and $\mathrm{V}_{\mathrm{CAP}}$ 2 go below $\mathrm{V}_{12}$ minimum value and $\mathrm{V}_{\mathrm{DD}}$ is higher than 1.7 V , then a reset must be asserted on PA0 pin.
Note: $\quad$ The minimum value of $V_{12}$ depends on the maximum frequency targeted in the application (see Operating conditions).

Figure 11. Startup in regulator OFF: slow $\mathrm{V}_{\mathrm{DD}}$ slope - power-down reset risen after $\mathrm{V}_{\mathrm{CAP}}{ }_{1}, \mathrm{~V}_{\mathrm{CAP}}$ 2 stabilization


1. This figure is valid whatever the internal reset mode (ON or OFF).

Figure 12. Startup in regulator OFF mode: fast $\mathrm{V}_{\mathrm{DD}}$ slope - power-down reset risen before $\mathrm{V}_{\text {CAP_1 }}, \mathrm{V}_{\text {CAP_2 }}$ stabilization


1. This figure is valid whatever the internal reset mode (ON or OFF).

### 2.20.3 Regulator ON/OFF and internal reset ON/OFF availability

Table 4. Regulator ON/OFF and internal reset ON/OFF availability

| Package | Regulator ON | Regulator OFF | Internal reset ON | Internal reset OFF |
| :---: | :---: | :---: | :---: | :---: |
| WLCSP168 UFBGA169 LQFP144 LQFP208 | Yes | No | $\begin{gathered} \text { Yes } \\ \text { PDR_ON set to } V_{D D} \end{gathered}$ | $\begin{gathered} \text { Yes } \\ \text { PDR_ON set to } V_{S S} \end{gathered}$ |
| LQFP176 <br> UFBGA176 <br> TFBGA216 | Yes <br> BYPASS_REG set to $V_{S S}$ | Yes <br> BYPASS_REG set to $V_{D D}$ |  |  |
| LQFP100 | Yes | No | Yes | No |

### 2.21 Real-time clock (RTC), backup SRAM and backup registers

The backup domain includes:

- The real-time clock (RTC)
- 4 Kbytes of backup SRAM
- 20 backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the second, minute, hour (in 12/24 hour), week day, date, month, year, in BCD (binarycoded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are performed automatically. The RTC provides a programmable alarm and programmable periodic interrupts with wakeup from Stop and Standby modes. The sub-seconds value is also available in binary format.

It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator or the high-speed external clock divided by 128. The internal low-speed RC
has a typical frequency of 32 kHz . The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation.

Two alarm registers are used to generate an alarm at a specific time and calendar fields can be independently masked for alarm comparison. To generate a periodic interrupt, a 16-bit programmable binary auto-reload downcounter with programmable resolution is available and allows automatic wakeup and periodic alarms from every $120 \mu$ s to every 36 hours.
A 20-bit prescaler is used for the time base clock. It is by default configured to generate a time base of 1 second from a clock at 32.768 kHz .

The 4-Kbyte backup SRAM is an EEPROM-like memory area. It can be used to store data which need to be retained in VBAT and standby mode. This memory area is disabled by default to minimize power consumption (see Section 2.22). It can be enabled by software.
The backup registers are 32-bit registers used to store 80 bytes of user application data when $V_{D D}$ power is not present. Backup registers are not reset by a system, a power reset, or when the device wakes up from the Standby mode (see Section 2.22).

Additional 32-bit registers contain the programmable alarm subseconds, seconds, minutes, hours, day, and date.
Like backup SRAM, the RTC and backup registers are supplied through a switch that is powered either from the $\bigvee_{D D}$ supply when present or from the $V_{B A T}$ pin.

### 2.22 Low-power modes

The devices support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

- Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

- Stop mode

The Stop mode achieves the lowest power consumption while retaining the contents of SRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled.
The voltage regulator can be put either in main regulator mode (MR) or in low-power mode (LPR). Both modes can be configured as follows (see Table 5):

- Normal mode (default mode when MR or LPR is enabled)
- Under-drive mode.

The device can be woken up from the Stop mode by any of the EXTI line (the EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm / wakeup / tamper / time stamp events, the USB OTG FS/HS wakeup or the Ethernet wakeup).

Table 5. Voltage regulator modes in stop mode

| Voltage regulator <br> configuration | Main regulator (MR) | Low-power regulator (LPR) |
| :---: | :---: | :---: |
| Normal mode | MR ON | LPR ON |
| Under-drive mode | MR in under-drive mode | LPR in under-drive mode |

- Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.2 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, the SRAM and register contents are lost except for registers in the backup domain and the backup SRAM when selected.
The device exits the Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm / wakeup / tamper /time stamp event occurs.
The standby mode is not supported when the embedded voltage regulator is bypassed and the 1.2 V domain is controlled by an external power.

## $2.23 \quad V_{\text {BAT }}$ operation

The $\mathrm{V}_{\text {BAT }}$ pin allows to power the device $\mathrm{V}_{\text {BAT }}$ domain from an external battery, an external supercapacitor, or from $V_{D D}$ when no external battery neither an external supercapacitor are present.
$V_{B A T}$ operation is activated when $V_{D D}$ is not present.
The $V_{B A T}$ pin supplies the RTC, the backup registers and the backup SRAM.
Note: $\quad$ When the microcontroller is supplied from $V_{B A T}$, external interrupts and RTC alarm/events do not exit it from $V_{B A T}$ operation.
When PDR_ON pin is connected to $V_{S S}$ (Internal Reset OFF), the $V_{B A T}$ functionality is no more available and $V_{B A T}$ pin should be connected to VDD.

### 2.24 Timers and watchdogs

The devices include two advanced-control timers, eight general-purpose timers, two basic timers and two watchdog timers.
All timer counters can be frozen in debug mode.
Table 6 compares the features of the advanced-control, general-purpose and basic timers.

Table 6. Timer feature comparison

| Timer type | Timer | Counter resolution | Counter type | Prescaler factor | DMA request generation | Capture/ compare channels | Complementary output | $\begin{array}{\|c\|} \text { Max } \\ \text { interface } \\ \text { clock } \\ \text { (MHz) } \end{array}$ | $\begin{gathered} \text { Max } \\ \text { timer } \\ \text { clock } \\ (\mathrm{MHz})^{(1)} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Advanced control | TIM1, TIM8 | 16-bit |  | Any integer between 1 and 65536 | Yes | 4 | Yes | 90 | 180 |
| General purpose | $\begin{aligned} & \text { TIM2, } \\ & \text { TIM5 } \end{aligned}$ | 32-bit | Up, Down, Up/down | Any integer between 1 and 65536 | Yes | 4 | No | 45 | 90/180 |
|  | TIM3, TIM4 | 16-bit |  | Any integer between 1 and 65536 | Yes | 4 | No | 45 | 90/180 |
|  | TIM9 | 16-bit | Up | Any integer between 1 and 65536 | No | 2 | No | 90 | 180 |
|  | $\begin{aligned} & \hline \text { TIM10 } \\ & \text { TIM11 } \end{aligned}$ | 16-bit | Up | Any integer between 1 and 65536 | No | 1 | No | 90 | 180 |
|  | TIM12 | 16-bit | Up | Any integer between 1 and 65536 | No | 2 | No | 45 | 90/180 |
|  | $\begin{aligned} & \hline \text { TIM13 } \\ & \text { TIM14 } \end{aligned}$ | 16-bit | Up | Any integer between 1 and 65536 | No | 1 | No | 45 | 90/180 |
| Basic | TIM6, <br> TIM7 | 16-bit | Up | Any integer between 1 and 65536 | Yes | 0 | No | 45 | 90/180 |

1. The maximum timer clock is either 90 or 180 MHz depending on TIMPRE bit configuration in the RCC_DCKCFGR register.

### 2.24.1 Advanced-control timers (TIM1, TIM8)

The advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output

If configured as standard 16-bit timers, they have the same features as the general-purpose TIMx timers. If configured as 16 -bit PWM generators, they have full modulation capability ( 0 100\%).

The advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.
TIM1 and TIM8 support independent DMA request generation.

### 2.24.2 General-purpose timers (TIMx)

There are ten synchronizable general-purpose timers embedded in the STM32F46x devices (see Table 6 for differences).

- TIM2, TIM3, TIM4, TIM5

The STM32F46x include 4 full-featured general-purpose timers: TIM2, TIM5, TIM3, and TIM4.The TIM2 and TIM5 timers are based on a 32-bit auto-reload up/down counter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-bit autoreload up/down counter and a 16-bit prescaler. They all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input capture/output compare/PWMs on the largest packages.
The TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.
Any of these general-purpose timers can be used to generate PWM outputs.
TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

- TIM9, TIM10, TIM11, TIM12, TIM13, and TIM14

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10, TIM11, TIM13, and TIM14 feature one independent channel, whereas TIM9 and TIM12 have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

### 2.24.3 Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger and waveform generation. They can also be used as a generic 16-bit time base.
TIM6 and TIM7 support independent DMA request generation.

### 2.24.4 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

### 2.24.5 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

### 2.24.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- a 24-bit downcounter
- autoreload capability
- maskable system interrupt generation when the counter reaches 0
- programmable clock source.


### 2.25 Inter-integrated circuit interface ( $\left.\mathbf{I}^{2} \mathrm{C}\right)$

Up to three $I^{2} \mathrm{C}$ bus interfaces can operate in multimaster and slave modes. They can support the standard (up to 100 KHz ), and fast (up to 400 KHz ) modes. They support the 7/10-bit addressing mode and the 7 -bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded.

The $I^{2} \mathrm{C}$ bus interfaces can be served by DMA and support SMBus 2.0/PMBus.
The devices also include programmable analog and digital noise filters (see Table 7).
Table 7. Comparison of I2C analog and digital filters

| Filter | Analog | Digital |
| :---: | :---: | :---: |
| Pulse width of suppressed spikes | $\geq 50 \mathrm{~ns}$ | Programmable length, from one to fifteen I2C peripheral clocks |

### 2.26 Universal synchronous/asynchronous receiver transmitters (USART)

The devices embed four universal synchronous/asynchronous receiver transmitters (USART1, USART2, USART3 and USART6) and four universal asynchronous receiver transmitters (UART4, UART5, UART7, and UART8).

These six interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. The USART1 and USART6 interfaces are able to communicate at speeds of up to $11.25 \mathrm{Mbit} / \mathrm{s}$. The other available interfaces communicate at up to 5.62 bit/s.

USART1, USART2, USART3 and USART6 also provide hardware management of the CTS and RTS signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller.

Table 8. USART feature comparison ${ }^{(1)}$

| Name | Standard features | Modem (RTS/CTS) | LIN | SPI master | irDA | Smartcard (ISO 7816) | Max. baud rate in Mbit/s |  | APB mapping |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | Oversampling by 16 | Oversampling by 8 |  |
| USART1 | X | X | X | X | X | X | 5.62 | 11.25 | $\begin{gathered} \text { APB2 } \\ (\max . \\ 90 \mathrm{MHz}) \end{gathered}$ |
| USART2 | X | X | X | X | X | X | 2.81 | 5.62 | APB1 (max. 45 MHz ) |
| USART3 | X | X | X | X | X | X | 2.81 | 5.62 | APB1 (max. 45 MHz ) |
| UART4 | X | - | X | - | X | - | 2.81 | 5.62 | APB1 (max. 45 MHz ) |
| UART5 | X | - | X | - | X | - | 2.81 | 5.62 | APB1 (max. 45 MHz ) |
| USART6 | X | X | X | X | X | X | 5.62 | 11.25 | $\begin{gathered} \text { APB2 } \\ \text { (max. } \\ 90 \mathrm{MHz} \text { ) } \end{gathered}$ |
| UART7 | X | - | X | - | X | - | 2.81 | 5.62 | APB1 (max. 45 MHz ) |
| UART8 | X | - | X | - | X | - | 2.81 | 5.62 | APB1 (max. 45 MHz ) |

1. $X=$ feature supported.

### 2.27 Serial peripheral interface (SPI)

The devices feature up to six SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1, SPI4, SPI5, and SPI6 can communicate at up to $45 \mathrm{Mbits} / \mathrm{s}$, SPI2 and SPI3 can communicate at up to $22.5 \mathrm{Mbit} / \mathrm{s}$. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes. All SPIs can be served by the DMA controller.

The SPI interface can be configured to operate in TI mode for communications in master mode and slave mode.

### 2.28 Inter-integrated sound ( $\mathbf{I}^{2} S$ )

Two standard $\mathrm{I}^{2}$ S interfaces (multiplexed with SPI2 and SPI3) are available. They can be operated in master or slave mode, in full duplex and simplex communication modes, and can be configured to operate with a 16-/32-bit resolution as an input or output channel.

Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the $I^{2} S$ interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I2Sx can be served by the DMA controller.
Note: For I2S2 full-duplex mode, I2S2_CK and I2S2_WS signals can be used only on GPIO Port $B$ and GPIO Port D.

### 2.29 Serial Audio interface (SAI1)

The serial audio interface (SAI1) is based on two independent audio sub-blocks which can operate as transmitter or receiver with their FIFO. Many audio protocols are supported by each block: I2S standards, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF output, supporting audio sampling frequencies from 8 kHz up to 192 kHz . Both sub-blocks can be configured in master or in slave mode.

In master mode, the master clock can be output to the external DAC/CODEC at 256 times of the sampling frequency.

The two sub-blocks can be configured in synchronous mode when full-duplex mode is required.

SAl1 can be served by the DMA controller.
2.30 Audio PLL (PLLI2S)

The devices feature an additional dedicated PLL for audio $I^{2} S$ and SAI applications. It allows to achieve error-free $I^{2} S$ sampling clock accuracy without compromising on the CPU performance, while using USB peripherals.

The PLLI2S configuration can be modified to manage an $I^{2}$ S/SAI sample rate change without disabling the main PLL (PLL) used for CPU, USB and Ethernet interfaces.

The audio PLL can be programmed with very low error to obtain sampling rates ranging from 8 KHz to 192 KHz .

In addition to the audio PLL, a master clock input pin can be used to synchronize the $I^{2}$ S/SAI flow with an external PLL (or Codec output).

### 2.31 Audio and LCD PLL(PLLSAI)

An additional PLL dedicated to audio and LCD-TFT is used for SAl1 peripheral in case the PLLI2S is programmed to achieve another audio sampling frequency (49.152 MHz or 11.2896 MHz ) and the audio application requires both sampling frequencies simultaneously.

The PLLSAI is also used to generate the LCD-TFT clock.

### 2.32 Secure digital input/output interface (SDIO)

An SD/SDIO/MMC host interface is available, that supports MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.

The interface allows data transfer at up to 48 MHz , and is compliant with the SD Memory Card Specification Version 2.0.

The SDIO Card Specification Version 2.0 is also supported with two different databus modes: 1-bit (default) and 4-bit.

The current version supports only one SD/SDIO/MMC4.2 card at any one time and a stack of MMC4.1 or previous.
In addition to SD/SDIO/MMC, this interface is fully compliant with the CE-ATA digital protocol Rev1.1.

### 2.33 Ethernet MAC interface with dedicated DMA and IEEE 1588 support

The devices provide an IEEE-802.3-2002-compliant media access controller (MAC) for ethernet LAN communications through an industry-standard medium-independent interface (MII) or a reduced medium-independent interface (RMII). The microcontroller requires an external physical interface device (PHY) to connect to the physical LAN bus (twisted-pair, fiber, etc.). The PHY is connected to the device MII port using 17 signals for MII or 9 signals for RMII, and can be clocked using the 25 MHz (MII) from the microcontroller.
The devices include the following features:

- Supports 10 and $100 \mathrm{Mbit} / \mathrm{s}$ rates
- Dedicated DMA controller allowing high-speed transfers between the dedicated SRAM and the descriptors (see the STM32F4xx reference manual for details)
- Tagged MAC frame support (VLAN support)
- Half-duplex (CSMA/CD) and full-duplex operation
- MAC control sublayer (control frames) support
- 32-bit CRC generation and removal
- Several address filtering modes for physical and multicast address (multicast and group addresses)
- 32-bit status code for each transmitted or received frame
- Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the receive FIFO are both 2 Kbytes.
- $\quad$ Supports hardware PTP (precision time protocol) in accordance with IEEE 15882008 (PTP V2) with the time stamp comparator connected to the TIM2 input
- Triggers interrupt when system time becomes greater than target time


### 2.34 Controller area network (bxCAN)

The two CANs are compliant with the 2.0A and B (active) specifications with a bitrate up to 1 $\mathrm{Mbit} / \mathrm{s}$. They can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three transmit mailboxes, two receive FIFOS with 3 stages and 28 shared scalable filter banks (all of them can be used even if one CAN is used). 256 bytes of SRAM are allocated for each CAN.

### 2.35 Universal serial bus on-the-go full-speed (OTG_FS)

The device embeds an USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The main features are:

- Combined Rx and Tx FIFO size of 1.28 KB with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 1 bidirectional control endpoint +5 IN endpoints +5 OUT endpoints
- 12 host channels with periodic OUT support
- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- Internal FS OTG PHY support
- HNP/SNP/IP inside (no need for any external resistor)

For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

### 2.36 Universal serial bus on-the-go high-speed (OTG_HS)

The device embeds a USB OTG high-speed (up to $480 \mathrm{Mb} / \mathrm{s}$ ) device/host/OTG peripheral. The USB OTG HS supports both full-speed and high-speed operations. It integrates the transceivers for full-speed operation ( $12 \mathrm{MB} / \mathrm{s}$ ) and features a UTMI low-pin interface (ULPI) for high-speed operation ( $480 \mathrm{MB} / \mathrm{s}$ ). When using the USB OTG HS in HS mode, an external PHY device connected to the ULPI is required.

The USB OTG HS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The main features are:

- Combined Rx and Tx FIFO size of 4 KB with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 8 bidirectional endpoints
- 16 host channels with periodic OUT support
- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- Internal FS OTG PHY support
- External HS or HS OTG operation supporting ULPI in SDR mode. The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- for OTG/Host modes, a power switch is needed in case bus-powered devices are connected


### 2.37 Digital camera interface (DCMI)

The devices embed a camera interface that can connect with camera modules and CMOS sensors through an 8-bit to 14-bit parallel interface, to receive video data. The camera interface can sustain a data transfer rate up to $54 \mathrm{Mbyte} / \mathrm{s}$ at 54 MHz . It features:

- Programmable polarity for the input pixel clock and synchronization signals
- Parallel data communication can be 8-, 10-, 12- or 14-bit
- $\quad$ Supports 8-bit progressive video monochrome or raw bayer format, YCbCr 4:2:2 progressive video, RGB 565 progressive video or compressed data (like JPEG)
- Supports continuous mode or snapshot (a single frame) mode
- Capability to automatically crop the image black \& white.


### 2.38 Random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

### 2.39 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

The I/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.
Fast I/O handling allowing maximum $\mathrm{I} / \mathrm{O}$ toggling up to 90 MHz .

### 2.40 Analog-to-digital converters (ADCs)

Three 12-bit analog-to-digital converters are embedded and each ADC shares up to 16 external channels, performing conversions in the single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold

The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs could be triggered by any of TIM1, TIM2, TIM3, TIM4, TIM5, or TIM8 timer.

### 2.41 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 1.7 V and 3.6 V . The temperature sensor is internally connected to the same input channel as $\mathrm{V}_{\mathrm{BAT}}$, $\mathrm{ADC} 1 \_I N 18$, which is used to convert the sensor output voltage into a digital value. When the temperature sensor and $\mathrm{V}_{\text {BAT }}$ conversion are enabled at the same time, only $\mathrm{V}_{\mathrm{BAT}}$ conversion is performed.
As the offset of the temperature sensor varies from chip to chip due to process variation, the internal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, then an external temperature sensor part should be used.

### 2.42 Digital-to-analog converter (DAC)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- 8-bit or 10-bit monotonic output
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- external triggers for conversion
- input voltage reference $\mathrm{V}_{\text {REF }+}$

Eight DAC trigger inputs are used in the device. The DAC channels are triggered through the timer update outputs that are also connected to different DMA streams.

### 2.43 Serial wire JTAG debug port (SWJ-DP)

The Arm SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

### 2.44 Embedded Trace Macrocell ${ }^{\text {TM }}$

The Arm Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F46x through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or
any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.

## 3 Pinouts and pin description

Figure 13. STM32F46x LQFP100 pinout


1. The above figure shows the package top view.

Figure 14. STM32F46x LQFP144 pinout


1. The above figure shows the package top view.

Figure 15. STM32F46x WLCSP168 pinout


1. The above figure shows the package bottom view.

Figure 16. STM32F46x UFBGA169 ballout
(

1. The above figure shows the package top view.

Figure 17. STM32F46x UFBGA176 ballout


1. The above figure shows the package top view.

Figure 18. STM32F46x LQFP176 pinout


1. The above figure shows the package top view.

Figure 19. STM32F46x LQFP208 pinout


1. The above figure shows the package top view.

Figure 20. STM32F46x TFBGA216 ballout


1. The above figure shows the package top view.

Table 9. Legend/abbreviations used in the pinout table

| Name | Abbreviation | Definition |
| :---: | :---: | :---: |
| Pin name | Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name |  |
| Pin type | S | Supply pin |
|  | 1 | Input only pin |
|  | 1/O | Input / output pin |
| I/O structure | FT | 5 V tolerant I/O |
|  | TTa | 3.3 V tolerant I/O directly connected to analog parts |
|  | B | Dedicated BOOTO pin |
|  | RST | Bidirectional reset pin with weak pull-up resistor |
| Notes | Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset |  |
| Alternate functions | Functions selected through GPIOx_AFR registers |  |
| Additional functions | Functions directly selected/enabled through peripheral registers |  |

Table 10. STM32F469xx pin and ball definitions

| Pin number |  |  |  |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ | $\begin{array}{\|l} \stackrel{y}{0} \\ \stackrel{0}{2} \\ \underset{y y}{2} \end{array}$ |  | $\begin{aligned} & \text { n } \\ & \stackrel{0}{0} \\ & \mathbf{z} \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 음 눅 | $\mathbb{Z}$ $\stackrel{\rightharpoonup}{U}$ $\underset{O}{J}$ |  |  | $\stackrel{\circ}{c}$ <br>  <br> $\stackrel{1}{3}$ <br>  |  |  |  |  |  |  |  |  |  |
| 1 | 144 | B2 | F9 | A2 | 1 | 1 | A3 | PE2 | I/O | FT | - | TRACECLK, SPI4_SCK, SAI1 MCLK A, QUADSPI BK1 IO2, ETH_MII_TXD3,FMC_A23, EVENTOUT | - |
| $\underset{(2)}{\mathrm{NC}}$ | 1 | C1 | E10 | A1 | 2 | 2 | A2 | PE3 | I/O | FT | - | TRACEDO, SAI1_SD_B, FMC_A19, EVENTOUT | - |
| $\underset{(2)}{\mathrm{NC}}$ | 2 | C2 | C11 | B1 | 3 | 3 | A1 | PE4 | I/O | FT | - | TRACED1, SPI4_NSS, SAl1 FS A, FMC A20, DCMI_D4, LCD_B0, EVENTOUT | - |
| $\underset{(2)}{\mathrm{NC}}$ | 3 | D1 | B12 | B2 | 4 | 4 | B1 | PE5 | I/O | FT | - | TRACED2, TIM9_CH1, SPI4_MISO, SAI1_SCK_A, FMC_A21, DCMI_D6, LCD_GO, EVENTOUT | - |
| $\underset{(2)}{N C}$ | 4 | D2 | D11 | B3 | 5 | 5 | B2 | PE6 | I/O | FT | - | TRACED3, TIM9_CH2, SPI4_MOSI, SAI1_SD_A, FMC_A22, DCMI_D7, LCD_G1, EVENTOUT | - |
| 2 | - | - | - | - | - | - | G6 | VSS | S | - | - | - | - |
| - | - | - | - | - | - | - | F5 | VDD | S | - | - | - | - |
| 3 | 5 | E5 | C12 | C1 | 6 | 6 | C1 | VBAT | S | - | - | - | - |
| - | - | - | - | D2 | 7 | 7 | C2 | PI8 | I/O | FT | $\begin{array}{\|l} \hline \text { (3) } \\ \text { (4) } \end{array}$ | EVENTOUT | RTC TAMP1/ RTC_TAMP2/ RTC TS |
| 4 | 6 | G4 | D12 | D1 | 8 | 8 | D1 | PC13 | I/O | FT | $\begin{array}{\|l} \hline(3) \\ (4) \end{array}$ | EVENTOUT | RTC TAMP1/ RTC TS/ RTC_OUT |
| 5 | 7 | E1 | E11 | E1 | 9 | 9 | E1 | $\begin{array}{\|c} \text { PC14-OSC32_IN } \\ \text { (PC14) } \end{array}$ | I/O | FT | $\begin{array}{\|l\|l} \hline \text { (3) } \\ \text { (4) } \end{array}$ | EVENTOUT | OSC32_IN |
| 6 | 8 | F1 | E12 | F1 | 10 | 10 | F1 | $\begin{gathered} \hline \text { PC15- } \\ \text { OSC32_OUT } \\ \text { (PC15) } \end{gathered}$ | I/O | FT | $\begin{array}{\|l} \hline(3) \\ (4) \end{array}$ | EVENTOUT | OSC32_OUT |
| - | - | - | - | - | - | - | G5 | VDD | S | - | - | - | - |
| - | - | E2 | G9 | D3 | 11 | 11 | E4 | P19 | I/O | FT |  | CAN1_RX, FMC_D30, LCD_VSYNC, EVENTOUT | - |
| - | - | E4 | F10 | E3 | 12 | 12 | D5 | PI10 | I/O | FT |  | ETH_MII_RX_ER, <br> FMC_D31, LCD_HSYNC, EVENTOUT | - |
| - | - | F2 | F11 | E4 | 13 | 13 | F3 | Pl11 | I/O | FT |  | OTG_HS_ULPI_DIR, EVENTOUT | - |
| - | - | F5 | F12 | F2 | 14 | 14 | F2 | VSS | S | - | - | - | - |
| - | - | F4 | G11 | F3 | 15 | 15 | F4 | VDD | S | - | - | - | - |

Table 10. STM32F469xx pin and ball definitions (continued)

| Pin number |  |  |  |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ |  |  | $\begin{aligned} & \text { y } \\ & \stackrel{0}{0} \\ & 2 \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 응 <br> 0 <br> 0 <br> 1 |  |  | $\begin{aligned} & \infty \\ & \stackrel{\infty}{\vdots} \\ & \substack{0 \\ 0 \\ 3 \\ 3} \end{aligned}$ |  | $\begin{aligned} & 0 \\ & \stackrel{0}{\grave{0}} \\ & \stackrel{1}{\mathbf{O}} \end{aligned}$ | $\begin{aligned} & \infty \\ & \text { N } \\ & \text { N } \\ & \text { OU } \end{aligned}$ |  |  |  |  |  |  |  |
| - | 9 | F3 | G10 | E2 | 16 | 16 | D2 | PF0 | I/O | FT |  | $\begin{gathered} \text { I2C2_SDA, FMC_A0, } \\ \text { EVENTOUT } \end{gathered}$ | - |
| - | 10 | G3 | H10 | H3 | 17 | 17 | E2 | PF1 | I/O | FT |  | $\begin{gathered} \text { I2C2_SCL, FMC_A1, } \\ \text { EVENTOUT } \end{gathered}$ | - |
| - | 11 | G5 | G12 | H2 | 18 | 18 | G2 | PF2 | I/O | FT |  | I2C2_SMBA, FMC_A2, EVENTOUT | - |
| - | - | - | - | - | - | 19 | E3 | PI12 | I/O | FT |  | LCD_HSYNC, EVENTOUT | - |
| - | - | - | - | - | - | 20 | G3 | PI13 | I/O | FT |  | LCD_VSYNC, EVENTOUT | - |
| - | - | - | - | - | - | 21 | H3 | PI14 | I/O | FT |  | LCD_CLK, EVENTOUT | - |
| - | 12 | H4 | H11 | J2 | 19 | 22 | H2 | PF3 | I/O | FT | (5) | FMC_A3, EVENTOUT | ADC3_IN9 |
| - | 13 | L4 | J10 | J3 | 20 | 23 | J2 | PF4 | I/O | FT | (5) | FMC_A4, EVENTOUT | ADC3_IN14 |
| - | 14 | H3 | H12 | K3 | 21 | 24 | K3 | PF5 | I/O | FT | (5) | FMC_A5, EVENTOUT | ADC3_IN15 |
| 7 | 15 | G7 | J11 | G2 | 22 | 25 | H6 | VSS | S | - | - | - | - |
| 8 | 16 | G8 | J12 | G3 | 23 | 26 | H5 | VDD | S | - | - | - | - |
| - | - | - | - | K2 | 24 | 27 | K2 | PF6 | I/O | FT | (5) | TIM10_CH1, SPI5_NSS, SAI1_SD_B, UART7_Rx, QUADSPI_BK1_IO3, EVENTOUT | ADC3_IN4 |
| - | - | - | - | K1 | 25 | 28 | K1 | PF7 | 1/O | FT | (5) | TIM11_CH1, SPI5_SCK, SAI1_MCLK_B, UART7_Tx, QUADSPI_BK1_IO2, EVENTOUT | ADC3_IN5 |
| - | - | - | - | L3 | 26 | 29 | L3 | PF8 | 1/O | FT | (5) | SPI5_MISO, SAI1_SCK_B, TIM13_CH1, QUADSPI_BK1_IO0, EVENTOUT | ADC3_IN6 |
| - | - | - | - | L2 | 27 | 30 | L2 | PF9 | 1/O | FT | (5) | ```SPI5_MOSI, SAI1_FS_B, TIM14_CH1, QUADSPI_BK1_IO1, EVENTOUT``` | ADC3_IN7 |
| - | 17 | H1 | K10 | L1 | 28 | 31 | L1 | PF10 | 1/O | FT | (5) | $\begin{gathered} \text { QUADSPI_CLK, } \\ \text { DCMI_D11,LCD_DE, } \\ \text { EVENTOUT } \end{gathered}$ | ADC3_IN8 |
| 9 | 18 | G2 | K11 | G1 | 29 | 32 | G1 | $\begin{gathered} \text { PHO-OSC_IN } \\ (\mathrm{PHO}) \end{gathered}$ | I/O | FT | - | EVENTOUT | OSC_IN |
| 10 | 19 | G1 | K12 | H1 | 30 | 33 | H1 | PH1-OSC_OUT <br> (PH1) | I/O | FT | - | EVENTOUT | OSC_OUT |
| 11 | 20 | H 2 | H9 | J1 | 31 | 34 | J1 | NRST | I/O | RST | - |  |  |
| 12 | 21 | M1 | J9 | M2 | 32 | 35 | M2 | PC0 | 1/O | FT | (5) | OTG_HS_ULPI_STP, FMC_SDNWE, LCD_R5, EVENTOUT | $\begin{gathered} \text { ADC123_ } \\ \text { IN10 } \end{gathered}$ |

Table 10. STM32F469xx pin and ball definitions (continued)

| Pin number |  |  |  |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ | $\begin{aligned} & \infty \\ & \underset{\sim}{0} \\ & \\ & \hline \end{aligned}$ | I/O structures | $\begin{aligned} & \text { む } \\ & \stackrel{0}{0} \\ & \mathbf{Z} \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 을 <br> $\stackrel{1}{1}$ <br> 0 <br> 1 | $\pm$ $\underset{\square}{4}$ $\vdots$ |  | $\begin{aligned} & \infty \\ & 0 \\ & \dot{\vdots} \\ & \underset{\sim}{0} \\ & \vdots \\ & 3 \end{aligned}$ | $9<L \forall O_{A \rightarrow 7}$ | $\begin{aligned} & 0 \\ & \stackrel{0}{0} \\ & 0 \\ & 0 \\ & \hline 1 \end{aligned}$ |  |  |  |  |  |  |  |  |
| 13 | 22 | N1 | L12 | M3 | 33 | 36 | M3 | PC1 | 1/O | FT | (5) | $\begin{gathered} \text { TRACEDO, } \\ \text { SPI2_MOSI/I2S2_SD, } \\ \text { SAI1_SD_A, ETH_MDC, } \\ \text { EVENTOUT } \end{gathered}$ | $\begin{gathered} \text { ADC123_ } \\ \text { IN11 } \end{gathered}$ |
| 14 | 23 | - | - | M4 | 34 | 37 | M4 | PC2 | I/O | FT | (5) | ```SPI2_MISO, I2S2ext_SD, OTG_HS_ULPI_DIR, ETH_MII_TXD2, FMC_SDNEO, EVENTOUT``` | $\begin{gathered} \text { ADC123_ } \\ \text { IN12 } \end{gathered}$ |
| 15 | 24 | - | - | M5 | 35 | 38 | L4 | PC3 | I/O | FT | (5) | SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT, ETH_MII_TX_CLK, FMC_SDCKEO, EVENTOUT | $\begin{gathered} \text { ADC123_ } \\ \text { IN13 } \end{gathered}$ |
| - | 25 | - | - | - | 36 | 39 | J5 | VDD | S | - | - | - | - |
| - | - | - | - | - | - | - | J6 | VSS | S | - | - | - | - |
| 16 | 26 | J2 | L11 | M1 | 37 | 40 | M1 | VSSA | S | - | - | - | - |
| - | - | - | - | N1 | - | - | N1 | VREF- | S | - | - | - | - |
| 17 | 27 | - | - | P1 | 38 | 41 | P1 | VREF+ | S | - | - | - | - |
| 18 | 28 | J3 | M12 | R1 | 39 | 42 | R1 | VDDA | S | - | - | - | - |
| 19 | 29 | J5 | L10 | N3 | 40 | 43 | N3 | PA0-WKUP(PA0) | 1/O | FT | (6) | TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, ETH_MII_CRS, EVENTOUT | $\begin{aligned} & \text { ADC123_IN0, } \\ & \text { WKUP } \end{aligned}$ |
| 20 | 30 | K1 | K9 | N2 | 41 | 44 | N2 | PA1 | I/O | FT | (5) | TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, ETH_MII_RX_CLK/ETH_R MII_REF_CLK, LCD_R2, EVENTOUT | ADC123_IN1 |
| 21 | 31 | K2 | L9 | P2 | 42 | 45 | P2 | PA2 | 1/O | FT | (5) | $\begin{gathered} \text { TIM2_CH3, TIM5_CH3, } \\ \text { TIM9_CH1, USART2_TX, } \\ \text { ETH_MDIO, LCD_R1, } \\ \text { EVENTOUT } \end{gathered}$ | ADC123_IN2 |
| - | - | L2 | M11 | F4 | 43 | 46 | K4 | PH2 | 1/O | FT | - | QUADSPI_BK2_IOO, ETH_MII_CRS, FMC_SDCKEO, LCD_RO, EVENTOUT | - |
| - | - | L1 | N12 | G4 | 44 | 47 | J4 | PH3 | I/O | FT | - | QUADSPI_BK2_IO1, ETH_MII_COL, <br> FMC_SDNE0, LCD_R1, EVENTOUT | - |
| - | - | M2 | M10 | H4 | 45 | 48 | H4 | PH4 | I/O | FT | - | I2C2_SCL, LCD_G5, <br> OTG_HS_ULPI_NXT, LCD_G4, EVENTOUT | - |

Table 10. STM32F469xx pin and ball definitions (continued)

| Pin number |  |  |  |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ |  | ®0000000 | $\begin{aligned} & \text { 』 } \\ & \stackrel{0}{0} \\ & \mathbf{z} \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 읃 <br> 능 <br> 1 | $\pm$ $\stackrel{J}{0}$ 0 |  | $\infty$ <br>  <br>  <br> 0 <br> 3 <br> 3 |  | $\begin{aligned} & 0 \\ & \stackrel{\rightharpoonup}{\mathbf{N}} \\ & \stackrel{1}{\mathbf{O}} \end{aligned}$ | $\infty$ <br> $\stackrel{\infty}{N}$ <br> $\stackrel{1}{u}$ <br> 1 |  |  |  |  |  |  |  |
| - | - | L3 | K8 | J4 | 46 | 49 | J3 | PH5 | I/O | FT | - | I2C2_SDA, SPI5_NSS, FMC_SDNWE, EVENTOUT | - |
| 22 | 32 | K3 | N10 | R2 | 47 | 50 | R2 | PA3 | I/O | FT | (5) | TIM2_CH4, TIM5_CH4, TIM9_CH2, USART2_RX, LCD_B2, <br> OTG_HS_ULPI_D0, ETH_MII_COL, LCD_B5, EVENTOUT | ADC123_IN3 |
| 23 | 33 | J1 | N11 | - | - | 51 | K6 | VSS | S | - | - | - | - |
| - | - | - | - | L4 | 48 | - | L5 | BYPASS_REG | 1 | FT | - | - | - |
| 24 | 34 | J4 | P12 | K4 | 49 | 52 | K5 | VDD | S | - | - | - | - |
| 25 | 35 | N2 | M9 | N4 | 50 | 53 | N4 | PA4 | I/O | TTa | - | SPI1_NSS, <br> SPI3_NSS/I2S3_WS, USART2_CK, OTG_HS_SOF, DCMI_HSYNC, LCD_VSYNC, EVENTOUT | ADC12_IN4, DAC_OUT1 |
| 26 | 36 | M3 | L8 | P4 | 51 | 54 | P4 | PA5 | I/O | TTa | - | TIM2_CH1/TIM2_ETR, TIM8_CH1N, SPI1_SCK, OTG_HS_ULPI_CK, LCD_R4, EVENTOUT | ADC12_IN5, DAC_OUT2 |
| 27 | 37 | N3 | P11 | P3 | 52 | 55 | P3 | PA6 | 1/O | FT | (5) | TIM1_BKIN, TIM3_CH1, TIM8_BKIN, SPI1_MISO, <br> TIM13_CH1, <br> DCMI_PIXCLK, LCD_G2, <br> EVENTOUT | ADC12_IN6 |
| 28 | 38 | K4 | J8 | R3 | 53 | 56 | R3 | PA7 | I/O | FT | (5) | TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI, TIM14_CH1, QUADSPI_CLK, <br> ETH_MII_RX_DV/ETH_RMI I_CRS_DV, FMC_SDNWE, EVENTOUT | ADC12_IN7 |
| $\underset{(2)}{\mathrm{NC}}$ | 39 | - | - | N5 | 54 | 57 | N5 | PC4 | 1/O | FT | (5) | ```ETH_MII_RXDO/ETH_RMII _RXDO, FMC_SDNEO, EVENTOUT``` | ADC12_IN14 |
| $\underset{(2)}{\mathrm{NC}}$ | 40 | - | - | P5 | 55 | 58 | P5 | PC5 | 1/O | FT | (5) | ETH_MII_RXD1/ETH_RMII _RXD1, FMC_SDCKE0, EVENTOUT | ADC12_IN15 |
| - | - | - | - | - | - | 59 | L7 | VDD | S | - | - | - | - |
| - | - | - | - | - | - | 60 | L6 | VSS | S | - | - | - | - |
| 29 | 41 | N4 | P10 | R5 | 56 | 61 | R5 | PB0 | I/O | FT | (5) | TIM1_CH2N, TIM3_CH3, TIM8_CH2N, LCD_R3, OTG_HS_ULPI_D1, ETH_MII_RXD2, LCD_G1, EVENTOUT | ADC12_IN8 |

Table 10. STM32F469xx pin and ball definitions (continued)

| Pin number |  |  |  |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ |  | $\begin{aligned} & \text { d } \\ & \text { Di } \\ & \text { U } \\ & \text { 己 } \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { 』 } \\ & \stackrel{0}{0} \\ & \mathbf{z} \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 음 } \\ & \text { 문 } \\ & 0 \end{aligned}$ | $\begin{aligned} & \pm \\ & \stackrel{~}{i} \\ & \stackrel{1}{0} \end{aligned}$ | $\begin{aligned} & 9 \\ & \frac{0}{4} \\ & 0 \\ & 0 \\ & \hline 1 \end{aligned}$ | $\begin{aligned} & \infty \\ & \stackrel{0}{2} \\ & \infty \\ & 0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0 \\ & \stackrel{0}{\mathbf{c}} \\ & \stackrel{1}{\mathbf{O}} \end{aligned}$ | $\begin{aligned} & \infty \\ & \text { N } \\ & \text { N } \\ & \text { O } \end{aligned}$ |  |  |  |  |  |  |  |
| 30 | 42 | K5 | N9 | R4 | 57 | 62 | R4 | PB1 | 1/O | FT | (5) | ```TIM1_CH3N, TIM3_CH4, TIM8_CH3N, LCD_R6, OTG_HS_ULPI_D2, ETH_MII_RXD3, LCD_GO, EVENTOUT``` | ADC12_IN9 |
| 31 | 43 | L5 | P9 | M6 | 58 | 63 | M5 | $\begin{gathered} \text { PB2- } \\ \text { BOOT1(PB2) } \end{gathered}$ | I/O | FT | - | EVENTOUT | - |
| - | - | - | - | - | - | 64 | G4 | PI15 | I/O | FT | - | $\begin{gathered} \text { LCD_G2, LCD_RO, } \\ \text { EVENTOUT } \end{gathered}$ | - |
| - | - | - | - | - | - | 65 | R6 | PJ0 | I/O | FT | - | $\begin{gathered} \text { LCD_R7, LCD_R1, } \\ \text { EVENTOUT } \end{gathered}$ | - |
| - | - | - | - | - | - | 66 | R7 | PJ1 | I/O | FT | - | LCD_R2, EVENTOUT | - |
| - | - | - | - | - | - | 67 | P7 | PJ2 | I/O | FT | - | DSIHOST_TE, LCD_R3, EVENTOUT | - |
| - | - | - | - | - | - | 68 | N8 | PJ3 | I/O | FT | - | LCD_R4, EVENTOUT | - |
| - | - | - | - | - | - | 69 | M9 | PJ4 | I/O | FT | - | LCD_R5, EVENTOUT | - |
| - | 44 | M5 | K7 | R6 | 59 | 70 | P8 | PF11 | 1/O | FT | - | ```SPI5_MOSI, FMC_SDNRAS, DCMI_D12, EVENTOUT``` | - |
| - | 45 | N5 | M8 | P6 | 60 | 71 | M6 | PF12 | I/O | FT | - | FMC_A6, EVENTOUT | - |
| - | - | J6 | N8 | M8 | 61 | 72 | K7 | VSS | S | - | - | - | - |
| - | 46 | K6 | P8 | N8 | 62 | 73 | L8 | VDD | S | - | - | - | - |
| - | 47 | M4 | J7 | N6 | 63 | 74 | N6 | PF13 | I/O | FT | - | FMC_A7, EVENTOUT | - |
| - | 48 | H5 | L7 | R7 | 64 | 75 | P6 | PF14 | I/O | FT | - | FMC_A8, EVENTOUT | - |
| - | 49 | M6 | H8 | P7 | 65 | 76 | M8 | PF15 | I/O | FT | - | FMC_A9, EVENTOUT | - |
| - | 50 | N6 | J6 | N7 | 66 | 77 | N7 | PG0 | I/O | FT | - | FMC_A10, EVENTOUT | - |
| - | 51 | M7 | P7 | M7 | 67 | 78 | M7 | PG1 | I/O | FT | - | FMC_A11, EVENTOUT | - |
| 32 | 52 | N7 | N7 | R8 | 68 | 79 | R8 | PE7 | 1/O | FT | - | TIM1_ETR, UART7_Rx, QUADSPI_BK2_IOO, FMC_D4, EVENTOUT | - |
| 33 | 53 | G6 | M7 | P8 | 69 | 80 | N9 | PE8 | 1/O | FT | - | TIM1_CH1N, UART7_Tx, QUADSPI_BK2_IO1, FMC_D5, EVENTOUT | - |
| 34 | 54 | H6 | K6 | P9 | 70 | 81 | P9 | PE9 | I/O | FT | - | $\begin{gathered} \text { TIM1_CH1, } \\ \text { QUADSPI_BK2_IO2, } \\ \text { FMC_D6, EVENTOUT } \end{gathered}$ | - |
| - | 55 | J7 | - | M9 | 71 | 82 | K8 | VSS | S | - | - | - | - |
| - | 56 | L6 | - | N9 | 72 | 83 | L9 | VDD | S | - | - | - | - |
| 35 | 57 | H7 | P6 | R9 | 73 | 84 | R9 | PE10 | I/O | FT | - | TIM1_CH2N, QUADSPI_BK2_IO3, FMC_D7, EVENTOUT | - |

Table 10. STM32F469xx pin and ball definitions (continued)

| Pin number |  |  |  |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ | $\begin{aligned} & 0 \\ & \sum_{i}^{2} \\ & \underset{i}{2} \end{aligned}$ |  | $\begin{aligned} & \text { y } \\ & 0 \\ & \mathbf{0} \\ & \mathbf{z} \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & J \\ & \underset{\sim}{J} \\ & 0 \\ & \hline \mathbf{d} \end{aligned}$ |  | $\begin{aligned} & \infty \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 3 \\ & 3 \end{aligned}$ | UFBGA176 |  | ~ <br> N <br> N <br> $\stackrel{1}{U}$ <br> 1 | TFBGA216 |  |  |  |  |  |  |
| 36 | 58 | K7 | N6 | P10 | 74 | 85 | P10 | PE11 | 1/O | FT | - | TIM1_CH2, SPI4_NSS, FMC_D8, LCD_G3, EVENTOUT | - |
| 37 | 59 | L7 | M6 | R10 | 75 | 86 | R10 | PE12 | 1/O | FT | - | TIM1_CH3N, SPI4_SCK, FMC_D9, LCD_B4, EVENTOUT | - |
| 38 | 60 | J8 | L6 | N11 | 76 | 87 | R12 | PE13 | 1/O | FT | - | TIM1_CH3, SPI4_MISO, FMC_D10, LCD_DE, EVENTOUT | - |
| 39 | 61 | K8 | J5 | P11 | 77 | 88 | P11 | PE14 | 1/O | FT | - | TIM1_CH4, SPI4_MOSI, FMC_D11, LCD_CLK, EVENTOUT | - |
| 40 | 62 | L8 | P5 | R11 | 78 | 89 | R11 | PE15 | I/O | FT | - | TIM1_BKIN, FMC_D12, LCD_R7, EVENTOUT | - |
| 41 | 63 | M8 | N5 | R12 | 79 | 90 | P12 | PB10 | I/O | FT | - | ```TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, USART3_TX, QUADSPI_BK1_NCS, OTG_HS_ULPI_D3, ETH_MII_RX_ER,LCD_G4, EVENTOUT``` | - |
| 42 | 64 | N8 | K5 | R13 | 80 | 91 | R13 | PB11 | I/O | FT | - | TIM2_CH4, I2C2_SDA, USART3_RX, OTG_HS_ULPI_D4, ETH_MII_TX_EN/ETH_RMI I_TX_EN, DSIHOST_TE, LCD_G5, EVENTOUT | - |
| 43 | 65 | N9 | N4 | M10 | 81 | 92 | L11 | VCAP1 | S | - | - | - | - |
| 44 | - | M9 | P4 | - | - | 93 | K9 | VSS | S | - | - | - | - |
| 45 | 66 | L9 | P3 | N10 | 82 | 94 | L10 | VDD | S | - | - | - | - |
| - | - | - | - | - | - | 95 | M14 | PJ5 | I/O | FT | - | LCD_R6, EVENTOUT | - |
| - | - | - | - | M11 | 83 | 96 | P13 | PH6 | 1/O | FT | - | I2C2_SMBA, SPI5_SCK, <br> TIM12_CH1, <br> ETH_MII_RXD2, <br> FMC_SDNE1, DCMI_D8, EVENTOUT | - |
| - | - | - | - | N12 | 84 | 97 | N13 | PH7 | I/O | FT | - | $\begin{gathered} \text { I2C3_SCL, SPI5_MISO, } \\ \text { ETH_MII_RXD3, } \\ \text { FMC_SDCKE1, DCMI_D9, } \\ \text { EVENTOUT } \end{gathered}$ | - |
| - | - | H8 | M5 | - | - | 98 | P14 | PH8 | 1/O | FT | - | I2C3_SDA, FMC_D16, DCMI_HSYNC, LCD_R2, EVENTOUT | - |
| - | - | H9 | L5 | - | - | 99 | N14 | PH9 | I/O | FT | - | I2C3_SMBA, TIM12_CH2, FMC_D17, DCMI_D0, LCD_R3, EVENTOUT | - |

Table 10. STM32F469xx pin and ball definitions (continued)

| Pin number |  |  |  |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ |  |  | $\begin{aligned} & \text { y } \\ & 0 \\ & \mathbf{0} \\ & \mathbf{z} \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 음 <br> 0 <br> 0 <br> 1 | $\begin{aligned} & J \\ & \underset{\sim}{J} \\ & 0 \\ & \hline \mathbf{d} \end{aligned}$ |  | $\begin{aligned} & \infty \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 3 \\ & 3 \end{aligned}$ | UFBGA176 | $\stackrel{0}{\grave{N}}$ <br> $\stackrel{1}{4}$ <br> 1 | $\begin{aligned} & \infty \\ & \text { N } \\ & \text { N } \\ & \mathbf{U} \\ & \hline \mathbf{0} \end{aligned}$ |  |  |  |  |  |  |  |
| - | - | J9 | M4 | - | - | 100 | P15 | PH10 | I/O | FT | - | TIM5_CH1, FMC_D18, DCMI_D1, LCD_R4, EVENTOUT | - |
| - | - | K9 | N3 | - | - | 101 | N15 | PH11 | I/O | FT | - | TIM5_CH2, FMC_D19, DCMI_D2, LCD_R5, EVENTOUT | - |
| - | - | H10 | P2 | - | - | 102 | M15 | PH12 | I/O | FT | - | TIM5_CH3, FMC_D20, DCMI_D3, LCD_R6, EVENTOUT | - |
| - | - | - | H7 | - | - | - | K10 | VSS | S | - | - | - | - |
| - | 66 | - | - | - | - | 103 | K11 | VDD | S | - | - | - | - |
| 46 | 67 | N10 | H5 | P12 | 85 | 104 | L13 | PB12 | I/O | FT | - | TIM1_BKIN, I2C2_SMBA, SPI2_NSS/I2S2_WS, USART3_CK, CAN2_RX, OTG_HS_ULPI_D5, ETH_MII_TXDO/ETH_RMII _TXDO, OTG_HS_ID, EVENTOUT | - |
| 47 | 68 | N11 | K4 | P13 | 86 | 105 | K14 | PB13 | I/O | FT | - | TIM1_CH1N, SPI2_SCK/I2S2_CK, USART3_CTS, CAN2_TX, OTG_HS_ULPI_D6, ETH_MII_TXD1/ETH_RMII _TXD1, EVENTOUT | $\begin{gathered} \text { OTG_HS_ } \\ \text { VBUS } \end{gathered}$ |
| 48 | 69 | N12 | P1 | R14 | 87 | 106 | R14 | PB14 | I/O | FT | - | TIM1_CH2N, TIM8_CH2N, SPI2_MISO, I2S2ext_SD, USART3_RTS, <br> TIM12_CH1,OTG_HS_DM, EVENTOUT | - |
| 49 | 70 | N13 | N2 | R15 | 88 | 107 | R15 | PB15 | I/O | FT | - | RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI/I2S2_SD, TIM12_CH2, OTG_HS_DP, EVENTOUT | - |
| 50 | 71 | L10 | L4 | P15 | 89 | 108 | L15 | PD8 | I/O | FT | - | USART3_TX, FMC_D13, EVENTOUT | - |
| 51 | 72 | M10 | N1 | P14 | 90 | 109 | L14 | PD9 | I/O | FT | - | USART3_RX, FMC_D14, EVENTOUT | - |
| 52 | 73 | L11 | M3 | N15 | 91 | 110 | K15 | PD10 | I/O | FT | - | USART3_CK, FMC_D15, LCD_B3, EVENTOUT | - |
| - | 74 | M11 | J4 | N14 | 92 | 111 | N10 | PD11 | I/O | FT | - | USART3_CTS, QUADSPI_BK1_IO0, FMC_A16/FMC_CLE, EVENTOUT | - |

Table 10. STM32F469xx pin and ball definitions (continued)

| Pin number |  |  |  |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ | $\begin{aligned} & 0 \\ & \sum_{i}^{2} \\ & \underset{i}{2} \end{aligned}$ |  | $\begin{aligned} & \text { y } \\ & \stackrel{0}{0} \\ & \mathbf{z} \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 음 <br> 0 <br> 0 <br> 1 |  |  | $\begin{aligned} & \infty \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 3 \\ & 3 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & \stackrel{0}{\lambda} \\ & \stackrel{1}{\mathbf{O}} \end{aligned}$ | $\begin{aligned} & \infty \\ & \text { N } \\ & \text { N} \\ & \mathbf{U} \\ & \hline \mathbf{1} \end{aligned}$ |  |  |  |  |  |  |  |
| - | 75 | M13 | M2 | N13 | 93 | 112 | M10 | PD12 | 1/O | FT | - | ```TIM4_CH1, USART3_RTS, QUADSPI_BK1_IO1, FMC_A17/FMC_ALE, EVENTOUT``` | - |
| - | - | M12 | H4 | M15 | 94 | 113 | M11 | PD13 | I/O | FT | - | $\begin{gathered} \text { TIM4_CH2, } \\ \text { QUADSPI_BK1_IO3, } \\ \text { FMC_A18, EVENTOUT } \end{gathered}$ | - |
| - | 76 | J10 | M1 | - | 95 | 114 | J10 | VSS | S | - | - | - | - |
| - | 77 | K10 | - | J13 | 96 | 115 | J11 | VDD | S | - | - | - | - |
| 53 | 78 | L12 | L3 | M14 | 97 | 116 | L12 | PD14 | I/O | FT | - | TIM4_CH3, FMC_D0, EVENTOUT | - |
| 54 | 79 | L13 | L2 | L14 | 98 | 117 | K13 | PD15 | I/O | FT | - | TIM4_CH4, FMC_D1, EVENTOUT | - |
| 55 | 80 | K13 | L1 | J12 | 99 | 118 | H11 | VDDDSI | S | - | - | - | - |
| - | - | - | - | - | - | - | H10 | VSS | S | - | - | - | - |
| 56 | 81 | K12 | K1 | K12 | 100 | 119 | K12 | VCAPDSI | S | - | - | - | - |
| - | - | - | K2 | D13 | - | - | G13 | VDD12DSI | S | - | - | - | - |
| 57 | 82 | J12 | K3 | M12 | 101 | 120 | J12 | DSIHOST_DOP | I/O | - | - | - | - |
| 58 | 83 | J13 | J3 | M13 | 102 | 121 | J13 | DSIHOST_D0N | I/O | - | - | - | - |
| 59 | 84 | K11 | H1 | H12 | 103 | 122 | G12 | VSSDSI | S | - | - | - | - |
| 60 | 85 | H12 | J1 | L12 | 104 | 123 | H12 | DSIHOST_CKP | I/O | - | - | - | - |
| 61 | 86 | H13 | J2 | L13 | 105 | 124 | H13 | DSIHOST_CKN | I/O | - | - | - | - |
| 62 | 87 | J11 | - | D13 | 106 | 125 | - | VDD12DSI | S | - | - | - | - |
| 63 | 88 | G12 | H3 | E12 | 107 | 126 | F12 | DSIHOST_D1P | I/O | - | - | - | - |
| 64 | 89 | G13 | H2 | E13 | 108 | 127 | F13 | DSIHOST_D1N | I/O | - | - | - | - |
| - | - | H11 | - | H12 | 109 | 128 | - | VSSDSI | S | - | - | - | - |
| - | 90 | F13 | G5 | L15 | 110 | 129 | M13 | PG2 | 1/O | FT | - | FMC_A12, EVENTOUT | - |
| - | 91 | F12 | G4 | K15 | 111 | 130 | M12 | PG3 | I/O | FT | - | FMC_A13, EVENTOUT | - |
| - | 92 | E13 | G2 | K14 | 112 | 131 | N12 | PG4 | I/O | FT | - | FMC_A14/FMC_BA0, EVENTOUT | - |
| - | 93 | E12 | G1 | K13 | 113 | 132 | N11 | PG5 | I/O | FT | - | FMC_A15/FMC_BA1, EVENTOUT | - |
| - | 94 | F11 | G3 | J15 | 114 | 133 | J15 | PG6 | I/O | FT | - | DCMI_D12, LCD_R7, EVENTOUT | - |
| - | 95 | E11 | H6 | J14 | 115 | 134 | J14 | PG7 | I/O | FT | - | SAI1_MCLK_A, USART6_CK, FMC_INT, DCMI_D13, LCD_CLK, EVENTOUT | - |

Table 10. STM32F469xx pin and ball definitions (continued)

| Pin number |  |  |  |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ | $\begin{aligned} & \infty \\ & \underset{\sim}{0} \\ & \\ & \hline \end{aligned}$ | I/O structures | $\begin{aligned} & \boldsymbol{\infty} \\ & \stackrel{ \pm}{0} \\ & \mathbf{z} \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 읃 <br> $\stackrel{1}{1}$ <br> 1 | $\pm$ $\stackrel{J}{u}$ $\vdots$ |  | $$ |  | $\stackrel{\circ}{ }$ <br> $\stackrel{1}{\mathbf{1}}$ <br> $\mathbf{0}$ | $\begin{aligned} & \text { O} \\ & \text { N } \\ & \text { N1 } \\ & \mathbf{O} \end{aligned}$ |  |  |  |  |  |  |  |
| - | 96 | D13 | G6 | H14 | 116 | 135 | H14 | PG8 | 1/O | FT | - | ```SPI6_NSS, USART6_RTS, ETH_PPS_OUT, FMC_SDCLK, LCD_G7, EVENTOUT``` | - |
| - | - | G9 | F2 | G12 | 117 | 136 | G10 | VSS | S | - | - | - | - |
| 65 | 97 | G11 | F1 | H13 | 118 | 137 | G11 | VDDUSB | S | - | - | - | - |
| 66 | 98 | F9 | F3 | H15 | 119 | 138 | H15 | PC6 | I/O | FT | - | TIM3_CH1, TIM8_CH1, I2S2_MCK, USART6_TX, SDIO_D6, DCMI_D0, LCD_HSYNC, EVENTOUT | - |
| 67 | 99 | F10 | G7 | G15 | 120 | 139 | G15 | PC7 | 1/O | FT | - | TIM3_CH2, TIM8_CH2, I2S3_MCK, USART6_RX, SDIO_D7, DCMI_D1, LCD_G6, EVENTOUT | - |
| 68 | 100 | E10 | F4 | G14 | 121 | 140 | G14 | PC8 | 1/O | FT | - | TRACED1, TIM3_CH3, TIM8_CH3, USART6_CK, SDIO_D0, DCMI_D2, EVENTOUT | - |
| 69 | 101 | G10 | F5 | F14 | 122 | 141 | F14 | PC9 | I/O | FT | - | $\begin{gathered} \text { MCO2, TIM3_CH4, } \\ \text { TIM8_CH4, I2C3_SDA, } \\ \text { I2S_CKIN, } \\ \text { QUADSPI_BK1_IO0, } \\ \text { SDIO_D1, DCMI_D3, } \\ \text { EVENTOUT } \end{gathered}$ | - |
| 70 | 102 | D8 | E1 | F15 | 123 | 142 | F15 | PA8 | I/O | FT | - | MCO1, TIM1_CH1, I2C3_SCL, USART1_CK, OTG_FS_SOF, LCD_R6, EVENTOUT | - |
| 71 | 103 | E8 | E2 | E15 | 124 | 143 | E15 | PA9 | I/O | FT | - | TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, USART1_TX, DCMI_D0, EVENTOUT | $\begin{gathered} \text { OTG_FS_ } \\ \text { VBUS } \end{gathered}$ |
| 72 | 104 | E9 | E3 | D15 | 125 | 144 | D15 | PA10 | I/O | FT | - | TIM1_CH3, USART1_RX, OTG_FS_ID, DCMI_D1, EVENTOUT | - |
| 73 | 105 | A13 | F7 | C15 | 126 | 145 | C15 | PA11 | I/O | FT | - | TIM1_CH4, USART1_CTS, CAN1_RX, OTG_FS_DM, LCD_R4, EVENTOUT | - |
| 74 | 106 | A12 | F6 | B15 | 127 | 146 | B15 | PA12 | 1/O | FT | - | TIM1_ETR, USART1_RTS, CAN1_TX, OTG_FS_DP, LCD_R5, EVENTOUT | - |
| 75 | 107 | A11 | D1 | A15 | 128 | 147 | A15 | PA13(JTMSSWDIO) | I/O | FT | - | JTMS-SWDIO, EVENTOUT | - |
| 76 | 108 | D12 | D2 | F13 | 129 | 148 | E11 | VCAP2 | S | - | - | - | - |
| - | 109 | D11 | C1 | F12 | 130 | 149 | F10 | VSS | S | - | - | - | - |

Table 10. STM32F469xx pin and ball definitions (continued)

| Pin number |  |  |  |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ |  |  | $\begin{aligned} & \text { n } \\ & \stackrel{0}{\mathbf{0}} \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 음 } \\ & \stackrel{1}{0} \end{aligned}$ |  |  | 0 0 $\vdots$ 0 3 3 3 |  | $\stackrel{\circ}{ㅅ}$ $\stackrel{1}{4}$ $\stackrel{1}{0}$ |  |  |  |  |  |  |  |  |
| 77 | 110 | D10 | C2 | G13 | 131 | 150 | F11 | VDD | S | - | - | - | - |
| - | - | D9 | B1 | - | - | 151 | E12 | PH13 | I/O | FT | - | TIM8_CH1N, CAN1_TX, FMC_D21, LCD_G2, EVENTOUT | - |
| - | - | C13 | D3 | - | - | 152 | E13 | PH14 | I/O | FT | - | TIM8_CH2N, FMC_D22, DCMI_D4, LCD_G3, EVENTOUT | - |
| - | - | C12 | E4 | - | - | 153 | D13 | PH15 | I/O | FT | - | TIM8_CH3N, FMC_D23, DCMI_D11, LCD_G4, EVENTOUT | - |
| - | - | B13 | E5 | E14 | 132 | 154 | E14 | PIO | I/O | FT | - | TIM5_CH4, <br> SPI2_NSS/I2S2_WS ${ }^{(7)}$, <br> FMC_D24, DCMI_D13, <br> LCD_G5, EVENTOUT | - |
| - | - | C11 | C3 | D14 | 133 | 155 | D14 | PI1 | I/O | FT | - | SPI2_SCK/I2S2_CK ${ }^{(7)}$, FMC_D25, DCMI_D8, LCD_G6, EVENTOUT | - |
| - | - | B12 | A1 | - | $\begin{aligned} & \mathrm{NC} \\ & (2) \end{aligned}$ | 156 | C14 | PI2 | 1/O | FT | - | TIM8_CH4, SPI2_MISO, I2S2ext_SD, FMC_D26, DCMI_D9, LCD_G7, EVENTOUT | - |
| - | - | B10 | B2 | C13 | 134 | 157 | C13 | PI3 | I/O | FT | - | TIM8_ETR, <br> SPI2_MOSI/I2S2_SD, <br> FMC_D27, DCMI_D10, EVENTOUT | - |
| 78 | - | - | - | D9 | 135 | - | F9 | VSS | s | - | - | - | - |
| - | - | - | B5 | C9 | 136 | 158 | E10 | VDD | S | - | - | - | - |
| 79 | 111 | A10 | D4 | A14 | 137 | 159 | A14 | PA14(JTCKSWCLK) | I/O | FT | - | JTCK-SWCLK, EVENTOUT | - |
| 80 | 112 | B11 | A2 | A13 | 138 | 160 | A13 | PA15(JTDI) | 1/O | FT | - | JTDI, TIM2_CH1/TIM2_ETR, SPI1_NSS, SPI3_NSS/I2S3_WS, EVENTOUT | - |
| 81 | 113 | C10 | D5 | B14 | 139 | 161 | B14 | PC10 | I/O | FT | - | SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_IO1, SDIO_D2, DCMI_D8, LCD_R2, EVENTOUT | - |
| 82 | 114 | B9 | B3 | B13 | 140 | 162 | B13 | PC11 | 1/O | FT | - | I2S3ext_SD, SPI3_MISO, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, SDIO_D3, DCMI_D4, EVENTOUT | - |

Table 10. STM32F469xx pin and ball definitions (continued)

| Pin number |  |  |  |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ |  | $\begin{aligned} & \boldsymbol{y} \\ & \text { de } \\ & \text { H } \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { 』 } \\ & \stackrel{0}{0} \\ & \mathbf{z} \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 응 <br> 0 <br> 0 <br> 1 | $\begin{aligned} & \pm \\ & \stackrel{~}{4} \\ & \stackrel{\rightharpoonup}{0} \end{aligned}$ |  | $\infty$ $\stackrel{\infty}{\circ}$ 0 0 3 3 |  | $\begin{aligned} & 0 \\ & \stackrel{0}{\grave{0}} \\ & \stackrel{1}{\mathbf{O}} \end{aligned}$ |  |  |  |  |  |  |  |  |
| 83 | 115 | A9 | C4 | A12 | 141 | 163 | A12 | PC12 | 1/O | FT | - | TRACED3, <br> SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX, SDIO_CK, DCMI_D9, EVENTOUT | - |
| 84 | 116 | C9 | E6 | B12 | 142 | 164 | B12 | PD0 | I/O | FT | - | CAN1_RX, FMC_D2, EVENTOUT | - |
| 85 | 117 | C7 | A3 | C12 | 143 | 165 | C12 | PD1 | I/O | FT | - | CAN1_TX, FMC_D3, EVENTOUT | - |
| 86 | 118 | B8 | C5 | D12 | 144 | 166 | D12 | PD2 | 1/O | FT | - | TRACED2, TIM3_ETR, UART5_RX, SDIO_CMD, DCMI_D11, EVENTOUT | - |
| 87 | 119 | C8 | D6 | D11 | 145 | 167 | C11 | PD3 | 1/O | FT | - | ```SPI2_SCK/I2S2_CK, USART2_CTS, FMC_CLK, DCMI_D5, LCD_G7, EVENTOUT``` | - |
| 88 | 120 | C6 | B4 | D10 | 146 | 168 | D11 | PD4 | I/O | FT | - | USART2_RTS, FMC_NOE, EVENTOUT | - |
| 89 | 121 | B7 | C6 | C11 | 147 | 169 | C10 | PD5 | 1/O | FT | - | USART2_TX, FMC_NWE, EVENTOUT | - |
| - | 122 | F8 | A4 | D8 | 148 | 170 | F8 | VSS | S | - | - | - | - |
| - | 123 | F7 | - | C8 | 149 | 171 | E9 | VDD | S | - | - | - | - |
| 90 | 124 | D7 | E7 | B11 | 150 | 172 | B11 | PD6 | 1/O | FT | - | SPI3_MOSI/I2S3_SD, SAI1_SD_A, USART2_RX, FMC_NWAIT, DCMI_D10, LCD_B2, EVENTOUT | - |
| 91 | - | A8 | A5 | A11 | 151 | 173 | A11 | PD7 | I/O | FT | - | USART2_CK, FMC_NE1, EVENTOUT | - |
| - | - | - | - | - | - | 174 | B10 | PJ12 | I/O | FT | - | $\begin{gathered} \text { LCD_G3, LCD_B0, } \\ \text { EVENTOUT } \end{gathered}$ | - |
| - | - | - | - | - | - | 175 | B9 | PJ13 | I/O | FT | - | $\begin{gathered} \text { LCD_G4, LCD_B1, } \\ \text { EVENTOUT } \end{gathered}$ | - |
| - | - | - | - | - | - | 176 | C9 | PJ14 | I/O | FT | - | LCD_B2, EVENTOUT | - |
| - | - | - | - | - | - | 177 | D10 | PJ15 | I/O | FT | - | LCD_B3, EVENTOUT | - |
| - | 125 | E6 | D7 | C10 | 152 | 178 | D9 | PG9 | 1/O | FT | - | USART6_RX, QUADSPI_BK2_IO2, FMC_NE2/FMC_NCE, DCMI_VSYNC, EVENTOUT | - |
| - | 126 | E7 | C7 | B10 | 153 | 179 | C8 | PG10 | 1/O | FT | - | LCD_G3, FMC_NE3, DCMI_D2, LCD_B2, EVENTOUT | - |
| - | 127 | B6 | B6 | B9 | 154 | 180 | B8 | PG11 | 1/O | FT | - | ```ETH_MII_TX_EN/ETH_RMI I_TX_EN, DCMI_D3, LCD_B3, EVENTOUT``` | - |

Table 10. STM32F469xx pin and ball definitions (continued)

| Pin number |  |  |  |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ | $\begin{aligned} & 0 \\ & \underset{2}{2} \\ & \underset{\sim}{2} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { y } \\ & \stackrel{0}{0} \\ & 2 \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 음 } \\ & \frac{1}{1} \\ & \text { O } \end{aligned}$ | $\begin{aligned} & \underset{\sim}{d} \\ & \stackrel{\rightharpoonup}{u} \\ & \hline \end{aligned}$ |  | $$ |  | $\stackrel{0}{N}$ $\stackrel{1}{\mathbf{1}}$ $\mathbf{0}$ | $\infty$ <br> N <br> N <br> 0 <br> 1 | $\stackrel{0}{N}$ <br>  <br>  <br> 0 <br>  |  |  |  |  |  |  |
| - | 128 | A7 | A6 | B8 | 155 | 181 | C7 | PG12 | I/O | FT | - | ```SPI6_MISO, USART6_RTS, LCD_B4, FMC_NE4, LCD_B1, EVENTOUT``` | - |
| - | - | A6 | E8 | A8 | 156 | 182 | B3 | PG13 | I/O | FT | - | ```TRACEDO, SPI6_SCK, USART6_CTS, ETH_MII_TXDO/ETH_RMII _TXD0, FMC_A24, LCD_R0, EVENTOUT``` | - |
| - | - | - | - | A7 | 157 | 183 | A4 | PG14 | I/O | FT | - | TRACED1, SPI6_MOSI, USART6_TX, QUADSPI_BK2_IO3, ETH_MII_TXD1/ETH_RMII TXD1, FMC_A25, LCD_BO, EVENTOUT | - |
| - | 129 | - | B7 | D7 | 158 | 184 | F7 | VSS | S | - | - | - | - |
| - | 130 | - | A7 | C7 | 159 | 185 | E8 | VDD | S | - | - | - | - |
| - | - | - | - | - | - | 186 | D8 | PK3 | I/O | FT | - | LCD_B4, EVENTOUT | - |
| - | - | - | - | - | - | 187 | D7 | PK4 | I/O | FT | - | LCD_B5, EVENTOUT | - |
| - | - | - | - | - | - | 188 | C6 | PK5 | I/O | FT | - | LCD_B6, EVENTOUT | - |
| - | - | - | - | - | - | 189 | C5 | PK6 | I/O | FT | - | LCD_B7, EVENTOUT | - |
| - | - | - | - | - | - | 190 | C4 | PK7 | I/O | FT | - | LCD_DE, EVENTOUT | - |
| - | 131 | F6 | D8 | B7 | 160 | 191 | B7 | PG15 | I/O | FT | - | USART6_CTS, FMC_SDNCAS, DCMI_D13, EVENTOUT | - |
| 92 | 132 | B5 | A8 | A10 | 161 | 192 | A10 | PB3(JTDO/TRA CESWO) | I/O | FT | - | JTDO/TRACESWO, TIM2_CH2, SPI1_SCK, SPI3_SCK/I2S3_CK, EVENTOUT | - |
| 93 | 133 | D6 | C8 | A9 | 162 | 193 | A9 | PB4(NJTRST) | I/O | FT | - | NJTRST, TIM3_CH1, SPI1_MISO, SPI3_MISO, I2S3ext_SD, EVENTOUT | - |
| 94 | 134 | D5 | B8 | A6 | 163 | 194 | A8 | PB5 | I/O | FT | - | ```TIM3_CH2, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI/I2S3_SD, CAN2_RX, OTG_HS_ULPI_D7, ETH_PPS_OUT, FMC_SDCKE1,DCMI_D10, LCD_G7, EVENTOUT``` | - |
| 95 | 135 | C5 | G8 | B6 | 164 | 195 | B6 | PB6 | I/O | FT | - | TIM4_CH1, I2C1_SCL, USART1_TX, CAN2_TX, QUADSPI_BK1_NCS, FMC_SDNE1, DCMI_D5, EVENTOUT | - |

Table 10. STM32F469xx pin and ball definitions (continued)

| Pin number |  |  |  |  |  |  |  | Pin name (function after reset) ${ }^{(1)}$ |  |  | $\begin{aligned} & \boldsymbol{y} \\ & \stackrel{\rightharpoonup}{0} \\ & \dot{2} \end{aligned}$ | Alternate functions | Additional functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 음 } \\ & \frac{1}{4} \\ & 0 \end{aligned}$ |  |  |  |  | $\stackrel{\circ}{ㅅ}$ $\stackrel{1}{4}$ $\stackrel{1}{0}$ |  |  |  |  |  |  |  |  |
| 96 | 136 | B4 | A9 | B5 | 165 | 196 | B5 | PB7 | I/O | FT | - | TIM4_CH2, I2C1_SDA, USART1 RX, FMC NL, DCMI VSYNC, EVENTOUT | - |
| 97 | 137 | A5 | F8 | D6 | 166 | 197 | E6 | BOOT0 | 1 | B | - | - | VPP |
| 98 | 138 | D4 | B9 | A5 | 167 | 198 | A7 | PB8 | I/O | FT | - | TIM4_CH3, TIM10_CH1, 12C1_SCL, CAN1_RX, ETH_MII_TXD3, SDIO_D4, DCMI_D6, LCD_B6, EVENTOUT | - |
| 99 | 139 | C4 | E9 | B4 | 168 | 199 | B4 | PB9 | I/O | FT | - | TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, CAN1_TX, SDIO_D5, DCMI_D7, LCD_B7, EVENTOUT | - |
| $\underset{(2)}{\text { NC }}$ | 140 | A4 | A10 | A4 | 169 | 200 | A6 | PEO | I/O | FT | - | TIM4_ETR, UART8_Rx, FMC_NBLO, DCMI_D2, EVENTOUT | - |
| $\begin{aligned} & \hline \text { NC } \\ & (2) \end{aligned}$ | 141 | A3 | C9 | A3 | 170 | 201 | A5 | PE1 | I/O | FT | - | UART8_Tx, FMC_NBL1, DCMI_D3, EVENTOUT | - |
| - | - | E3 | B10 | D5 | - | 202 | F6 | VSS | S | - | - | - | - |
| - | 142 | C3 | D9 | C6 | 171 | 203 | E5 | PDR_ON | S | - | - | - | - |
| 100 | 143 | D3 | A11 | C5 | 172 | 204 | E7 | VDD | S | - | - | - | - |
| - | - | B3 | D10 | D4 | 173 | 205 | C3 | PI4 | I/O | FT | - | TIM8_BKIN, FMC_NBL2, DCMI_D5, LCD_B4, EVENTOUT | - |
| - | - | A2 | C10 | C4 | 174 | 206 | D3 | PI5 | I/O | FT | - | TIM8_CH1, FMC_NBL3, DCMI_VSYNC, LCD_B5, EVENTOUT | - |
| - | - | A1 | B11 | C3 | 175 | 207 | D6 | PI6 | I/O | FT | - | TIM8_CH2, FMC_D28, DCMI_D6, LCD_B6, EVENTOUT | - |
| - | - | B1 | A12 | C2 | 176 | 208 | D4 | PI7 | I/O | FT | - | TIM8_CH3, FMC_D29, DCMI_D7, LCD_B7, EVENTOUT | - |

1. Function availability depends on the chosen device.
2. NC (not-connected) pins are not bonded. They must be configured by software to output push-pull and forced to " 0 " in the output data register to avoid extra current consumption in low power modes.
3. PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current ( 3 mA ), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited:

- The speed should not exceed 2 MHz with a maximum load of 30 pF .
- These I/Os must not be used as a current source (e.g. to drive an LED).

4. Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after reset (because these registers are not reset by the main reset). For details on how to manage these I/Os, refer to the RTC register description sections in the STM32F4xx reference manual, available from www.st.com.
5. $\mathrm{FT}=5 \mathrm{~V}$ tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).
6. If the device is delivered in an WLCSP168, UFBGA169, UFBGA176, LQFP176 or TFBGA216 package, and the BYPASS_REG pin is set to VDD (Regulator OFF/internal reset ON mode), then PAO is used as an internal Reset (active low).
7. PIO and PI1 cannot be used for I2S2 full-duplex mode.

Table 11. FMC pin definition

| Pin name | NOR/PSRAM/SRAM | NOR/PSRAM Mux | NAND16 | SDRAM |
| :---: | :---: | :---: | :---: | :---: |
| PF0 | A0 | - | - | A0 |
| PF1 | A1 | - | - | A1 |
| PF2 | A2 | - | - | A2 |
| PF3 | A3 | - | - | A3 |
| PF4 | A4 | - | - | A4 |
| PF5 | A5 | - | - | A5 |
| PF12 | A6 | - | - | A6 |
| PF13 | A7 | - | - | A7 |
| PF14 | A8 | - | - | A8 |
| PF15 | A9 | - | - | A9 |
| PG0 | A10 | - | - | A10 |
| PG1 | A11 | - | - | A11 |
| PG2 | A12 | - | - | A12 |
| PG3 | A13 | - | - |  |
| PG4 | A14 | - | - | BAO |
| PG5 | A15 | - | - | BA1 |
| PD11 | A16 | A16 | CLE | - |
| PD12 | A17 | A17 | ALE | - |
| PD13 | A18 | A18 | - | - |
| PE3 | A19 | A19 | - | - |
| PE4 | A20 | A20 | - | - |
| PE5 | A21 | A21 | - | - |
| PE6 | A22 | A22 | - | - |
| PE2 | A23 | A23 | - | - |
| PG13 | A24 | A24 | - | - |
| PG14 | A25 | A25 | - | - |
| PD14 | D0 | DAO | D0 | D0 |
| PD15 | D1 | DA1 | D1 | D1 |
| PD0 | D2 | DA2 | D2 | D2 |
| PD1 | D3 | DA3 | D3 | D3 |
| PE7 | D4 | DA4 | D4 | D4 |
| PE8 | D5 | DA5 | D5 | D5 |
| PE9 | D6 | DA6 | D6 | D6 |
| PE10 | D7 | DA7 | D7 | D7 |
| PE11 | D8 | DA8 | D8 | D8 |

Table 11. FMC pin definition (continued)

| Pin name | NOR/PSRAM/SRAM | NOR/PSRAM Mux | NAND16 | SDRAM |
| :---: | :---: | :---: | :---: | :---: |
| PE12 | D9 | DA9 | D9 | D9 |
| PE13 | D10 | DA10 | D10 | D10 |
| PE14 | D11 | DA11 | D11 | D11 |
| PE15 | D12 | DA12 | D12 | D12 |
| PD8 | D13 | DA13 | D13 | D13 |
| PD9 | D14 | DA14 | D14 | D14 |
| PD10 | D15 | DA15 | D15 | D15 |
| PH8 | D16 | - | - | D16 |
| PH9 | D17 | - | - | D17 |
| PH10 | D18 | - | - | D18 |
| PH11 | D19 | - | - | D19 |
| PH12 | D20 | - | - | D20 |
| PH13 | D21 | - | - | D21 |
| PH14 | D22 | - | - | D22 |
| PH15 | D23 | - | - | D23 |
| PIO | D24 | - | - | D24 |
| PI1 | D25 | - | - | D25 |
| PI2 | D26 | - | - | D26 |
| PI3 | D27 | - | - | D27 |
| PI6 | D28 | - | - | D28 |
| PI7 | D29 | - | - | D29 |
| PI9 | D30 | - | - | D30 |
| PI10 | D31 | - | - | D31 |
| PD7 | NE1 | NE1 | - | - |
| PG9 | NE2 | NE2 | NCE | - |
| PG10 | NE3 | NE3 | - | - |
| PG11 | - | - | - | - |
| PG12 | NE4 | NE4 | - | - |
| PD3 | CLK | CLK | - | - |
| PD4 | NOE | NOE | NOE | - |
| PD5 | NWE | NWE | NWE | - |
| PD6 | NWAIT | NWAIT | NWAIT | - |
| PB7 | NADV | NADV | - | - |
| PF6 | - | - | - | - |
| PF7 | - | - | - | - |

Table 11. FMC pin definition (continued)

| Pin name | NOR/PSRAM/SRAM | NOR/PSRAM Mux | NAND16 | SDRAM |
| :---: | :---: | :---: | :---: | :---: |
| PF8 | - | - | - | - |
| PF9 | - | - | - | - |
| PF10 | - | - | - | - |
| PG6 | - | - | - | - |
| PG7 | - | NBL0 | NT | - |
| PE0 | NBL0 | NBL1 | - | NBL0 |
| PE1 | NBL1 | - | - | NBL1 |
| P14 | NBL2 | - | - | NBL2 |
| P15 | NBL3 | - | - | NBL3 |
| PG8 | - | - | - | SDCLK |
| PC0 | - | - | - | SDNWE |
| PF11 | - | - | - | SDNCAS |
| PG15 | - | - | - | SDCKE0 |
| PH2 | - | - | - | SDNE0 |
| PH3 | - | - | - | SDNE1 |
| PH6 | - | - | - | SDCKE1 |
| PH7 | - | - | - | SDNEKE1 |
| PH5 | - | - | - | - |
| PC2 | - | - | - | - |
| PC3 | - | - | - | - |
| PB5 | - | - | - | - |
| PB6 | - | - | - | - |


| Table 12. Alternate function |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port |  | AFO | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
|  |  | SYS | TIM 1/2 | $\begin{array}{\|c\|} \hline \text { TIM3/4/ } \\ 5 \end{array}$ | $\begin{array}{\|c\|c\|} \hline \text { TIM8/9/ } \\ \hline 10 / 11 \end{array}$ | 12C1/2/3 | $\begin{array}{\|c} \hline \text { SPI1/2/3 } \\ \text { /4/5/6 } \end{array}$ | SPI2/3/ SAI1 | SPI2/3/ USART 1/2/3 | $\begin{array}{\|c\|} \hline \text { USAR } \\ \text { T6I } \\ \text { UART } \\ \text { 4/5/7/ } \\ 8 \end{array}$ | CAN1/2/ <br> TIM12/ <br> 13/14/ <br> QUAD <br> SPI/LCD | $\begin{gathered} \text { QUAD } \\ \text { SPI/OT } \\ \text { G2_HS } \\ \text { OTG1 } \\ \text { _FS } \end{gathered}$ | ETH | FMC/ <br> SDIO/ <br> OTG2 FS | $\begin{gathered} \text { DCMI/ } \\ \text { DSI } \\ \text { HOST } \end{gathered}$ | LCD | SYS |
| $\begin{gathered} \text { Port } \\ A \end{gathered}$ | PAO | - | TIM2_CH1/ <br> TIM2 | TIM5_CH1 | TIM8_ETR | - | - | - | $\begin{aligned} & \text { USART2_ } \\ & \text { CTS } \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline \text { UART4 } \\ \text { TX } \end{array}$ | - | - | ETH_MII_CRS | - | - | - | $\begin{aligned} & \text { EVENT } \\ & \text { OUT } \end{aligned}$ |
|  | PA1 | - | TIM2_CH2 | TIM5_CH2 | - | - | - | - | $\begin{aligned} & \text { USART2_ } \\ & \text { RTS } \end{aligned}$ |  | QUADSPI BK1_1O3 | - | ETH MII RX CLK/ETH_RMI I_REF_CLK | - | - | LCD_R2 | $\begin{aligned} & \text { EVENT } \\ & \text { OUT } \end{aligned}$ |
|  | PA2 | - | TIM2_CH3 | TIM5_CH3 | TIM9_CH1 | - | - | - | $\underset{\times}{\text { USART2_T }}$ | - | - | - | ETH_MDIO | - | - | LCD_R1 | $\begin{aligned} & \text { EVENT } \\ & \text { OUT } \end{aligned}$ |
|  | PA3 | - | TIM2_CH4 | TIM5_CH4 | TIM9_CH2 | - | - | - | $\begin{aligned} & \text { USART2 } \\ & \text { RX } \end{aligned}$ | - | LCD_B2 | $\begin{gathered} \text { OTG_HS } \\ \text { _ULPI_DO } \end{gathered}$ | ETH_MII_COL | - | - | LCD_B5 | $\begin{aligned} & \text { EVENT } \\ & \text { OUT } \end{aligned}$ |
|  | PA4 | - | - | - | - | - | SPI1_NSS | SPI3_NSS/ I2S3_WS | USART2_ CK | - | - | - | - | $\mathrm{OTG}_{\underset{\mathrm{OF}}{ } \mathrm{HS} \text { _S }}$ | $\underset{\mathrm{YNC}}{\mathrm{DCM}}$ | $\underset{\mathrm{NC}}{\mathrm{LCD}_{2} \mathrm{VSY}}$ | $\begin{aligned} & \text { EVENT } \\ & \text { OUT } \end{aligned}$ |
|  | PA5 | - | TIM2_ETR <br> TIM2_CH1/ | - | $\mathrm{TIMB}_{\mathrm{N}}^{\mathrm{CH}}$ | - | SPl1_SCK | - | - | - | - | $\begin{gathered} \text { OTG_HS } \\ \text {-ULPI_C } \\ \text { K } \end{gathered}$ | - | - | - | LCD_R4 | $\begin{aligned} & \text { EVENT } \\ & \text { OUT } \end{aligned}$ |
|  | PA6 | - | tim1_bkin | TIM3_CH1 | $\mathrm{TIM}_{\mathrm{N}}^{\mathrm{T}}$ | - | SPI1 miso | - | - | - | TIM13_CH1 | - | - | - | $\underset{\text { CLTKIX }}{\text { DCMIPIX }}$ | LCD_G2 | $\begin{aligned} & \text { EVENT } \\ & \text { OUT } \end{aligned}$ |
|  | PA7 | - | $\begin{aligned} & \text { TIM1 } \\ & \text { CH1N } \end{aligned}$ | TIM3_CH2 | $\mathrm{TIMB}_{\mathrm{N}}^{\mathrm{CH}}$ | - | SPI1 MOSI | - | - | - | TIM14_CH1 | QUADSPI _CLK | ETH MII RX DV/ETH_RMIII _CRS_DV | $\underset{W E}{\text { FMC_SDN }}$ | - | - | $\begin{aligned} & \text { EVENT } \\ & \text { OUT } \end{aligned}$ |
|  | PA8 | MCO1 | TIM1_CH1 | - | - | 12C3_SCL | - | - | USART1_ CK | - | - |  | - | - | - | LCD_R6 | $\begin{aligned} & \text { EVENT } \\ & \text { OUT } \end{aligned}$ |
|  | PA9 | - | TIM1_CH2 | - | - | 12C3_SMBA | $\begin{aligned} & \mathrm{SPI2} \text { SCK/II_CK } \\ & 2 \mathrm{~S} 2 \mathrm{CK} \end{aligned}$ | - | $\underset{\mathrm{X}}{\mathrm{USART} 1 \_T}$ | - | - | - | - | - | DCMI_DO | - | $\begin{aligned} & \text { EVENT } \\ & \text { OUT } \end{aligned}$ |
|  | PA10 | - | TIM1_CH3 | - | - | - | - | - | USART1_ RX | - | - | $\left\lvert\, \begin{aligned} & \text { OTG_Fs_ } \\ & \text { IV } \end{aligned}\right.$ | - | - | DCMI_D1 | - | $\begin{aligned} & \text { EVENT } \\ & \text { OUT } \end{aligned}$ |
|  | PA11 | - | TIM1_CH4 | - | - | - | - | - | $\begin{aligned} & \text { USART1_ } \\ & \text { CTS } \end{aligned}$ | - | CAN1_RX | $\left\lvert\, \begin{gathered} \text { OTG_FS_ }_{\text {DM }} \end{gathered}\right.$ | - | - | - | LCD_R4 | $\begin{aligned} & \text { EVENT } \\ & \text { OUT } \end{aligned}$ |
|  | PA12 | - | TIM1_ETR | - | - | - | - | - | $\begin{aligned} & \text { USART1_ } \\ & \text { RTS } \end{aligned}$ | - | CAN1_TX | ${ }^{\text {OTG_FS_ }}$ | - | - | - | LCD_R5 | $\begin{aligned} & \text { EVENT } \\ & \text { OUT } \end{aligned}$ |
|  | PA13 | $\begin{aligned} & \text { JTMS- } \\ & \text { SWDII } \end{aligned}$ | - | - | - | - | - | - | - | - | - | - | - | - | - | - | $\begin{aligned} & \hline \text { EVENT } \\ & \text { OUT } \end{aligned}$ |
|  | PA14 | JTCK sWCLK | - | - | - | - | - | - | - | - | - | - | - | - | - | - | $\begin{aligned} & \hline \text { EVENT } \\ & \text { OUT } \end{aligned}$ |
|  | PA15 | JTDI | $\begin{aligned} & \text { TIM2_CH1/ } \\ & \text { TIM2_ETR } \end{aligned}$ | - | - | - | SP11_NSS | $\begin{aligned} & \text { SPI3_NSS/ } \\ & \text { I2S3_WS } \end{aligned}$ | - | - | - | - | - | - | - | - | $\begin{aligned} & \text { EVENT } \\ & \text { 'OUT } \end{aligned}$ |



| $\begin{array}{\|l\|l} \frac{n}{4} \\ \hline \end{array}$ | $\stackrel{\infty}{\omega}$ | $\underset{\sim}{\text { 岂 }}$ |  | ${\underset{u}{4}}_{\substack{5 \\ 0}}$ | 案恶 | 苨需 |  | ${\underset{u}{4}}_{\substack{5 \\ \hline}}^{5}$ | ${\underset{u}{2}}_{\substack{4 \\ \hline \\ \hline}}$ | ${\underset{u}{4}}_{\substack{4 \\ \hline \\ \hline}}$ | $\underset{\sim}{\text { an }}$ | ${\underset{山}{4}}_{\substack{5 \\ 0}}$ |  |  | $\underset{山}{\text { 岂 }}$ | $\underset{山}{\text { 岦 }}$ | 点5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\underset{\underset{4}{4}}{\stackrel{~}{4}}$ | O | $\begin{aligned} & \stackrel{0}{\aleph} \\ & \stackrel{1}{0} \end{aligned}$ | ＇ | － | ＇ | － | ， |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | － | ， | $\begin{aligned} & \tilde{c}_{1} \\ & \stackrel{O}{4} \end{aligned}$ | － | － | － | ＇ | ＇ |
| $\frac{m}{\stackrel{m}{4}}$ | 츰 © | ． | ＇ | ＇ | ＇ | ＇ | ＇ | $\begin{aligned} & \hline \mathrm{O} \\ & \sum_{0}^{1} \\ & \hline 0 \end{aligned}$ | $\begin{aligned} & \overline{\bar{\Sigma}_{1}} \\ & \bar{ভ}_{1}^{\prime} \end{aligned}$ | $\begin{aligned} & \text { N } \\ & \Sigma_{0}^{\prime} \\ & \hline 0 \end{aligned}$ | $\begin{aligned} & \text { 合 } \\ & \sum_{0}^{1} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \infty \\ & \sum_{0}^{\circ} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{O}_{1} \\ & \hat{⿺}_{0} \end{aligned}$ | $\begin{aligned} & \hline \stackrel{\circ}{1} \\ & \stackrel{\Sigma}{0}_{1}^{\prime} \end{aligned}$ | ＇ | ＇ | ＇ |
| $\underset{\sim}{\text { N }}$ |  | $\begin{aligned} & z_{0}^{\omega_{1}} \\ & \sum_{k}^{\omega} \end{aligned}$ | ＇ | $\begin{aligned} & \begin{array}{l} \partial_{n} \\ \hat{\omega}_{10}^{00} \\ \sum_{4}^{\prime \prime} \end{array} \end{aligned}$ |  |  |  | $\begin{aligned} & \circ \\ & \circ_{1} \\ & \circ_{0} \end{aligned}$ |  | $\begin{aligned} & \circ_{1} \\ & \frac{1}{0} \\ & \hline 0 \end{aligned}$ | $\begin{aligned} & \bar{\Sigma}_{1} \\ & \stackrel{O}{1}_{0}^{0} \end{aligned}$ | $\begin{aligned} & \tilde{\sigma}_{1} \\ & \circ_{0} \end{aligned}$ | $\begin{aligned} & 0_{1} \\ & \stackrel{1}{1}_{0}^{0} \end{aligned}$ | $\begin{aligned} & \text { 으́ } \\ & \text { 음 } \end{aligned}$ | － | ＇ | ＇ |
| $\underset{\underset{u}{\dot{u}}}{\stackrel{\rightharpoonup}{4}}$ | 폰 | ， | $\begin{aligned} & 0_{0}^{0} \\ & \sum_{1} \\ & \text { I } \end{aligned}$ | $\begin{aligned} & \stackrel{0}{\underset{v}{1}} \\ & \bar{\Sigma}_{\mathbf{1}} \end{aligned}$ |  |  |  | ＇ | ＇ | ＇ | － | ＇ | ＇ | － | － | ＇ | － |
| 운 |  |  |  |  |  | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ |
| $\frac{10}{4}$ |  | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | 1 |  |  |  | ＇ | ＇ | ＇ | ＇ |
| $\stackrel{\infty}{\stackrel{\infty}{4}}$ |  | ， | ＇ | ＇ | ＇ | ＇ | ＇ |  |  |  | ＇ |  |  | $\begin{aligned} & \frac{e^{\prime}}{2} \\ & \frac{8}{5} \times 1 \end{aligned}$ | ＇ | ＇ | ＇ |
| $\stackrel{\text { 난 }}{ }$ |  | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | $\begin{aligned} & e^{\prime} \\ & \stackrel{e}{\kappa} \times x \\ & \\ & \end{aligned}$ |  |  | － | ＇ | ＇ |
| $\frac{0}{4}$ |  | ． |  |  | － | － | ＇ | ＇ |  | ＇ | － |  | $\begin{aligned} & \hline \frac{\infty}{\sum_{10}} \\ & e_{0}^{0} \end{aligned}$ |  | ＇ | ＇ | ＇ |
| $\frac{!2}{4}$ | $\begin{aligned} & \text { M } \\ & \text { Ni } \\ & \bar{y} \\ & \vdots \end{aligned}$ | ． |  | $\begin{aligned} & 00 \\ & \sum_{N} \\ & ⿳ 亠 丷 厂 彡 \\ & \end{aligned}$ |  | ＇ | － |  | ＇ | － | $\begin{aligned} & {\underset{\bar{z}}{0}}_{0_{1}}^{\omega_{1}} \\ & \mathbf{N}^{\prime} \end{aligned}$ | ＇ |  | ， | － | ＇ | ＇ |
| 誌 | $\begin{aligned} & \text { N } \\ & \underset{N}{N} \\ & \text { ñ } \end{aligned}$ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | － | ＇ | ＇ |  | ＇ | ＇ | ＇ | － | ＇ | ＇ |
| $\frac{\text { M }}{4}$ |  | ． | ＇ | ＇ | ＇ | ＇ | ＇ |  |  |  | $\begin{aligned} & \hline \frac{ \pm}{I_{1}^{\prime}} \\ & \sum_{i}^{\prime} \\ & \hline \end{aligned}$ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ |
| $\frac{\text { N }}{\mathbb{\alpha}}$ |  | ， | ＇ | ＇ | ＇ | ＇ | ＇ | $\begin{aligned} & \hline \text { 도 } \\ & \mathbf{O}_{1}^{\prime} \\ & \sum_{i}^{\prime} \end{aligned}$ |  | $\begin{aligned} & \text { M } \\ & \text { M } \\ & \sum_{1}^{\prime} \\ & \sum_{i}^{\prime} \end{aligned}$ |  | － | ＇ | ＇ | ＇ | ＇ | ＇ |
| $\stackrel{\check{4}}{4}$ | $\stackrel{N}{\stackrel{N}{i}}$ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ |
| $\frac{0}{4}$ | $\stackrel{\infty}{\omega}$ | ， |  | ＇ | ＇ | － | ＇ | ＇ | ＇ |  | $\begin{aligned} & \tilde{N} \\ & \underset{\Sigma}{2} \end{aligned}$ | ， | ． |  | ＇ | ＇ | ＇ |
| $\begin{aligned} & \stackrel{\rightharpoonup}{\circ} \\ & 0 \end{aligned}$ |  | 8 | ¢ | § | \％ | 吕 | \＆ | \％ | 今 | \％ | 8 | 은 | $\stackrel{\bar{L}}{0}$ | ָ | ¢ | $\stackrel{ \pm}{\circ}$ | $\stackrel{0}{\square}$ |
|  |  | ごこ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 12．Alternate function（continued）

| $\frac{n}{k}$ | $\stackrel{\infty}{\omega}$ | ${\underset{\sim}{4}}_{\stackrel{y}{4}}^{5}$ | ${\underset{u}{n}}_{\substack{4 \\ \hline \\ \hline}}$ | $\underset{山}{\underset{u}{4}}$ | 穹甭 | ${\underset{y}{4}}_{\stackrel{5}{4}}^{0}$ | $\underset{山}{\stackrel{y}{4}}$ | $\left\lvert\, \begin{aligned} & \text { 点雨 } \end{aligned}\right.$ |  | ${\underset{y}{4}}_{\stackrel{y}{4}}^{0}$ | 点需 | ${\underset{u}{\mid}}_{\substack{\underset{u}{0} \\ \hline}}$ | 穹甭 |  |  | ${\underset{u}{4}}_{\substack{5 \\ \hline}}^{5}$ | 穻需 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\underset{~ \stackrel{\rightharpoonup}{u}}{4}$ | 0 | ＇ | ＇ | ， | $\begin{aligned} & \hat{O} \\ & \hat{O}_{1} \end{aligned}$ | ＇ | ＇ | N | ＇ | ＇ | ， | 赑 | ＇ | ＇ | ＇ | ＇ | ＇ |
| $\stackrel{m}{\dot{k}}$ | 츰웅 | ， | ＇ | $\begin{aligned} & \hline \overline{\bar{D}_{1}} \\ & \bar{S}_{1} \end{aligned}$ | $\begin{aligned} & \hline \stackrel{\circ}{0} \\ & \sum_{0}^{\prime} \\ & \hline \end{aligned}$ | ＇ | ＇ | 号 | ＇ | ＇ | ＇ | － | ＇ | ＇ | － | ＇ | ＇ |
| $\underset{\sim}{\underset{\sim}{4}}$ |  | $\tilde{N}_{1}^{0}$ $\sum_{i}^{\prime}$ | $\begin{aligned} & \text { O} \\ & 0_{\Sigma}^{\prime} \\ & \sum_{\Sigma} \end{aligned}$ | 0 0 0 0 0 0 |  | $\begin{aligned} & \underset{\sim}{\underset{\sim}{2}} \\ & \sum_{L}^{\prime} \\ & \sum_{L} \end{aligned}$ | $\sum_{\sum_{1}}^{\omega}$ $\sum_{i}^{0}$ |  |  | $\begin{aligned} & \stackrel{N}{L}_{1}^{1} \\ & \sum_{\Delta}^{\circ} \end{aligned}$ | $\begin{aligned} & \stackrel{t}{⿳ 亠 二 口 丿 口 ~} \\ & \sum_{\Sigma}^{\prime} \end{aligned}$ | $\begin{aligned} & \stackrel{\circ}{N_{1}^{\prime}} \\ & \sum_{\Delta}^{\circ} \end{aligned}$ |  |  | $\begin{aligned} & \stackrel{\infty}{\sum_{1}^{\prime}} \\ & \sum_{L}^{0} \end{aligned}$ | $\begin{aligned} & \mathrm{O}_{1} \\ & \sum_{\text {S}}^{0} \end{aligned}$ | $\begin{aligned} & \bar{o}_{1} \\ & \stackrel{c}{e_{L}} \end{aligned}$ |
| $\underset{\underset{\sim}{u}}{\underset{\sim}{x}}$ | $\stackrel{\text { İ }}{\text { I }}$ | ． | ＇ | － | － | ＇ | － | ， | － | ＇ | ＇ | ＇ | ， | ＇ | ＇ | ＇ | ＇ |
| 은 |  | ， | ＇ | ＇ | ＇ | ＇ | － | ＇ | ＇ | ＇ | ＇ | － | ＇ | ＇ | － | ＇ | ＇ |
| $\frac{00}{4}$ |  |  | $\begin{aligned} & x_{1} \\ & \sum_{0} \\ & \hline \end{aligned}$ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ |  |  |  | ， | ， |
| $\stackrel{\infty}{\stackrel{\infty}{4}}$ |  | ． | ＇ |  | － | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | － | ＇ | ＇ | ＇ | ＇ | ＇ |
| $\frac{\mathrm{K}}{4}$ | M | ， | ＇ | 1 |  |  |  |  |  |  |  |  |  |  | ＇ | ＇ | ＇ |
| $\stackrel{\circ}{4}$ |  | ， | ＇ | ＇ | ＇ | ＇ | ＇ |  | ＇ | ＇ | － | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ |
| $\frac{\curvearrowleft n}{4}$ |  | ． | ＇ | － |  | ＇ | ＇ |  | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ |
| $\frac{\stackrel{\pi}{4}}{4}$ | $\begin{aligned} & \text { N } \\ & \underset{N}{N} \\ & \text { Nָ } \end{aligned}$ | ． | － | － | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ |
| $\stackrel{\text { ! }}{4}$ | $\sum_{i=1}^{\infty}$ | ， | ＇ | － | ＇ | ＇ | － | ＇ | － | ＇ | ＇ | － | － | ＇ | ＇ | ＇ | ＇ |
| $\frac{N}{\mathbb{K}}$ | $\begin{aligned} & \bar{I} \\ & \sum_{\underline{1}}^{M} n \end{aligned}$ | ． | ＇ |  | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | － | ＇ | $\begin{aligned} & \hline \text { 도 } \\ & \sum_{i}^{\prime} \\ & \stackrel{I_{1}^{\prime}}{2} \end{aligned}$ |  | $\begin{aligned} & \text { M } \\ & \text { M } \\ & \stackrel{1}{\prime} \\ & \stackrel{y}{\mid} \end{aligned}$ |  |
| $\stackrel{\bar{u}}{\mathbb{\alpha}}$ | $\underset{\underset{V}{N}}{\stackrel{N}{V}}$ | ＇ | ＇ | ＇ | － | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ |
| $\stackrel{0}{4}$ | $\stackrel{\infty}{\omega}$ | ， | ＇ |  | ＇ | ＇ | － | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ |
|  |  | 음 | ¢ | \％ | \％ | 茄 | 吕 | \％ | 合 | $\stackrel{\infty}{0}$ | 음 | 음 | F | N | M | $\stackrel{\text { 吕 }}{ }$ | $\stackrel{n}{\square}$ |


| $\frac{\text { n }}{\frac{1}{4}}$ | $\stackrel{\infty}{\omega}$ | \|를 |  | 点需 | $\underset{\sim}{\underset{山}{4}}$ | $\underset{\sim}{\underset{u}{4} 5}$ | $\underset{\sim}{\underset{\sim}{4} 5}$ | 育恶 | 穹需 | $\underset{\sim}{\stackrel{y}{4} 5}$ | $\frac{\underset{y}{2}}{\stackrel{y}{4}}$ | 穹需 | $\underset{\sim}{\underset{山}{4}}$ | ${\underset{\sim}{4}}_{\underset{\sim}{4}}^{5}$ | $\underset{\sim}{\underset{\sim}{4}} \underset{\sim}{5}$ | $\underset{山}{\underset{y}{4}}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\stackrel{\underset{U}{4}}{\stackrel{\rightharpoonup}{4}}$ |  | ． | ＇ | ， | ＇ | $\begin{aligned} & \circ \\ & \stackrel{\circ}{0} \\ & \stackrel{1}{4} \end{aligned}$ | $\begin{aligned} & \circ \\ & 0 \\ & \hline-1 \end{aligned}$ | $\begin{aligned} & \bar{O}_{1} \\ & 0 \end{aligned}$ | ， | ， | ， | ， | $\begin{aligned} & \overbrace{1} \\ & \text { OU } \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{\Phi} \\ & \stackrel{\rightharpoonup}{0} \end{aligned}$ | $\begin{aligned} & {\underset{\sim}{u}}_{1}^{\prime} \\ & \stackrel{\rightharpoonup}{0} \end{aligned}$ |  | 谷 |
| $\stackrel{m}{\stackrel{M}{4}}$ |  | $\begin{aligned} & \text { N } \\ & \sum_{0}^{1} \\ & \hline 0 \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \sum_{0}^{1} \\ & \hline \end{aligned}$ | ＇ | ＇ | $\begin{aligned} & \text { ti } \\ & \sum_{0}^{\prime} \\ & \text { N } \end{aligned}$ | $\begin{aligned} & \circ \\ & \stackrel{\circ}{0}_{1}^{\prime} \end{aligned}$ | $\begin{aligned} & \hat{N} \\ & \sum_{0}^{1} \\ & \text { a } \end{aligned}$ | － | ， | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ |
| $\underset{\underset{\sim}{4}}{\stackrel{N}{4}}$ |  |  | $\bar{\Xi}$ $\sum_{1}$ $\sum_{i}^{\prime}$ | $\begin{aligned} & \text { 쩌́ } \\ & \sum_{\Delta}^{0} \end{aligned}$ | $\begin{aligned} & \stackrel{0}{\underset{1}{1}} \\ & \sum_{4}^{0} \end{aligned}$ |  | $\begin{aligned} & \overline{{\underset{x}{1}}_{1}^{\prime}} \\ & \sum_{1}^{0} \end{aligned}$ | $\begin{aligned} & \underset{\text { Ñ }}{1} \\ & \sum_{L}^{0} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{O}_{1} \\ & \stackrel{y}{L}^{2} \end{aligned}$ |  |  | $\begin{aligned} & \hat{D}_{1} \\ & \sum_{\grave{U}} \end{aligned}$ | $\begin{aligned} & 0_{1}^{\circ} \\ & \stackrel{N}{\Sigma}_{1}^{2} \end{aligned}$ | $\begin{aligned} & \mathrm{o}_{1}^{\prime} \\ & \stackrel{0}{\mathrm{O}} \end{aligned}$ | $\begin{aligned} & \hline \text { 은 } \\ & \sum_{i}^{\prime} \end{aligned}$ | $\begin{aligned} & \bar{C}_{0}^{\prime} \\ & \sum_{1}^{\prime} \end{aligned}$ | N |
| $\underset{\underset{i}{i}}{\stackrel{\rightharpoonup}{4}}$ | $\underset{\text { I }}{\text { I }}$ | ， | ＇ |  | ＇ | ＇ | ＇ | ＇ | ， | ， | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ |
| 은 |  | ， | ＇ | ， | ＇ | ＇ | ＇ | ＇ |  |  |  |  | ＇ | ＇ | ＇ | ＇ | － |
| $\frac{10}{4}$ |  | ， | － |  | ＇ | ＇ | ＇ | － | ＇ | － | ＇ | － | ＇ | ＇ | ＇ | ＇ | ＇ |
| $\stackrel{\infty}{\stackrel{\infty}{4}}$ |  |  | $\begin{array}{\|l\|} \infty^{\prime} \\ e_{1}^{\infty} \\ x_{5}^{2} \end{array}$ | ， | ＇ | ＇ | ， | ＇ |  | 年 | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ |
| $\stackrel{\text { K }}{4}$ | 쓰N |  | ＇ | ， | ＇ | ＇ | ， | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | － |
| $\stackrel{0}{4}$ | $\frac{\bar{m}}{\bar{N}} \overline{\bar{\alpha}}$ | ． | ＇ | 采 |  |  | 衣孚 |  | － | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ |
| $\frac{n}{4}$ |  | ． | ＇ |  | － |  | $\begin{aligned} & 0.0 \\ & \sum_{2} \\ & \frac{D_{1}^{\prime}}{0} \end{aligned}$ | $\begin{aligned} & \hline \overline{0} \\ & \sum_{1} \\ & \frac{1}{5} \\ & \hline 0 \end{aligned}$ | ， | ＇ | ＇ | ＇ | $\begin{aligned} & \hline \infty \\ & \Sigma_{1} \\ & \frac{y_{1}}{\infty} \end{aligned}$ |  | $\begin{aligned} & \hline \frac{0}{6} \\ & \sum_{1} \\ & \frac{1}{6} \\ & 0 \end{aligned}$ |  | ＇ |
| $\stackrel{ \pm}{4}$ | $\begin{aligned} & \text { N} \\ & \underset{\sim}{N} \\ & \end{aligned}$ | ， | ＇ | ， | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ |
| $\stackrel{\cong}{4}$ | $\stackrel{\stackrel{\rightharpoonup}{D}}{\stackrel{\rightharpoonup}{\infty}} \stackrel{\rightharpoonup}{\bar{O}}$ | － | ＇ | ＇ | ＇ | ＇ | $\begin{aligned} & \text { 도 } \\ & \mathbf{C}_{1}^{\prime} \\ & \stackrel{I}{i}^{\prime} \end{aligned}$ |  | － | ， | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ |
| Nㅜㄴ | $\underset{\sum_{\bar{F}}^{\bar{M}}}{\substack{m}}$ | $\begin{aligned} & \text { 总 } \\ & \stackrel{y}{\omega} \\ & \stackrel{y}{\mid c} \end{aligned}$ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | － | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ |
| $\overline{\text { u }}$ | $\underset{\underset{i}{N}}{\stackrel{N}{N}}$ | ， | ＇ | ＇ | ＇ | ＇ | ＇ | ＇ |  |  | $\begin{aligned} & \text { 도 } \\ & \sum_{1}^{\prime} \\ & \stackrel{\Sigma}{i} \end{aligned}$ |  | $\begin{aligned} & \text { N } \\ & \mathbb{N}_{1} \\ & \sum_{i}^{I} \end{aligned}$ | $\begin{aligned} & \hline \text { zo } \\ & \text { 畕 } \\ & \sum_{i}^{\prime} \\ & \hline 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { ⿳⺈冂工⿰口口} \\ & 0 \\ & \sum_{i}^{\prime} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { 志 } \\ & \sum_{1} \\ & \stackrel{\sum}{i} \end{aligned}$ |  |
| $\frac{0}{4}$ | $\omega$ | ， | － |  |  |  |  |  | － | ＇ | ＇ | － | － | ＇ | ＇ | ＇ | ＇ |
| $\begin{aligned} & \mathrm{t} \\ & 0 \end{aligned}$ |  | 쓴 | 㟧 | พ | 既 | 吉 | 吕 | 苋 | 岩 | ® | 凹 | $\begin{aligned} & \hline \text { 음 } \end{aligned}$ | 든 | $\begin{aligned} & \hline \text { N } \\ & \text { N } \end{aligned}$ | $\begin{aligned} & \text { M } \\ & \text { M } \end{aligned}$ | 嵒 | 華 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 12．Alternate function（continued）

| $\frac{\text { n }}{\frac{1}{4}}$ | $\stackrel{\infty}{\omega}$ | ${\underset{山}{\mid c}}_{\substack{5 \\ \hline \\ \hline}}$ | ${\underset{u}{n}}_{\substack{\underset{u}{0} \\ \hline \\ \hline}}$ | 를 |  | $\underset{\sim}{\text { 岂 }}$ |  | 乲范 |  | 点完 |  | ${\underset{u}{n}}_{\substack{\underset{u}{4} \\ \hline \\ \hline}}$ | ${\underset{u}{n}}_{\substack{\underset{u}{0} \\ \hline \\ \hline}}$ | $\underset{\sim}{\underset{\sim}{4} 5}$ | $\underset{\sim}{\underset{\sim}{4} 5}$ | $\underset{\sim}{\underset{\sim}{4}}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | O | ＇ | － | ， | ． | ， | ． | ， | ＇ | ， | ， | 茄 | ＇ | ， | ， | ， | ， |
| $\frac{m}{\dot{k}}$ |  | ， | － | ， | ． | ． | － | ， | ． | － | ， | F | N $\sum_{0}^{1}$ S | ， | ． | ， | ， |
| $\underset{\underset{\sim}{4}}{\stackrel{N}{4}}$ |  | $\begin{aligned} & \text { ¢ } \\ & 巳_{\Sigma}^{\prime} \end{aligned}$ | $\begin{aligned} & \text { 딘 } \\ & \stackrel{y}{c} \end{aligned}$ |  |  |  | $\begin{aligned} & \text { 导 } \\ & 巳_{\grave{N}}^{\prime} \end{aligned}$ | ， | ． | － | ． |  |  | $\begin{aligned} & \stackrel{\circ}{0_{1}^{\prime}} \\ & \stackrel{巳}{2} \end{aligned}$ | $\begin{aligned} & \text { N} \\ & \stackrel{N}{N} \\ & \stackrel{N}{L} \end{aligned}$ | $\begin{aligned} & \stackrel{\infty}{c} \\ & \sum_{\grave{1}}^{\prime} \end{aligned}$ | ¢ <br>  <br> $\sum_{4}^{\prime}$ |
| $\underset{\underset{4}{4}}{\underset{\sim}{2}}$ | $\underset{\text { I }}{\text { I }}$ | ， | ． | ， | ． | ， | ， | ． | ， | ． | ． | ， | ． | － | ， | ， | ， |
| 은 |  | ． | ， | ， | ． | ＇ | ， | ， | ． |  | 产 |  | ， | ， | ， | ， | ， |
| $\stackrel{i 1}{4}$ |  | － | ， | ， | ， | ， | ， |  |  | $\begin{aligned} & \text { 도 } \\ & \bar{C}_{1}^{\prime \prime} \\ & \sum_{i}^{\prime} \end{aligned}$ | $\begin{aligned} & \text { 도 } \\ & \bar{y}_{1}^{\prime} \\ & \sum_{i}^{\prime} \end{aligned}$ |  | ， | ， | ， | ， | ＇ |
| $\stackrel{\stackrel{\infty}{4}}{\stackrel{1}{4}}$ |  | ， | ， | ， |  | － |  |  |  | ， | ． | － | ， | ＇ | ， | ， | ， |
| $\stackrel{\rightharpoonup}{4}$ |  のぶ | ， | ， | ， | ＇ | ， | ， | ＇ | － | － | ， | ， | ， | ， | ， | ， | ， |
| $\stackrel{0}{4}$ |  | ， | － | － | ， | ， | ＇ |  |  |  |  | ， | ， | ， | ， | ， | ， |
| $\frac{!n}{4}$ | $\begin{aligned} & \stackrel{m}{N} \\ & \stackrel{y}{c} \frac{0}{n} \\ & \stackrel{n}{4} \end{aligned}$ | ， | ， | ， | － | ， | ． |  | $\begin{aligned} & \hline \frac{y}{0} \\ & \omega_{1} \\ & \frac{\omega_{0}}{\omega} \end{aligned}$ | $\begin{aligned} & \hline \stackrel{\circ}{\circ} \\ & \sum_{i}^{\prime} \\ & \frac{\Omega}{\circ} \end{aligned}$ | $\begin{aligned} & \overline{\bar{o}} \\ & \sum_{1}^{\prime} \\ & \frac{\Omega}{6} \end{aligned}$ | ， | $\begin{aligned} & \overline{\bar{n}} \\ & \sum_{1} \\ & \frac{\varrho}{0} \\ & \hline 0 \end{aligned}$ | ， | ， | ， | ＇ |
| $\stackrel{7}{4}$ | $\begin{aligned} & \text { N } \\ & \underset{N}{N} \\ & \end{aligned}$ |  | $\begin{aligned} & \underset{\sim}{0} \\ & \underset{\sim}{1} \\ & \underset{\sim}{1} \end{aligned}$ |  | ． | ， | ， | ， | ． | ， | － | ， | ， | ， | ， | ， | ， |
| $\stackrel{!}{4}$ |  | ， | ， | ＇ | ， | ， | ， | 㐌 |  | ， | ， | ， | ＇ | ， | ， | ， | ， |
| $\stackrel{N}{\text { N }}$ | $\underset{\sum_{i}^{\stackrel{I}{m}} n}{ }$ | ＇ | ， | ， | ＇ | ， | ， | ＇ | ＇ | ， | ， | ， | ， | ， | ， | ， | ， |
| $\stackrel{\Gamma}{4}$ | $\underset{\underset{i}{N}}{\underset{i}{N}}$ | ， | ， | ， | ＇ | ， | ， | ＇ | ＇ | ＇ | ， | ， | ＇ | ， | ， | ＇ |  |
| $\frac{0}{4}$ | $\stackrel{\infty}{\omega}$ | ， | ＇ | ， |  | ， |  | ＇ | ＇ | ＇ | ， | ＇ | ＇ | ， |  | ， | ， |
|  |  | 这 | 䓘 | ّㅡㅁ | 搥 | 菭 | 这 | 迷 | 茄 | $\stackrel{\text { ² }}{\sim}$ | 茄 | $\stackrel{\text { 는 }}{ }$ | 든 | ～ | 長 |  | 年 |


Table 12．Alternate function（continued）

| $\frac{n}{4}$ | $\stackrel{\infty}{\omega}$ | ${ }_{2}^{\stackrel{y}{4} 5}$ | ${\underset{\sim}{4}}_{\stackrel{5}{2}}^{0}$ | $\underset{\sim}{4}$ | 点恶 | $\stackrel{y y}{4}_{\stackrel{5}{4}}^{0}$ | ${\underset{u}{4}}_{5}^{5}$ | $\underset{\sim}{4}$ | ${ }_{2}^{5}$ | 点需 | $\underset{山}{\stackrel{y}{4}}$ | ${\underset{u}{4}}_{\substack{4 \\ 0}}$ | ${\underset{u}{4}}_{\substack{4 \\ \hline \\ \hline}}$ | 点恶 | $\underset{\sim}{\underset{u}{4}} \underset{\sim}{5}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\underset{\underset{4}{4}}{\stackrel{\rightharpoonup}{4}}$ | 0 | ＇ |  | $\begin{gathered} \stackrel{\circ}{c} \\ \stackrel{1}{1} \end{gathered}$ | $\begin{aligned} & \bar{x}_{1} \\ & \stackrel{0}{-} \end{aligned}$ | $\begin{aligned} & \text { O} \\ & 0 \\ & 0 \end{aligned}$ | ， | ． | ， | $\begin{gathered} \tilde{\varkappa}_{1} \\ \stackrel{1}{3} \end{gathered}$ | $\begin{aligned} & \cong_{1} \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & d_{1}^{c} \\ & \stackrel{1}{9} \end{aligned}$ | $\begin{aligned} & \stackrel{\circ}{\circ} \\ & \stackrel{O}{1} \end{aligned}$ |  | $\begin{aligned} & \tilde{O}_{1} \\ & 0 \end{aligned}$ | $\begin{aligned} & \cong_{1} \\ & 0 \\ & 0 \end{aligned}$ | － |
| $\frac{m}{4}$ |  | ， | ， | ， | － | ， | － | ， | 会 |  | $\begin{aligned} & \circ \\ & \mathrm{B}_{1}^{\prime} \\ & \sum_{0} \end{aligned}$ | $\begin{aligned} & \overline{\Sigma_{1}} \\ & \bar{S}_{0}^{1} \end{aligned}$ | $\begin{aligned} & \text { N } \\ & \Sigma_{0}^{\prime} \\ & \text { in } \end{aligned}$ | $\begin{aligned} & 00 \\ & \stackrel{N}{0}_{1}^{0} \\ & \hline \end{aligned}$ | ， | $\begin{aligned} & \text { t } \\ & \sum_{0}^{\prime} \\ & \text { N } \end{aligned}$ | E |
| $\underset{\sim}{\stackrel{N}{4}}$ | 은 응 No 잉 |  | ， | 號 | 㐌 | ， |  | 云 | 迺 | $\begin{aligned} & \text { © } \\ & \stackrel{\circ}{C} \\ & \sum_{L}^{\prime} \end{aligned}$ | $\begin{aligned} & \hat{S}_{1}^{\prime} \\ & \sum_{U L}^{0} \end{aligned}$ | $\begin{aligned} & \stackrel{\infty}{\stackrel{\infty}{C}} \\ & \sum_{L}^{\prime} \end{aligned}$ | $\begin{aligned} & \hline \stackrel{o}{\dot{O}} \\ & \sum_{i}^{\circ} \end{aligned}$ | $\begin{aligned} & \text { İ } \\ & \stackrel{N}{1}^{0} \\ & \sum_{4}^{\prime} \end{aligned}$ | $\begin{aligned} & \overline{\Sigma_{1}^{\prime}} \\ & \sum_{U}^{\prime} \end{aligned}$ | N $\tilde{N}_{1}^{\prime}$ $\sum_{4}$ | N |
| $\underset{\underset{4}{4}}{\stackrel{F}{4}}$ | $\stackrel{\text { I }}{\text { ¢ }}$ | － | ， |  |  | ， | ＇ |  |  | ． | － | ． | ． | ， | ， | ， | － |
| 은 |  | － | ， | － | － |  | ＇ | － | － | － | ． | ， | ， | ， | ， | ， | ， |
| $\frac{\ddot{1}}{4}$ |  | ， | ， |  |  | $\begin{aligned} & \text { O } \\ & 0 \\ & 0 \end{aligned}$ | ＇ | $\begin{aligned} & \text { 돋 } \\ & { }_{1}^{\prime} \\ & {\underset{y}{1}}^{\prime} \end{aligned}$ | － | ， |  | ． | ． |  | $\begin{aligned} & 㐅_{1} \\ & \bar{z}_{1} \end{aligned}$ | ， | － |
| $\stackrel{\text { 冉 }}{4}$ |  | ＇ | ， | ． | ． | ＇ | ＇ | ． | － | ， | ． | ， | ， |  | ， |  | ＇ |
| $\stackrel{\rightharpoonup}{4}$ | ल্ল্র の号 | ， | ， | ， | ＇ | ＇ | ＇ | ＇ | ， | － | ， | ， | ， | ， | ， | ， | ， |
| $\frac{0}{4}$ | $\stackrel{\bar{m}}{\bar{N}}$ | ， | ， | ， | － | ． | ， | － | ． | ． | － | ， | ． | ， | ， | ， | － |
| $\frac{n}{4}$ | $\begin{aligned} & \stackrel{m}{N} \\ & \stackrel{y}{N} \\ & \stackrel{N}{n} \\ & \stackrel{n}{4} \end{aligned}$ | － | － | ， | ， | ． | $\begin{aligned} & \hline \infty \\ & \sum_{n} \\ & \frac{\rho^{\prime}}{\infty} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \frac{y}{0} \\ & \omega_{1} \\ & \stackrel{\circ}{6} \\ & \hline \end{aligned}$ |  | ， | － | ， | ， | － | ， | ， | ＇ |
| $\stackrel{\sharp}{4}$ | $\begin{aligned} & \text { N } \\ & \underset{N}{N} \\ & \end{aligned}$ | － | － | ． | ． | $\begin{aligned} & \overrightarrow{0} \\ & \underset{N}{1} \\ & \underset{\sim}{n} \end{aligned}$ |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\omega_{1}} \\ & \tilde{N}_{1} \\ & \underset{\sim}{n} \end{aligned}$ |  | $\begin{aligned} & \hline \stackrel{\Phi}{\mathbf{M}} \\ & \sum_{1}^{\prime} \\ & \tilde{N}_{1}^{\prime} \end{aligned}$ | ． | － | － | ， | ， | ＇ |
| $\stackrel{\text { ! }}{4}$ |  | ， | － | ＇ | ， | ， | ， | ＇ | ＇ | ＇ | ＇ | ． | ， | ， |  | $\begin{aligned} & \begin{array}{l} \text { N} \\ 0 \\ D^{\prime 2} \\ \sum_{F} \end{array} \end{aligned}$ |  |
| $\stackrel{\text { N }}{\text { N }}$ | $\sum_{\sum_{i}^{M}}^{\underset{M}{m}}$ | ， | － | ， | ． | ． | ， | ， | ． | ， | － | $\begin{aligned} & \hline \bar{工}_{1}^{\prime} \\ & \sum_{i}^{\prime} \\ & \omega_{1}^{\prime} \end{aligned}$ | $\begin{aligned} & \hline \stackrel{N}{N} \\ & 0 \\ & \sum_{i}^{\circ} \\ & \stackrel{\omega}{i} \end{aligned}$ |  | ， | ， | － |
| $\stackrel{\Gamma}{4}$ | $\stackrel{N}{\stackrel{N}{\Sigma}}$ |  | ， | ， | ， | ＇ |  | ＇ | ＇ | ， | ， | ， | ， | ， | ＇ | ＇ | ， |
| $\frac{0}{4}$ | $\stackrel{\infty}{\omega}$ |  | ， | ＇ | ＇ | ， |  | ＇ | ， | ＇ | ． | ， | ， |  | ， | ＇ | ， |
|  |  | 옴 | 돔 | 꼳 | 꼼 | $\stackrel{\text { 圭 }}{\text { a }}$ | 옴 | $\stackrel{\text { 옴 }}{ }$ | 솜 | 똠 | 옴 | $\begin{aligned} & \hline \text { 옴 } \\ & \text { in } \end{aligned}$ | $\stackrel{\overline{7}}{\underline{1}}$ | $\begin{aligned} & \hline \stackrel{N}{\mathrm{~T}} \end{aligned}$ | $\begin{aligned} & \hline \frac{m}{\text { M }} \\ & \hline \end{aligned}$ | $\overline{\text { 곰 }}$ | $\stackrel{\text { ¢ }}{\text { I }}$ |

Table 12．Alternate function（continued）

| $\frac{n}{k}$ | $\stackrel{\infty}{\omega}$ | \| | 穹恶 | ${\underset{u}{4}}_{\substack{4 \\ \hline}}$ | $\underset{\sim}{\underset{\sim}{4} 5}$ |  | $\underset{\sim}{\text { 岂 }}$ | $\underset{\sim}{\underset{\sim}{4}}$ | 点需 | 点定 | $\underset{\sim}{\underset{u}{4}}$ | 穹會 | 点雨 |  | $\underset{\sim}{\underset{\sim}{4} 5}$ | ${\underset{u}{4}}_{\stackrel{y}{4}}^{5}$ | ${ }_{\text {宸 }}^{5}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\stackrel{\underset{U}{4}}{\underset{4}{4}}$ | O | $\begin{aligned} & \text { O} \\ & 0 \\ & \hline 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & \text { O} \end{aligned}$ | $\begin{aligned} & \hat{O}_{1} \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\mathrm{N}} \\ & \stackrel{\mathrm{O}}{1} \end{aligned}$ | $\begin{aligned} & \stackrel{\sim}{1}_{1}^{0} \\ & \stackrel{O}{1} \end{aligned}$ | $\begin{aligned} & \ddot{\circ}_{1}^{\prime} \\ & \stackrel{0}{0} \end{aligned}$ | $\begin{aligned} & \hat{m}_{1} \\ & 0 \\ & \hline-1 \end{aligned}$ |  |  |  | ＇ | － | $\begin{aligned} & \bar{\omega}_{1} \\ & 2_{1}^{\prime} \\ & 0_{1}^{2} \end{aligned}$ | $\begin{aligned} & \underset{u_{1}}{1} \\ & \text { OUG } \end{aligned}$ | $\stackrel{\stackrel{\circ}{\circ}}{\substack{\text { ¢ }}}$ |
| $\stackrel{m}{\stackrel{M}{4}}$ |  | $\begin{aligned} & \hline \stackrel{N}{0}_{1}^{1} \\ & \bar{\delta}_{0}^{\prime} \end{aligned}$ | $\begin{aligned} & \hline{ }_{n}^{\infty} \\ & \sum_{0}^{1} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{o}_{1} \\ & \hat{S}_{0}^{2} \end{aligned}$ | $\begin{aligned} & \hline \circ \\ & \vdots \\ & \bar{i}_{1}^{\prime} \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline 0_{1} \\ \sum_{0} \\ \hline \end{array}$ | $\begin{aligned} & \hline \infty \\ & \sum_{0}^{10} \\ & \sum_{0}^{2}> \end{aligned}$ | $\begin{aligned} & \hline \stackrel{\circ}{\circ} \\ & \Sigma_{0}^{\prime} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hat{D}_{1} \\ & \hat{S}_{0}^{1} \end{aligned}$ | ， | ， | ， | ＇ | ， |  | ， | ， |
| $\stackrel{N}{\underset{4}{4}}$ |  | $\begin{aligned} & \text { İ } \\ & \text { N } \\ & \sum_{L}^{\prime} \end{aligned}$ | $\begin{aligned} & \text { 呙 } \\ & \sum_{L}^{0} \\ & 0_{L}^{0} \end{aligned}$ | $\begin{aligned} & \stackrel{\circ}{0_{1}^{\prime}} \\ & \sum_{L}^{\prime} \end{aligned}$ | $\begin{aligned} & \hat{N}_{1} \\ & \sum_{L}^{\prime} \end{aligned}$ |  |  | $\begin{aligned} & \text { 珨 } \\ & \sum_{i}^{\prime} \end{aligned}$ | $\begin{aligned} & \stackrel{\text { İ }}{1} \\ & \sum_{L}^{\prime} \end{aligned}$ | ， | $\begin{aligned} & \text { ơ } \\ & \stackrel{\text { N}}{1} \\ & \sum_{L}^{0} \end{aligned}$ | $\begin{aligned} & \overline{\mathrm{N}} \\ & \sum_{1}^{\prime} \\ & \sum_{1}^{0} \end{aligned}$ | ＇ | ， | ， | ， | ， |
|  | $\underset{\text { I }}{\text { I }}$ | ， | ， | － | ， | ， | － | ． | ． | ， | ＇ |  | ＇ | ． | ， | ， | ， |
| 운 |  | ， | － | ， | ， | － | ＇ | － |  | － | ， | ， |  | ， |  | ， |  |
| $\frac{0}{4}$ |  | ， | ， | ， | ， | － | ． | － | ， | ， | $\begin{aligned} & \times \underset{c}{x} \\ & \sum_{\substack{c}}^{2} \end{aligned}$ | ， | $\begin{aligned} & 0 \\ & 0 \\ & \hline 1 \end{aligned}$ | ， | ， | ， |  |
| $\stackrel{\infty}{\stackrel{\infty}{4}}$ |  | ， | ， | ， | － | ， | ． | ， | ＇ | ． | ． | ． | ， | ， |  | － | ， |
| $\frac{\mathrm{k}}{4}$ | 쓰N の の | ＇ | ， | ， | ． | ． | － | ， | ＇ | ， | ， | ， | ＇ | ． |  | ， | ， |
| $\stackrel{0}{4}$ |  | ， | ， |  | － | ， | ． | ． | ， | ， | － | ， | ， | ， | ， | ， | ＇ |
| $\frac{n}{4}$ |  |  |  | $\begin{aligned} & \hline \stackrel{0}{0} \\ & \sum_{n} \\ & \stackrel{N}{\omega} \end{aligned}$ |  | ． | － | ． | ， | ， | ， | － | ， | ， | ， | ， | ， |
| $\stackrel{7}{4}$ | $\begin{aligned} & \text { N } \\ & \underset{N}{N} \end{aligned}$ | ， | ， | － | － | ， | － | ， | ＇ | ， | ， | ， | ＇ | ． |  | ， | ， |
| $\stackrel{!}{4}$ |  | ， | ， | $\begin{aligned} & \hline \frac{ \pm}{\mathbf{I}_{1}^{\prime}} \\ & \sum_{i}^{\prime} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \stackrel{\text { 品 }}{山_{1}^{\prime}} \\ & \sum_{i}^{\prime} \end{aligned}$ | $\begin{aligned} & \overline{\mathrm{L}}_{1} \\ & \sum_{\sum_{1}^{\prime} z} \end{aligned}$ | $\begin{aligned} & \text { 도 } \\ & \mathrm{C}_{1}^{\prime} \\ & \mathrm{m}_{1}^{\circ} \end{aligned}$ | $\begin{aligned} & \hline{\underset{N}{0}}_{0}^{\prime} \\ & \sum_{i}^{\infty} \end{aligned}$ | $\begin{aligned} & \text { M } \\ & \text { M } \\ & \sum_{i}^{\prime} \\ & \sum_{i}^{\infty} \end{aligned}$ | ， | ， | ， | ＇ | ， | ， | ， | ＇ |
| $\stackrel{N}{\text { N }}$ |  |  | ， | ， | ， | ． | － | － |  | ， | ， | ， | ， | ， | ＇ | ， | ， |
| $\stackrel{\check{u}}{4}$ | $\underset{\underset{V}{\mathrm{~N}}}{\stackrel{N}{\Sigma}}$ | ， | ， | － | ， | ＇ | ＇ | ＇ |  | ， | ＇ | ， | ＇ | ， | ＇ | ， | ＇ |
| $\frac{0}{4}$ | ふ | ＇ | ， | ， |  | ＇ | ， | ＇ |  | ， | ＇ | ， | ， | ， |  | ， | ， |
| $\begin{aligned} & \mathrm{t} \\ & 0 \end{aligned}$ |  | 음 | 든 | 픈 | 음 | $\frac{ \pm}{\square}$ | 는 | 음 | へ | ¢ | 음 | 읃 | F | 픋 | $\frac{\text { 끌 }}{}$ | $\stackrel{\text { t }}{\text { I }}$ | $\stackrel{n}{\square}$ |
|  |  | 인 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 12．Alternate function（continued）

| $\frac{n}{4}$ | $\stackrel{\infty}{\omega}$ | 穻岦合 | $\underset{山}{\stackrel{y}{4}}$ | $\underset{山}{\stackrel{y}{4}}$ | $\underset{\sim}{\text { 岂 }}$ | 点需 | $\underset{山}{\stackrel{y}{4} 5}$ |  | $\underset{\sim}{\underset{\sim}{4} 5}$ | ${\underset{\sim}{4}}_{\substack{5 \\ \hline \\ \hline}}$ | ${\underset{\sim}{4}}_{\substack{4 \\ \hline \\ 0}}$ | ${\underset{y}{4}}_{\substack{5 \\ \hline}}^{5}$ | $\underset{\sim}{\text { a }}$ | 点恶 | ${\underset{u}{4}}_{\substack{5 \\ 0}}^{0}$ | ${ }_{\text {a }}^{4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\underset{\underset{U}{4}}{\stackrel{U}{4}}$ | O | $\begin{aligned} & \bar{x}_{1} \\ & \stackrel{O}{-} \end{aligned}$ | $\begin{aligned} & \tilde{c}_{1} \\ & \stackrel{O}{4} \end{aligned}$ | $\begin{aligned} & \aleph_{1} \\ & 0 \\ & \hline- \end{aligned}$ | $\begin{aligned} & \stackrel{t}{\mathbb{N}_{1}} \\ & \stackrel{1}{0} \end{aligned}$ | $\begin{aligned} & \stackrel{L}{c}_{1}^{\prime} \\ & \stackrel{O}{G} \end{aligned}$ | $\begin{aligned} & \text { ơ } \\ & \stackrel{0}{0} \end{aligned}$ | $\begin{aligned} & \stackrel{\circ}{\circ} \\ & \stackrel{0}{0} \end{aligned}$ | $\begin{aligned} & \bar{m}_{1}^{\prime} \\ & \stackrel{O}{O} \end{aligned}$ | $\begin{aligned} & \tilde{\infty}_{1} \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \aleph_{1} \\ & \stackrel{1}{0} \end{aligned}$ | $\begin{aligned} & \text { 芯 } \\ & \stackrel{O}{U} \end{aligned}$ | $\begin{aligned} & \AA_{1}^{1} \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0_{1} \\ & \stackrel{O}{O} \end{aligned}$ | $\begin{aligned} & \hat{M}_{1} \\ & \text { O- } \end{aligned}$ | 唇 |
| $\stackrel{m}{\stackrel{M}{4}}$ |  | － | ， |  | ． | ， | － | ． | ． | － | － | ， | ， | ＇ | ， | ， |
| $\stackrel{N}{\stackrel{\rightharpoonup}{4}}$ |  | ， | ， | － | － | － | － | － | － | ， | － | ， | ， | ， | ， | － |
| $\underset{\underset{4}{4}}{\underset{\sim}{4}}$ | $\underset{\text { I }}{\text { I }}$ | － | ， | ， | ． | ． | － | － | － | － | － | ， | ， | ， | ， | ， |
| $\frac{\circ}{4}$ |  | ， | ， | ， | － | ， | － | － | － | ， | － | ， | ， | ， | ， | ＇ |
| $\frac{\stackrel{\pi}{4}}{4}$ |  | $\begin{aligned} & \widehat{c}_{1} \\ & \stackrel{O}{4} \end{aligned}$ | ， | － | － | － | ， | $\begin{aligned} & \text { O} \\ & \text { O} \\ & \hline 1 \end{aligned}$ | $\begin{aligned} & \mathrm{O}_{1} \\ & \stackrel{0}{0} \end{aligned}$ | ， | － | ， | ， | ， | ， | ， |
| $\stackrel{\text { 芘 }}{2}$ |  | ． | ， | ＇ | ． | ， | ． | － | ． | ， | ． | ， | ． | ， | ， | ＇ |
| $\stackrel{\text { K }}{4}$ | ल্র <br>  | ， | ， | ， | － | ， | ， | － | － | － | － | ， | ， | ， | ， | ， |
| $\begin{aligned} & \circ \\ & \frac{14}{4} \end{aligned}$ |  | ， | ， | ， | ， | ， | ， | － | ， | － | ， | ， | ， | ， | ， | － |
| $\frac{!2}{4}$ |  | ， | ， | ， | ， | ， | － | － | － | － | － | ， | ， | ， | ， | － |
| 状 | N N N－N | － | ＇ |  | － | ， | － | － | ， | － | － | ， | ， | ， | ＇ | － |
| $\stackrel{\cong}{\stackrel{1}{4}}$ |  | ， | ， | ＇ | ， | ＇ | － | ＇ | ， | ， | － | ， | － | ， | ＇ | － |
| N | $\stackrel{\underset{y}{\Psi}}{\sum_{\underline{1}}^{m}}$ | ， | ， |  | － | ， | － | ， | ， | ， | － | ， | ， | ， | ， | ， |
| $\stackrel{\Gamma}{\mathbb{4}}$ | $\underset{\underset{V}{N}}{\stackrel{N}{\Sigma}}$ | ， | ， | ， | ， | ＇ | ， | ＇ | ， | ， | － | ， | ， | ， | ， | ， |
| 안 | ふ | ， | ， |  | ＇ | ＇ | ， | ＇ | － | ． | － | ， | － | ， | ， | ， |
| ！ |  | $\stackrel{\circ}{2}$ | $\stackrel{5}{2}$ | ～2 | $\frac{3}{2}$ | $\stackrel{\text { 去 }}{ }$ | $\stackrel{\sim}{2}$ | $\stackrel{N}{2}$ | $\stackrel{m}{2}$ | $\stackrel{ \pm}{2}$ | $\stackrel{n}{2}$ | 年 | $\underset{\text { I }}{\text { I }}$ | 吕 | 은 | 咅 |
|  |  | 는 ${ }^{\text {a }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## 4 Memory mapping

The memory map is shown in Figure 21.
Figure 21. Memory map


Table 13. STM32F469xx register boundary addresses ${ }^{(1)}$

| Bus | Boundary address | Peripheral |
| :---: | :---: | :---: |
| - | 0xE00F FFFF - 0xFFFF FFFF | Reserved |
| Cortex ${ }^{\circledR}$-M4 | 0xE000 0000-0xE00F FFFF | Cortex ${ }^{\text {® }}$-M4 internal peripherals |
| AHB3 | 0xD000 0000-0xDFFF FFFF | FMC bank 6 |
|  | 0xC000 0000-0xCFFF FFFF | FMC bank 5 |
|  | 0xA000 1000-0xA0001FFF | Quad-SPI control register |
|  | 0xA000 2000-0xBFFF FFFF | Reserved |
|  | 0xA000 0000-0xA000 0FFF | FMC control register |
|  | 0x9000 0000-0x9FFF FFFF | Quad-SPI bank |
|  | 0x8000 0000-0x8FFF FFFF | FMC bank 3 |
|  | 0x7000 0000-0x7FFF FFFF | FMC bank 2 (reserved) |
|  | 0x6000 0000-0x6FFF FFFF | FMC bank 1 |
| - | 0x5006 0C00-0x5FFF FFFF | Reserved |
| AHB2 | 0x5006 0800-0x5006 0BFF | RNG |
|  | 0x5005 0400-0x5006 07FF | Reserved |
|  | 0x5005 0000-0x5005 03FF | DCMI |
|  | 0x5004 0000-0x5004 FFFF | Reserved |
|  | 0x5000 0000-0x5003 FFFF | USB OTG FS |

Table 13. STM32F469xx register boundary addresses ${ }^{(1)}$ (continued)

| Bus | Boundary address | Peripheral |
| :---: | :---: | :---: |
| - | 0x4008 0000-0x4FFF FFFF | Reserved |
| AHB1 | 0x4004 0000-0x4007 FFFF | USB OTG HS |
|  | 0x4002 BC00-0x4003 FFFF | Reserved |
|  | 0x4002 B000-0x4002 BBFF | Chrom (DMA2D) |
|  | 0x4002 9400-0x4002 AFFF | Reserved |
|  | 0x4002 9000-0x4002 93FF | ETHERNET MAC |
|  | 0x4002 8C00-0x4002 8FFF |  |
|  | 0x4002 8800-0x4002 8BFF |  |
|  | 0x4002 8400-0x4002 87FF |  |
|  | 0x4002 8000-0x4002 83FF |  |
|  | 0x4002 6800-0x4002 7FFF | Reserved |
|  | 0x4002 6400-0x4002 67FF | DMA2 |
|  | 0x4002 6000-0x4002 63FF | DMA1 |
|  | 0x4002 5000-0x4002 5FFF | Reserved |
|  | 0x4002 4000-0x4002 4FFF | BKPSRAM |
|  | 0x4002 3C00-0x4002 3FFF | Flash interface register |
|  | 0x4002 3800-0x4002 3BFF | RCC |
|  | 0x4002 3400-0x4002 37FF | Reserved |
|  | 0x4002 3000-0x4002 33FF | CRC |
|  | 0x4002 2C00-0x4002 2FFF | Reserved |
|  | 0x4002 2800-0x4002 2BFF | GPIOK |
|  | 0x4002 2400-0x4002 27FF | GPIOJ |
|  | 0x4002 2000-0x4002 23FF | GPIOI |
|  | 0x4002 1C00-0x4002 1FFF | GPIOH |
|  | 0x4002 1800-0x4002 1BFF | GPIOG |
|  | 0x4002 1400-0x4002 17FF | GPIOF |
|  | 0x4002 1000-0x4002 13FF | GPIOE |
|  | 0x4002 0C00-0x4002 0FFF | GPIOD |
|  | 0x4002 $0800-0 \times 4002$ 0BFF | GPIOC |
|  | 0x4002 0400-0x4002 07FF | GPIOB |
|  | 0x4002 0000-0x4002 03FF | GPIOA |

Table 13. STM32F469xx register boundary addresses ${ }^{(1)}$ (continued)

| Bus | Boundary address | Peripheral |
| :---: | :---: | :---: |
| APB2 | 0x4001 7400-0x4001 FFFF | Reserved |
|  | 0x4001 6C00-0x4001 73FF | DSI Host |
|  | 0x4001 6800-0x4001 6BFF | LCD-TFT |
|  | 0x4001 5C00-0x4001 67FF | Reserved |
|  | 0x4001 5800-0x4001 5BFF | SAI1 |
|  | 0x4001 5400-0x4001 57FF | SPI6 |
|  | 0x4001 5000-0x4001 53FF | SPI5 |
|  | 0x4001 4C00-0x4001 4FFF | Reserved |
|  | 0x4001 4800-0x4001 4BFF | TIM11 |
|  | 0x4001 4400-0x4001 47FF | TIM10 |
|  | 0x4001 4000-0x4001 43FF | TIM9 |
|  | 0x4001 3C00-0x4001 3FFF | EXTI |
|  | 0x4001 3800-0x4001 3BFF | SYSCFG |
|  | 0x4001 3400-0x4001 37FF | SPI4 |
|  | 0x4001 3000-0x4001 33FF | SPI1 |
|  | 0x4001 2C00-0x4001 2FFF | SDIO |
|  | 0x4001 $2400-0 \times 4001$ 2BFF | Reserved |
|  | 0x4001 2000-0x4001 23FF | ADC1-ADC2-ADC3 |
|  | 0x4001 1800-0x4001 1FFF | Reserved |
|  | 0x4001 1400-0x4001 17FF | USART6 |
|  | 0x4001 1000-0x4001 13FF | USART1 |
|  | 0x4001 $0800-0 \times 4001$ OFFF | Reserved |
|  | 0x4001 0400-0x4001 07FF | TIM8 |
|  | 0x4001 $0000-0 \times 4001$ 03FF | TIM1 |

Table 13. STM32F469xx register boundary addresses ${ }^{(1)}$ (continued)

| Bus | Boundary address | Peripheral |
| :---: | :---: | :---: |
| - | 0x4000 8000-0x4000 FFFF | Reserved |
| APB1 | 0x4000 7C00-0x4000 7FFF | UART8 |
|  | 0x4000 7800-0x4000 7BFF | UART7 |
|  | 0x4000 7400-0x4000 77FF | DAC |
|  | 0x4000 7000-0x4000 73FF | PWR |
|  | 0x4000 6C00-0x4000 6FFF | Reserved |
|  | 0x4000 6800-0x4000 6BFF | CAN2 |
|  | 0x4000 6400-0x4000 67FF | CAN1 |
|  | 0x4000 6000-0x4000 63FF | Reserved |
|  | 0x4000 5C00-0x4000 5FFF | I2C3 |
|  | 0x4000 5800-0x4000 5BFF | I2C2 |
|  | 0x4000 5400-0x4000 57FF | I2C1 |
|  | 0x4000 5000-0x4000 53FF | UART5 |
|  | 0x4000 4C00-0x4000 4FFF | UART4 |
|  | 0x4000 4800-0x4000 4BFF | USART3 |
|  | 0x4000 4400-0x4000 47FF | USART2 |
|  | 0x4000 4000-0x4000 43FF | I2S3ext |
|  | 0x4000 3C00-0x4000 3FFF | SPI3 / I2S3 |
|  | 0x4000 3800-0x4000 3BFF | SPI2 / I2S2 |
|  | 0x4000 3400-0x4000 37FF | I2S2ext |
|  | 0x4000 3000-0x4000 33FF | IWDG |
|  | 0x4000 2C00-0x4000 2FFF | WWDG |
|  | 0x4000 2800-0x4000 2BFF | RTC \& BKP Registers |
|  | 0x4000 2400-0x4000 27FF | Reserved |
|  | 0x4000 2000-0x4000 23FF | TIM14 |
|  | 0x4000 1C00-0x4000 1FFF | TIM13 |
|  | 0x4000 1800-0x4000 1BFF | TIM12 |
|  | 0x4000 1400-0x4000 17FF | TIM7 |
|  | 0x4000 1000-0x4000 13FF | TIM6 |
|  | 0x4000 0C00-0x4000 0FFF | TIM5 |
|  | 0x4000 0800-0x4000 0BFF | TIM4 |
|  | 0x4000 0400-0x4000 07FF | TIM3 |
|  | 0x4000 0000-0x4000 03FF | TIM2 |

1. The reserved boundary address are shown in grayed cells

## 5 Electrical characteristics

### 5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to $\mathrm{V}_{\mathrm{SS}}$.

### 5.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on $100 \%$ of the devices with an ambient temperature at $T_{A}=25^{\circ} \mathrm{C}$ and $T_{A}=T_{A}$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3 \sigma$ ).

### 5.1.2 Typical values

Unless otherwise specified, typical data are based on $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ (for the $1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where $95 \%$ of the devices have an error less than or equal to the value indicated (mean $\pm 2 \sigma$ ).

### 5.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 22.

### 5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 23.
Figure 22. Pin loading conditions $\quad$ Figure 23. Pin input voltage

### 5.1.6 Power supply scheme

Figure 24. Power supply scheme


1. To connect BYPASS_REG and PDR_ON pins, refer to Section 2.19 and Section 2.20.
2. The two $2.2 \mu \mathrm{~F}$ ceramic capacitors on $\mathrm{V}_{\mathrm{CAP}} 1$ and $\mathrm{V}_{\mathrm{CAP}_{2}}$ should be replaced by two 100 nF decoupling capacitors when the voltage regulator is OFF.
3. The $4.7 \mu \mathrm{~F}$ ceramic capacitor must be connected to one of the $\mathrm{V}_{\mathrm{DD}}$ pin.
4. $V_{D D A}$ and $V_{S S A}$ must be connected to $V_{D D}$ and $V_{S S}$, respectively.

Caution: Each power supply pair ( $\left.\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{DDA}} / \mathrm{V}_{\mathrm{SSA}} \ldots\right)$ must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure good operation of the device. It is not recommended to remove filtering capacitors to reduce PCB size or cost. This might cause incorrect operation of the device.

### 5.1.7 Current consumption measurement

Figure 25. Current consumption measurement scheme


### 5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in Table 14, Table 15, and Table 16 may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 14. Voltage characteristics

| Symbol | Ratings | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{S S}$ | External main supply voltage (including $\mathrm{V}_{\mathrm{DDA}}, \mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DDUSB}}, \mathrm{V}_{\mathrm{DDDSI}}$ and $\left.\mathrm{V}_{\mathrm{BAT}}\right)^{(1)}$ | -0.3 | 4.0 | V |
| $\mathrm{V}_{\mathrm{IN}}$ | Input voltage on FT pins ${ }^{(2)}$ | $\mathrm{V}_{S S}-0.3$ | $\mathrm{V}_{\mathrm{DD}}+4.0$ |  |
|  | Input voltage on TTa pins | $V_{S S}-0.3$ | 4.0 |  |
|  | Input voltage on any other pin | $V_{S S}-0.3$ | 4.0 |  |
|  | Input voltage on BOOT pin | $\mathrm{V}_{S S}$ | 9.0 |  |
| $\left\|\Delta \mathrm{V}_{\text {DDx }}\right\|$ | Variations between different $V_{\text {DD }}$ power pins | - | 50 | mV |
| $\left\|\mathrm{V}_{\text {SSX }}-\mathrm{V}_{\text {SS }}\right\|$ | Variations between all the different ground pins ${ }^{(3)}$ | - | 50 |  |
| $\mathrm{V}_{\text {ESD (HBM) }}$ | Electrostatic discharge voltage (human body model) | see Section 5.3.18 |  |  |

1. All main power ( $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DDA}}, \mathrm{V}_{\text {DDUSB }}, \mathrm{V}_{\text {DDDSI }}$ ) and ground $\left(\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{SSA}}\right)$ pins must always be connected to the external power supply, in the permitted range.
2. $\mathrm{V}_{\mathbb{I N}}$ maximum value must always be respected. Refer to Table 15 for the values of the maximum allowed injected current.
3. Including $\mathrm{V}_{\mathrm{REF}}$ - pin

Table 15. Current characteristics

| Symbol | Ratings | Max. | Unit |
| :---: | :---: | :---: | :---: |
| $\Sigma l_{\text {VDD }}$ | Total current into sum of all $\mathrm{V}_{\text {DD_x }}$ power lines (source) ${ }^{(1)}$ | 290 | mA |
| $\Sigma l_{\text {Vss }}$ | Total current out of sum of all $\mathrm{V}_{\text {SS_x }}$ ground lines (sink) ${ }^{(1)}$ | -290 |  |
| $\Sigma I_{\text {VDDUSB }}$ | Total current into $\mathrm{V}_{\text {DDUSB }}$ power line (source) | 25 |  |
| $I_{\text {VDD }}$ | Maximum current into each $\mathrm{V}_{\text {DD_x }}$ power line (source) ${ }^{(1)}$ | 100 |  |
| Ivss | Maximum current out of each $\mathrm{V}_{\text {SS_x }}$ ground line (sink) ${ }^{(1)}$ | -100 |  |
|  | Output current sunk by any I/O and control pin | 25 |  |
| 10 | Output current sourced by any I/Os and control pin | -25 |  |
|  | Total output current sunk by sum of all I/O and control pins ${ }^{(2)}$ | 120 |  |
| $\Sigma l_{10}$ | Total output current sunk by sum of all USB I/Os | 25 |  |
|  | Total output current sourced by sum of all I/Os and control pins ${ }^{(2)}$ | - 120 |  |
| $\mathrm{I}_{\mathrm{INJ}(\mathrm{PIN})}{ }^{(3)}$ | Injected current on FT pins ${ }^{(4)}$ | - 5/+0 |  |
|  | Injected current on NRST and BOOTO pins ${ }^{(4)}$ |  |  |
|  | Injected current on TTa pins ${ }^{(5)}$ | $\pm 5$ |  |
| $\Sigma l_{\text {INJ(PIN) }}{ }^{(5)}$ | Total injected current (sum of all I/O and control pins) ${ }^{(6)}$ | $\pm 25$ |  |

1. All main power $\left(\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DDA}}\right)$ and ground $\left(\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{SSA}}\right)$ pins must always be connected to the external power supply, in the permitted range.
2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
3. Negative injection disturbs the analog performance of the device. See note in Section 5.3.24.
4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
5. A positive injection is induced by $V_{I N}>V_{D D A}$ while a negative injection is induced by $V_{I N}<V_{S S}$. $I_{I N J(P I N)}$ must never be exceeded. Refer to Table 14 for the values of the maximum allowed input voltage.
6. When several inputs are submitted to a current injection, the maximum $\Sigma I_{\mathrm{INJ}(\mathrm{PIN})}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 16. Thermal characteristics

| Symbol | Ratings | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Maximum junction temperature | 125 | ${ }^{\circ} \mathrm{C}$ |

### 5.3 Operating conditions

### 5.3.1 General operating conditions

Table 17. General operating conditions

| Symbol | Parameter | Conditions ${ }^{(1)}$ |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{HCLK}}$ | Internal AHB clock frequency | Power Scale 3 (VOS[1:0] bits in PWR_CR register = 0x01), <br> Regulator ON, over-drive OFF |  | 0 | - | 120 | MHz |
|  |  | Power Scale 2 (VOS[1:0] bits in PWR_CR register $=0 \times 10$ ), Regulator ON | Over-drive OFF | 0 | - | 144 |  |
|  |  |  | Over-drive ON |  | - | 168 |  |
|  |  | Power Scale 1 (VOS[1:0] bits in PWR_CR register= 0x11), Regulator ON | Over-drive OFF | 0 | - | 168 |  |
|  |  |  | Over-drive ON |  | - | 180 |  |
| $\mathrm{f}_{\text {PCLK1 }}$ | Internal APB1 clock frequency | Over-drive OFF |  | 0 | - | 42 |  |
|  |  | Over-drive ON |  | 0 | - | 45 |  |
| $\mathrm{f}_{\text {PCLK2 }}$ | Internal APB2 clock frequency | Over-drive OFF |  | 0 | - | 84 |  |
|  |  | Over-drive ON |  | 0 | - | 90 |  |
| $V_{D D}$ | Standard operating voltage | - |  | $1.7{ }^{(2)}$ | - | 3.6 | V |
| $\mathrm{V}_{\text {DDA }}{ }^{(3)(4)}$ | Analog operating voltage (ADC limited to 1.2 M samples) | Must be the same potential as $\mathrm{V}_{\mathrm{DD}}{ }^{(5)}$ |  | $1.7{ }^{(2)}$ | - | 2.4 |  |
|  | Analog operating voltage (ADC limited to 2.4 M samples) |  |  | 2.4 | - | 3.6 |  |
| $V_{\text {DDUSB }}$ | USB supply voltage (supply voltage for PA11, PA12, PB14 and PB15 pins) | USB not used |  | 0 | 3.3 | 3.6 |  |
|  |  | USB used |  | 3.0 | - | 3.6 |  |
| $\mathrm{V}_{\text {DDDSI }}$ | DSI system operating voltage | - |  | $1.7{ }^{(2)}$ | - | 3.6 |  |
| $V_{\text {BAT }}$ | Backup operating voltage | - |  | 1.65 | - | 3.6 |  |

Table 17. General operating conditions (continued)

| Symbol | Parameter | Conditions ${ }^{(1)}$ | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{12}$ | Regulator ON: 1.2 V internal voltage on $\mathrm{V}_{\text {CAP_1 }} / \mathrm{V}_{\text {CAP_2 }}$ pins | Power Scale 3 ((VOS[1:0] bits in PWR_CR register = 0x01), 120 MHz HCLK max frequency | 1.08 | 1.14 | 1.20 | V |
|  |  | Power Scale 2 ((VOS[1:0] bits in PWR_CR register = 0x10), 144 MHz HCLK max frequency with over-drive OFF or 168 MHz with over-drive ON | 1.20 | 1.26 | 1.32 |  |
|  |  | Power Scale 1 ((VOS[1:0] bits in PWR_CR register = 0x11), 168 MHz HCLK max frequency with over-drive OFF or 180 MHz with over-drive ON | 1.26 | 1.32 | 1.40 |  |
|  | Regulator OFF: 1.2 V external voltage must be supplied from external regulator on $\mathrm{V}_{\text {CAP_1 }} / \mathrm{V}_{\text {CAP_2 }}$ pins $^{(6)}$ | Max frequency 120 MHz | 1.10 | 1.14 | 1.20 |  |
|  |  | Max frequency 144 MHz | 1.20 | 1.26 | 1.32 |  |
|  |  | Max frequency 168 MHz | 1.26 | 1.32 | 1.38 |  |
| $\mathrm{V}_{\text {IN }}$ | Input voltage on RST and FT pins ${ }^{(7)}$ | $2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | -0.3 | - | 5.5 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}} \leq 2 \mathrm{~V}$ | -0.3 | - | 5.2 |  |
|  | Input voltage on TTa pins | - | -0.3 | - | $\begin{aligned} & \mathrm{V}_{\mathrm{DDA}} \\ & +0.3 \end{aligned}$ |  |
|  | Input voltage on BOOT0 pin | - | 0 | - | 9 |  |
| $P_{\text {D }}$ | Power dissipation at $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ for suffix 6 or $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ for suffix $7^{(8)}$ | LQFP100 | - | - | 465 | mW |
|  |  | LQFP144 | - | - | 500 |  |
|  |  | WLCSP168 | - | - | 645 |  |
|  |  | UFBGA169 | - | - | 385 |  |
|  |  | LQFP176 | - | - | 526 |  |
|  |  | UFBGA176 | - | - | 513 |  |
|  |  | LQFP208 | - | - | 1053 |  |
|  |  | TFBGA216 | - | - | 690 |  |
| TA | Ambient temperature for 6 suffix version | Maximum power dissipation | -40 | - | 85 | C |
|  |  | Low power dissipation ${ }^{(9)}$ | -40 | - | 105 |  |
|  | Ambient temperature for 7 suffix version | Maximum power dissipation | -40 | - | 105 |  |
|  |  | Low power dissipation ${ }^{(9)}$ | -40 | - | 125 |  |
| TJ | Junction temperature range | 6 suffix version | -40 | - | 105 |  |
|  |  | 7 suffix version | -40 | - | 125 |  |

1. The over-drive mode is not supported at the voltage ranges from 1.7 to 2.1 V .
2. $V_{D D} / V_{D D A}$ minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 2.19.2).
3. When the ADC is used, refer to Table 76.
4. If $\mathrm{V}_{\mathrm{REF}+}$ pin is present, it must respect the following condition: $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{REF}+}<1.2 \mathrm{~V}$.
5. It is recommended to power $V_{D D}$ and $V_{D D A}$ from the same source. A maximum difference of 300 mV between $\mathrm{V}_{\mathrm{DD}}$ and $V_{\text {DDA }}$ can be tolerated during power-up and power-down operation.
6. The over-drive mode is not supported when the internal regulator is OFF.
7. To sustain a voltage higher than VDD+0.3, the internal Pull-up and Pull-Down resistors must be disabled
8. If $T_{A}$ is lower, higher $P_{D}$ values are allowed as long as $T_{J}$ does not exceed $T_{J m a x}$.
9. In low power dissipation state, $T_{A}$ can be extended to this range as long as $T_{J}$ does not exceed $T_{J m a x}$.

Table 18. Limitations depending on the operating power supply range
$\left.\begin{array}{|c|c|c|c|c|c|}\hline \begin{array}{c}\text { Operating } \\ \text { power } \\ \text { supply range }\end{array} & \begin{array}{c}\text { ADC } \\ \text { operation }\end{array} & \begin{array}{c}\text { Maximum Flash } \\ \text { memory access } \\ \text { frequency with } \\ \text { no wait states } \\ \text { (f }\end{array} & \begin{array}{c}\text { Maximum HCLK } \\ \text { frequency } \\ \text { vs. }\end{array} & \begin{array}{c}\text { Flash memory wait } \\ \text { states (1)(2) }\end{array} & \text { I/O operation }\end{array} \begin{array}{c}\text { Possible Flash } \\ \text { memory } \\ \text { operations }\end{array}\right]$

1. Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is required.
2. Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the execution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state program execution.
3. $V_{D D} / V_{D D A}$ minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 2.19.2).
4. Prefetch is not available.
5. When $\mathrm{V}_{\text {DDUSB }}$ is connected to $\mathrm{V}_{\mathrm{DD}}$, the voltage range for USB full speed PHYs can drop down to 2.7 V . However the electrical characteristics of D - and $\mathrm{D}+$ pins will be degraded between 2.7 and 3 V .

### 5.3.2 VCAP1/VCAP2 external capacitor

Stabilization for the main regulator is achieved by connecting an external capacitor $\mathrm{C}_{\text {EXT }}$ to the VCAP1/VCAP2 pins. $\mathrm{C}_{\text {EXT }}$ is specified in Table 19.

Figure 26. External capacitor $\mathrm{C}_{\mathrm{EXT}}$


1. Legend: ESR is the equivalent series resistance.

Table 19. VCAP1/VCAP2 operating conditions ${ }^{(1)}$

| Symbol | Parameter | Conditions |
| :---: | :---: | :---: |
| CEXT | Capacitance of external capacitor | $2.2 \mu \mathrm{~F}$ |
| ESR | ESR of external capacitor | $<2 \Omega$ |

1. When bypassing the voltage regulator, the two $2.2 \mu \mathrm{~F} \mathrm{~V}_{\mathrm{CAP}}$ capacitors are not required and should be replaced by two 100 nF decoupling capacitors.

### 5.3.3 Operating conditions at power-up / power-down (regulator ON)

Subject to general operating conditions for $T_{A}$.
Table 20. Operating conditions at power-up / power-down (regulator ON)

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{VDD}}$ | $\mathrm{V}_{\mathrm{DD}}$ rise time rate | 20 | $\infty$ | $\mathrm{\mu s} / \mathrm{V}$ |
|  | $\mathrm{V}_{\mathrm{DD}}$ fall time rate | 20 | $\infty$ |  |

### 5.3.4 Operating conditions at power-up / power-down (regulator OFF)

Subject to general operating conditions for $\mathrm{T}_{\mathrm{A}}$.
Table 21. Operating conditions at power-up / power-down (regulator OFF) ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {VDD }}$ | $V_{D D}$ rise time rate | Power-up | 20 | $\infty$ | $\mu \mathrm{s} / \mathrm{V}$ |
|  | $V_{\text {DD }}$ fall time rate | Power-down | 20 | $\infty$ |  |
| $\mathrm{t}_{\text {VCAP }}$ | $\mathrm{V}_{\text {CAP_1 }}$ and $\mathrm{V}_{\text {CAP_2 }}$ rise time rate | Power-up | 20 | $\infty$ |  |
|  | $\mathrm{V}_{\text {CAP_1 }}$ and $\mathrm{V}_{\text {CAP_2 }}$ fall time rate | Power-down | 20 | $\infty$ |  |

1. To reset the internal logic at power-down, a reset must be applied on pin PA0 when $\mathrm{V}_{\mathrm{DD}}$ reach below 1.08 V .

### 5.3.5 Reset and power control block characteristics

The parameters given in Table 22 are derived from tests performed under ambient temperature and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 17.

Table 22. Reset and power control block characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {PVD }}$ | Programmable voltage detector level selection | PLS[2:0]=000 (rising edge) | 2.09 | 2.14 | 2.19 | V |
|  |  | PLS[2:0]=000 (falling edge) | 1.98 | 2.04 | 2.08 |  |
|  |  | PLS[2:0]=001 (rising edge) | 2.23 | 2.30 | 2.37 |  |
|  |  | PLS[2:0]=001 (falling edge) | 2.13 | 2.19 | 2.25 |  |
|  |  | PLS[2:0]=010 (rising edge) | 2.39 | 2.45 | 2.51 |  |
|  |  | PLS[2:0]=010 (falling edge) | 2.29 | 2.35 | 2.39 |  |
|  |  | PLS[2:0]=011 (rising edge) | 2.54 | 2.60 | 2.65 |  |
|  |  | PLS[2:0]=011 (falling edge) | 2.44 | 2.51 | 2.56 |  |
|  |  | PLS[2:0]=100 (rising edge) | 2.70 | 2.76 | 2.82 |  |
|  |  | PLS[2:0]=100 (falling edge) | 2.59 | 2.66 | 2.71 |  |
|  |  | PLS[2:0]=101 (rising edge) | 2.86 | 2.93 | 2.99 |  |
|  |  | PLS[2:0]=101 (falling edge) | 2.65 | 2.84 | 2.92 |  |
|  |  | PLS[2:0]=110 (rising edge) | 2.96 | 3.03 | 3.10 |  |
|  |  | PLS[2:0]=110 (falling edge) | 2.85 | 2.93 | 2.99 |  |
|  |  | PLS[2:0]=111 (rising edge) | 3.07 | 3.14 | 3.21 |  |
|  |  | PLS[2:0]=111 (falling edge) | 2.95 | 3.03 | 3.09 |  |
| $\mathrm{V}_{\text {PVDhyst }}{ }^{(1)}$ | PVD hysteresis | - | - | 100 | - | mV |
| $\mathrm{V}_{\text {POR/PDR }}$ | Power-on/power-down reset threshold | Falling edge | 1.60 | 1.68 | 1.76 | V |
|  |  | Rising edge | 1.64 | 1.72 | 1.80 |  |
| $\mathrm{V}_{\text {PDRhyst }}{ }^{(1)}$ | PDR hysteresis | - | - | 40 | - | mV |
| $V_{\text {BOR1 }}$ | Brownout level 1 threshold | Falling edge | 2.13 | 2.19 | 2.24 | V |
|  |  | Rising edge | 2.23 | 2.29 | 2.33 |  |
| $V_{\text {BOR2 }}$ | Brownout level 2 threshold | Falling edge | 2.44 | 2.50 | 2.56 |  |
|  |  | Rising edge | 2.53 | 2.59 | 2.63 |  |
| $V_{\text {BOR3 }}$ | Brownout level 3 threshold | Falling edge | 2.75 | 2.83 | 2.88 |  |
|  |  | Rising edge | 2.85 | 2.92 | 2.97 |  |
| $\mathrm{V}_{\text {BORhyst }}{ }^{(1)}$ | BOR hysteresis | - | - | 100 | - | mV |
| $\mathrm{T}_{\text {RSTTEMPO }}{ }^{(1)(2)}$ | POR reset temporization | - | 0.5 | 1.5 | 3.0 | ms |
| $\mathrm{I}_{\text {RUSH }}{ }^{(1)}$ | InRush current on voltage regulator power-on (POR or wakeup from Standby) | - | - | 160 | 200 | mA |
| $\mathrm{ERUSH}^{(1)}$ | InRush energy on voltage regulator power-on (POR or wakeup from Standby) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=1.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=105^{\circ} \mathrm{C}, \\ & \mathrm{I}_{\mathrm{RUSH}}=171 \mathrm{~mA} \text { for } 31 \mu \mathrm{~s} \end{aligned}$ | - | - | 5.4 | $\mu \mathrm{C}$ |

1. Guaranteed by design.
2. The reset temporization is measured from the power-on (POR reset or wakeup from $V_{B A T}$ ) to the instant when first instruction is read by the user application code.

### 5.3.6 Over-drive switching characteristics

When the over-drive mode switches from enabled to disabled or disabled to enabled, the system clock is stalled during the internal voltage set-up.
The over-drive switching characteristics are given in Table 23. They are subject to general operating conditions for $\mathrm{T}_{\mathrm{A}}$.

Table 23. Over-drive switching characteristics ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Tod_swen | Over_drive switch enable time | HSI | - | 45 | - | $\mu \mathrm{s}$ |
|  |  | HSE max for 4 MHz and min for 26 MHz | 45 | - | 100 |  |
|  |  | $\begin{gathered} \text { External HSE } \\ 50 \mathrm{MHz} \end{gathered}$ | - | 40 | - |  |
| Tod_swdis | Over_drive switch disable time | HSI | - | 20 | - |  |
|  |  | HSE max for 4 MHz and min for 26 MHz . | 20 | - | 80 |  |
|  |  | $\begin{aligned} & \text { External HSE } \\ & 50 \mathrm{MHz} \end{aligned}$ | - | 15 | - |  |

1. Guaranteed by design.

### 5.3.7 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.
The current consumption is measured as described in Figure 25.
All the run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark ${ }^{\circledR}$ code.

## Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ (no load).
- All peripherals are disabled except if it is explicitly mentioned.
- The Flash memory access time is adjusted both to $f_{\text {HCLK }}$ frequency and $V_{D D}$ range (see Table 18: Limitations depending on the operating power supply range).
- When the regulator is OFF, the $\mathrm{V}_{12}$ is provided externally, as described in Table 17: General operating conditions.
- The voltage scaling and over-drive mode are adjusted to $f_{\text {HCLK }}$ frequency as follows:
- Scale 3 for $\mathrm{f}_{\mathrm{HCLK}} \leq 120 \mathrm{MHz}$
- Scale 2 for $120 \mathrm{MHz}<\mathrm{f}_{\text {HCLK }} \leq 144 \mathrm{MHz}$
- Scale 1 for 144 MHz < $\mathrm{f}_{\mathrm{HCLK}} \leq 180 \mathrm{MHz}$. The over-drive is only ON at 180 MHz .
- The system clock is HCLK, $\mathrm{f}_{\text {PCLK } 1}=\mathrm{f}_{\mathrm{HCLK}} / 4$, and $\mathrm{f}_{\mathrm{PCLK} 2}=\mathrm{f}_{\mathrm{HCLK}} / 2$.
- External clock frequency is 25 MHz and PLL is ON when $\mathrm{f}_{\mathrm{HCLK}}$ is higher than 25 MHz .
- The typical current consumption values are obtained for $1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ voltage range and for ambient temperature $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.
- The maximum values are obtained for $1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ voltage range and a maximum ambient temperature $\left(T_{A}\right)$, unless otherwise specified.
- For the voltage range $1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 2.1 \mathrm{~V}$ the maximum frequency is 168 MHz .

Table 24. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled except prefetch) or RAM,
regulator ON

| Symbol | Parameter | Conditions | $\mathrm{f}_{\text {HCLK }}(\mathrm{MHz})$ | Typ | Max ${ }^{(1)}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}= \\ & 25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} T_{A}= \\ 85^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}= \\ 105^{\circ} \mathrm{C} \end{gathered}$ |  |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply current in Run mode | All peripherals enabled ${ }^{(2)(3)}$ | 180 | 103 | $109{ }^{(4)}$ | 142 | $175{ }^{(4)}$ | mA |
|  |  |  | 168 | 94 | 99 | 124 | 149 |  |
|  |  |  | 150 | 84 | 89 | 114 | 140 |  |
|  |  |  | 144 | 77 | 81 | 104 | 127 |  |
|  |  |  | 120 | 57 | 60 | 79 | 98 |  |
|  |  |  | 90 | 43 | 46 | 64 | 84 |  |
|  |  |  | 60 | 30 | 33 | 51 | 70 |  |
|  |  |  | 30 | 16 | 19 | 37 | 57 |  |
|  |  |  | 25 | 14 | 16 | 34 | 54 |  |
|  |  |  | 16 | 7 | 10 | 28 | 48 |  |
|  |  |  | 8 | 4 | 7 | 26 | 46 |  |
|  |  |  | 4 | 3 | 6 | 24 | 44 |  |
|  |  |  | 2 | 3 | 5 | 23 | 43 |  |
|  |  | All peripherals disabled ${ }^{(2)}$ | 180 | 50 | $56^{(4)}$ | 89 | $124^{(4)}$ |  |
|  |  |  | 168 | 45 | 51 | 75 | 102 |  |
|  |  |  | 150 | 41 | 46 | 70 | 97 |  |
|  |  |  | 144 | 37 | 42 | 63 | 88 |  |
|  |  |  | 120 | 28 | 31 | 49 | 69 |  |
|  |  |  | 90 | 21 | 24 | 42 | 63 |  |
|  |  |  | 60 | 15 | 17 | 36 | 56 |  |
|  |  |  | 30 | 9 | 11 | 29 | 49 |  |
|  |  |  | 25 | 7 | 10 | 28 | 48 |  |
|  |  |  | 16 | 4 | 7 | 25 | 45 |  |
|  |  |  | 8 | 3 | 6 | 22 | 44 |  |
|  |  |  | 4 | 3 | 5 | 23 | 43 |  |
|  |  |  | 2 | 2 | 5 | 23 | 43 |  |

1. Guaranteed based on test during characterization.
2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.
4. Guaranteed by test in production.

Table 25. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled), regulator ON

| Symbol | Parameter | Conditions | $\mathrm{f}_{\mathrm{HCLK}}$ <br> (MHz) | Typ | Max ${ }^{(1)}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\begin{array}{r} \mathrm{T}_{\mathrm{A}}= \\ 25^{\circ} \mathrm{C} \end{array}$ | $\begin{array}{r} \mathrm{T}_{\mathrm{A}}= \\ 85^{\circ} \mathrm{C} \end{array}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}= \\ 105^{\circ} \mathrm{C} \end{gathered}$ |  |
| $I_{\text {D }}$ | Supply current in Run mode | All peripherals enabled ${ }^{(2)(3)}$ | 168 | 97 | 102 | 128 | 154 | mA |
|  |  |  | 150 | 87 | 92 | 118 | 143 |  |
|  |  |  | 144 | 80 | 84 | 108 | 131 |  |
|  |  |  | 120 | 65 | 68 | 88 | 108 |  |
|  |  |  | 90 | 51 | 54 | 73 | 93 |  |
|  |  |  | 60 | 37 | 41 | 59 | 79 |  |
|  |  |  | 30 | 21 | 23 | 42 | 62 |  |
|  |  |  | 25 | 18 | 20 | 39 | 59 |  |
|  |  | All peripherals disabled | 168 | 49 | 55 | 79 | 105 |  |
|  |  |  | 150 | 44 | 49 | 44 | 100 |  |
|  |  |  | 144 | 40 | 45 | 68 | 92 |  |
|  |  |  | 120 | 36 | 39 | 58 | 78 |  |
|  |  |  | 90 | 29 | 32 | 51 | 71 |  |
|  |  |  | 60 | 22 | 25 | 44 | 64 |  |
|  |  |  | 30 | 13 | 15 | 34 | 54 |  |
|  |  |  | 25 | 11 | 13 | 32 | 52 |  |

1. Guaranteed based on test during characterization.
2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.

Table 26. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled except prefetch), regulator OFF

| Symbol | Parameter | Conditions | ${ }^{\mathrm{f}} \mathrm{HCLK}$ <br> (MHz) | Typ |  | Max ${ }^{(1)}$ |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{I}_{\mathrm{DD} 12}$ | $I_{\text {D }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  |  |  | $\mathrm{I}_{\mathrm{DD12}}$ | IDD | $\mathrm{I}_{\mathrm{DD} 12}$ | IDD | IDD12 | $\mathrm{I}_{\mathrm{DD}}$ |  |
| $\mathrm{I}_{\mathrm{DD} 12} / \mathrm{I}_{\mathrm{DD}}$ | Supply current in Run mode from $V_{12}$ and $V_{D D}$ supply | All peripherals enabled ${ }^{(2)(3)}$ | 168 | 93 | 1 | 98 | 1 | 123 | 1 | 148 | 1 | mA |
|  |  |  | 150 | 83 | 1 | 88 | 1 | 113 | 1 | 138 | 1 |  |
|  |  |  | 144 | 76 | 1 | 80 | 1 | 103 | 1 | 126 | 1 |  |
|  |  |  | 120 | 56 | 1 | 59 | 1 | 78 | 1 | 97 | 1 |  |
|  |  |  | 90 | 43 | 1 | 45 | 1 | 64 | 1 | 83 | 1 |  |
|  |  |  | 60 | 29 | 1 | 32 | 1 | 50 | 1 | 70 | 1 |  |
|  |  |  | 30 | 15 | 1 | 18 | 1 | 36 | 1 | 56 | 1 |  |
|  |  |  | 25 | 13 | 1 | 15 | 1 | 34 | 1 | 53 | 1 |  |
|  |  | All peripherals disabled | 168 | 44 | 1 | 50 | 1 | 72 | 1 | 94 | 1 |  |
|  |  |  | 150 | 40 | 1 | 45 | 1 | 68 | 1 | 90 | 1 |  |
|  |  |  | 144 | 36 | 1 | 40 | 1 | 62 | 1 | 82 | 1 |  |
|  |  |  | 120 | 27 | 1 | 30 | 1 | 48 | 1 | 66 | 1 |  |
|  |  |  | 90 | 20 | 1 | 23 | 1 | 41 | 1 | 60 | 1 |  |
|  |  |  | 60 | 14 | 1 | 16 | 1 | 35 | 1 | 53 | 1 |  |
|  |  |  | 30 | 8 | 1 | 10 | 1 | 28 | 1 | 47 | 1 |  |
|  |  |  | 25 | 7 | 1 | 9 | 1 | 27 | 1 | 46 | 1 |  |

1. Guaranteed based on test during characterization.
2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, DSI regulator, an additional power consumption should be considered.
3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.

Table 27. Typical and maximum current consumption in Sleep mode, regulator ON

| Symbol | Parameter | Conditions | $\mathrm{f}_{\mathrm{HCLK}}(\mathrm{MHz})$ | Typ | Max ${ }^{(1)(2)(3)}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=10{ }^{\circ} \mathrm{C}$ |  |
| $I_{\text {DD }}$ | Supply current in Sleep mode | All peripherals enabled | 180 | 78 | $88^{(4)}$ | 118 | $151{ }^{(4)}$ | mA |
|  |  |  | 168 | 71 | 76 | 101 | 127 |  |
|  |  |  | 150 | 64 | 71 | 94 | 119 |  |
|  |  |  | 144 | 58 | 62 | 85 | 109 |  |
|  |  |  | 120 | 43 | 46 | 65 | 85 |  |
|  |  |  | 90 | 33 | 37 | 54 | 74 |  |
|  |  |  | 60 | 23 | 25 | 44 | 63 |  |
|  |  |  | 30 | 13 | 15 | 34 | 53 |  |
|  |  |  | 25 | 11 | 13 | 32 | 52 |  |
|  |  |  | 16 | 5 | 8 | 27 | 47 |  |
|  |  |  | 8 | 4 | 7 | 25 | 45 |  |
|  |  |  | 4 | 3 | 5 | 24 | 44 |  |
|  |  |  | 2 | 2 | 5 | 23 | 43 |  |
|  |  | All peripherals disabled | 180 | 23 | $29^{(4)}$ | 63 | $96^{(4)}$ |  |
|  |  |  | 168 | 21 | 25 | 50 | 76 |  |
|  |  |  | 150 | 19 | 23 | 48 | 74 |  |
|  |  |  | 144 | 17 | 31 | 43 | 67 |  |
|  |  |  | 120 | 13 | 16 | 34 | 54 |  |
|  |  |  | 90 | 10 | 13 | 31 | 51 |  |
|  |  |  | 60 | 7 | 10 | 28 | 48 |  |
|  |  |  | 30 | 5 | 7 | 25 | 45 |  |
|  |  |  | 25 | 4 | 7 | 25 | 45 |  |
|  |  |  | 16 | 2 | 5 | 23 | 43 |  |
|  |  |  | 8 | 2 | 5 | 23 | 43 |  |
|  |  |  | 4 | 2 | 5 | 23 | 43 |  |
|  |  |  | 2 | 2 | 4 | 23 | 42 |  |

1. Guaranteed based on test during characterization.
2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
3. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.
4. Guaranteed by test in production.

Table 28. Typical and maximum current consumption in Sleep mode, regulator OFF

| Symbol | Parameter | Conditions | $\mathrm{f}_{\mathrm{HCLK}}$ <br> (MHz) | Typ |  | Max ${ }^{(1)}$ |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{I}_{\mathrm{DD12}}$ | IDD | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  |  |  | IDD12 | IDD | IDD12 | IDD | IDD12 | IDD |  |
| $\mathrm{I}_{\mathrm{DD} 12} / \mathrm{I}_{\mathrm{DD}}$ | Supply current in Run mode from $V_{12}$ and $\mathrm{V}_{\mathrm{DD}}$ supply | All peripherals enabled | 168 | 70 | 1 | 75 | 1 | 100 | 1 | 126 | 1 | mA |
|  |  |  | 150 | 63 | 1 | 70 | 1 | 93 | 1 | 118 | 1 |  |
|  |  |  | 144 | 57 | 1 | 61 | 1 | 84 | 1 | 108 | 1 |  |
|  |  |  | 120 | 42 | 1 | 45 | 1 | 64 | 1 | 84 | 1 |  |
|  |  |  | 90 | 32 | 1 | 36 | 1 | 53 | 1 | 73 | 1 |  |
|  |  |  | 60 | 22 | 1 | 24 | 1 | 43 | 1 | 63 | 1 |  |
|  |  |  | 30 | 12 | 1 | 14 | 1 | 33 | 1 | 53 | 1 |  |
|  |  |  | 25 | 10 | 1 | 12 | 1 | 31 | 1 | 51 | 1 |  |
|  |  | All peripherals disabled | 168 | 20 | 1 | 24 | 1 | 49 | 1 | 75 | 1 |  |
|  |  |  | 150 | 18 | 1 | 22 | 1 | 47 | 1 | 73 | 1 |  |
|  |  |  | 144 | 16 | 1 | 19 | 1 | 42 | 1 | 66 | 1 |  |
|  |  |  | 120 | 12 | 1 | 14 | 1 | 33 | 1 | 53 | 1 |  |
|  |  |  | 90 | 10 | 1 | 12 | 1 | 30 | 1 | 50 | 1 |  |
|  |  |  | 60 | 7 | 1 | 9 | 1 | 27 | 1 | 47 | 1 |  |
|  |  |  | 30 | 4 | 1 | 6 | 1 | 24 | 1 | 44 | 1 |  |
|  |  |  | 25 | 4 | 1 | 6 | 1 | 24 | 1 | 44 | 1 |  |

1. Guaranteed based on test during characterization.

Table 29. Typical and maximum current consumption in Stop mode

| Symbol | Parameter | Conditions | Typ | Max ${ }^{(1)}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}= \\ & 25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}= \\ 85^{\circ} \mathrm{C} \end{gathered}$ | $\underset{\mathrm{T}_{\mathrm{A}}=}{10{ }^{\circ} \mathrm{C}}$ |  |
| IDD_STOP_NM (normal mōde) | Supply current in Stop mode with voltage regulator in main regulator mode | Flash memory in Stop mode, all oscillators OFF, no independent watchdog | 0.63 | 3 | 17 | 33 | mA |
|  |  | Flash memory in Deep power down mode, all oscillators OFF, no independent watchdog | 0.58 | 3 | 17 | 33 |  |
|  | Supply current in Stop mode with voltage regulator in Low Power regulator mode | Flash memory in Stop mode, all oscillators OFF, no independent watchdog | 0.50 | 2 | 15 | 28 |  |
|  |  | Flash memory in Deep power down mode, all oscillators OFF, no independent watchdog | 0.44 | 2 | 15 | 28 |  |
| IDD_STOP_UDM (under-drive mode) | Supply current in Stop mode with voltage regulator in main regulator and underdrive mode | Flash memory in Deep power down mode, main regulator in under-drive mode, all oscillators OFF, no independent watchdog | 0.21 | 1 | 6 | 12 |  |
|  | Supply current in Stop mode with voltage regulator in Low Power regulator and underdrive mode | Flash memory in Deep power down mode, Low Power regulator in under-drive mode, all oscillators OFF, no independent watchdog | 0.14 | 1 | 6 | 13 |  |

[^1]Table 30. Typical and maximum current consumption in Standby mode

| Symbol | Parameter | Conditions | $\begin{gathered} \text { Typ }^{(1)} \\ \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{gathered}$ |  |  | Max ${ }^{(2)}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}= \\ 25^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}= \\ 85^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}= \\ 105^{\circ} \mathrm{C} \end{gathered}$ |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & 1.7 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & 2.4 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & 3.3 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  |  |  |
| IDD_STBY | Supply current in Standby mode | Backup SRAM ON, RTC and LSE oscillator OFF | 1.7 | 2.5 | 2.9 | $6^{(3)}$ | 18 | $35^{(3)}$ | $\mu \mathrm{A}$ |
|  |  | Backup SRAM OFF, RTC and LSE oscillator OFF | 1.0 | 1.8 | 2.20 | $5^{(3)}$ | 15 | $30^{(3)}$ |  |
|  |  | Backup SRAM OFF, RTC ON and LSE oscillator in Power Drive mode | 1.7 | 2.7 | 3.2 | 7 | 20 | 39 |  |
|  |  | Backup SRAM ON, RTC ON and LSE oscillator in Power Drive mode | 2.4 | 3.4 | 4.0 | 8 | 25 | 48 |  |
|  |  | Backup SRAM ON, RTC ON and LSE oscillator in High Drive mode | 3.2 | 4.2 | 4.8 | 10 | 29 | 57 |  |
|  |  | Backup SRAM OFF, RTC ON and LSE oscillator in High Drive mode | 2.5 | 3.5 | 4.1 | 8 | 25 | 48 |  |

1. PDR is off for $\mathrm{V}_{\mathrm{DD}}=1.7 \mathrm{~V}$. When the PDR is OFF (internal reset OFF), the typical current consumption is reduced by additional $1.2 \mu \mathrm{~A}$
2. Based on characterization, not tested in production unless otherwise specified.
3. Based on characterization, tested in production.

Table 31. Typical and maximum current consumption in $\mathrm{V}_{\mathrm{BAT}}$ mode

| Symbol | Parameter | Conditions ${ }^{(1)}$ | Typ |  |  | Max ${ }^{(2)}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\begin{array}{r} \mathrm{T}_{\mathrm{A}}= \\ 25^{\circ} \mathrm{C} \end{array}$ | $\begin{array}{r} \mathrm{T}_{\mathrm{A}}= \\ 85^{\circ} \mathrm{C} \end{array}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}= \\ 105^{\circ} \mathrm{C} \end{gathered}$ |  |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{BAT}}= \\ 1.7 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{BAT}}= \\ 2.4 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{BAT}}= \\ 3.3 \mathrm{~V} \end{gathered}$ | $\mathrm{V}_{\mathrm{BAT}}=3.3 \mathrm{~V}$ |  |  |  |
| IDD_VBAT | Backup domain supply current | Backup SRAM ON, RTC ON and LSE oscillator in Low Power mode | 1.431 | 1.577 | 1.825 | 1.9 | 12.0 | 24.0 | $\mu \mathrm{A}$ |
|  |  | Backup SRAM OFF, RTC ON and LSE oscillator in Low Power mode | 0.720 | 0.849 | 1.060 | 1.1 | 7.0 | 13.9 |  |
|  |  | Backup SRAM ON, RTC ON and LSE oscillator in High Drive mode | 2.212 | 2.368 | 2.630 | 2.80 | 17.3 | 34.6 |  |
|  |  | Backup SRAM OFF, RTC ON and LSE oscillator in High Drive mode | 1.499 | 1.637 | 1.862 | 2.0 | 12.3 | 24.5 |  |
|  |  | Backup SRAM ON, RTC and LSE OFF | 0.710 | 0.720 | 0.760 | $0.8{ }^{(3)}$ | 5.0 | $10.0{ }^{(3)}$ |  |
|  |  | Backup SRAM OFF, RTC and LSE OFF | 0.018 | 0.020 | 0.024 | $0.2{ }^{(3)}$ | 2.0 | $4.0^{(3)}$ |  |

1. Crystal used: Abracon ABS07-120-32.768 kHz-T with a $C_{L}$ of 6 pF for typical values.
2. Based on characterization, tested in production.
3. Based on test during characterization.

Figure 27. Typical $\mathrm{V}_{\text {BAT }}$ current consumption (RTC ON / backup SRAM ON and LSE in Low drive mode)


Figure 28. Typical $\mathrm{V}_{\mathrm{BAT}}$ current consumption (RTC ON / backup SRAM ON and LSE in High drive mode)


## I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

## I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in Table 58: I/O static characteristics.
For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

## I/O dynamic current consumption

In addition to the internal peripheral current consumption (see Table 33), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses
the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$
I_{s w}=V_{D D} \times f_{S W} \times C
$$

where
$I_{\text {SW }}$ is the current sunk by a switching I/O to charge/discharge the capacitive load
$V_{D D}$ is the MCU supply voltage
$\mathrm{f}_{\mathrm{SW}}$ is the I/O switching frequency
$C$ is the total capacitance seen by the I/O pin: $C=C_{\mathrm{INT}}+\mathrm{C}_{\mathrm{EXT}}$
The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

Table 32. Switching output I/O current consumption ${ }^{(1)}$

| Symbol | Parameter | Conditions | I/O toggling frequency (fsw) | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {DDIO }}$ | I/O switching Current | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ \mathrm{C}=\mathrm{C}_{\mathrm{INT}}{ }^{(2)} \end{gathered}$ | 2 MHz | 0.0 | mA |
|  |  |  | 8 MHz | 0.2 |  |
|  |  |  | 25 MHz | 0.6 |  |
|  |  |  | 50 MHz | 1.1 |  |
|  |  |  | 60 MHz | 1.3 |  |
|  |  |  | 84 MHz | 1.8 |  |
|  |  |  | 90 MHz | 1.9 |  |
|  |  |  | 2 MHz | 0.1 |  |
|  |  |  | 8 MHz | 0.4 |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 25 MHz | 1.23 |  |
|  |  | $\mathrm{C}_{\mathrm{EXT}}=0 \mathrm{pF}$ | 50 MHz | 2.43 |  |
|  |  | $\mathrm{C}=\mathrm{C}_{\text {INT }}+\mathrm{C}_{\mathrm{EXT}}+\mathrm{C}_{\mathrm{S}}$ | 60 MHz | 2.93 |  |
|  |  |  | 84 MHz | 3.86 |  |
|  |  |  | 90 MHz | 4.07 |  |

Table 32. Switching output I/O current consumption ${ }^{(1)}$ (continued)

| Symbol | Parameter | Conditions | I/O toggling frequency (fsw) | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {DDIO }}$ | I/O switching Current | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ \mathrm{C}_{\mathrm{EXT}}=10 \mathrm{pF} \\ \mathrm{C}=\mathrm{C}_{\mathrm{INT}}+\mathrm{C}_{\mathrm{EXT}}+\mathrm{C}_{\mathrm{S}} \end{gathered}$ | 2 MHz | 0.18 | mA |
|  |  |  | 8 MHz | 0.67 |  |
|  |  |  | 25 MHz | 2.09 |  |
|  |  |  | 50 MHz | 3.6 |  |
|  |  |  | 60 MHz | 4.5 |  |
|  |  |  | 84 MHz | 7.8 |  |
|  |  |  | 90 MHz | 9.8 |  |
|  |  |  | 2 MHz | 0.26 |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 8 MHz | 1.01 |  |
|  |  | $\mathrm{C}_{\text {EXT }}=22 \mathrm{pF}$ | 25 MHz | 3.14 |  |
|  |  | $\mathrm{C}=\mathrm{C}_{\text {INT }}+\mathrm{C}_{\mathrm{EXT}}+\mathrm{C}_{\text {S }}$ | 50 MHz | 6.39 |  |
|  |  |  | 60 MHz | 10.68 |  |
|  |  |  | 2 MHz | 0.33 |  |
|  |  | $V_{\text {DD }}=3.3 \mathrm{~V}$ | 8 MHz | 1.29 |  |
|  |  | $\begin{gathered} \mathrm{C}_{\mathrm{EXT}}=33 \mathrm{pF} \\ \mathrm{C}=\mathrm{C}_{\mathrm{INT}}+\text { Cext }+\mathrm{C}_{\mathrm{S}} \end{gathered}$ | 25 MHz | 4.23 |  |
|  |  |  | 50 MHz | 11.02 |  |

1. $\mathrm{C}_{\mathrm{S}}$ is the PCB board capacitance including the pad pin. $\mathrm{C}_{\mathrm{S}}=7 \mathrm{pF}$ (estimated value).
2. This test is performed by cutting the LQFP176 package pin (pad removal).

## On-chip peripheral current consumption

The MCU is placed under the following conditions:

- At startup, all I/O pins are in analog input configuration.
- All peripherals are disabled unless otherwise mentioned.
- I/O compensation cell enabled.
- The ART accelerator is ON.
- Scale 1 mode selected, internal digital voltage $\mathrm{V} 12=1.32 \mathrm{~V}$.
- HCLK is the system clock. $\mathrm{f}_{\text {PCLK } 1}=\mathrm{f}_{\mathrm{HCLK}} / 4$, and $\mathrm{f}_{\text {PCLK2 }}=\mathrm{f}_{\mathrm{HCLK}} / 2$.

The given value is calculated by measuring the difference of current consumption

- with all peripherals clocked off
- with only one peripheral clocked on
- $\quad \mathrm{f}_{\text {HCLK }}=180 \mathrm{MHz}$ (Scale1 + over-drive ON), $\mathrm{f}_{\text {HCLK }}=144 \mathrm{MHz}$ (Scale 2), $\mathrm{f}_{\text {HCLK }}=120 \mathrm{MHz}$ (Scale 3)
- Ambient operating temperature is $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$.

Table 33. Peripheral current consumption

| Peripheral |  | $\mathrm{I}_{\mathrm{DD}}(\mathrm{Typ})^{(1)}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Scale 1 | Scale 2 | Scale 3 |  |
| $\begin{gathered} \text { AHB1 } \\ \text { (up to } \\ 180 \mathrm{MHz} \text { ) } \end{gathered}$ | GPIOA | 3.16 | 3.00 | 2.58 | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  | GPIOB | 2.67 | 2.62 | 2.25 |  |
|  | GPIOC | 2.42 | 2.31 | 2.10 |  |
|  | GPIOD | 2.22 | 2.10 | 1.79 |  |
|  | GPIOE | 2.60 | 2.48 | 2.23 |  |
|  | GPIOF | 2.39 | 2.27 | 2.08 |  |
|  | GPIOG | 2.27 | 2.13 | 1.98 |  |
|  | GPIOH | 2.34 | 2.20 | 2.02 |  |
|  | GPIOI | 2.52 | 2.37 | 2.17 |  |
|  | GPIOJ | 2.16 | 2.03 | 1.86 |  |
|  | GPIOK | 2.20 | 2.06 | 1.89 |  |
|  | OTG_HS+ULPI | 36.49 | 33.89 | 29.90 |  |
|  | CRC | 0.62 | 0.55 | 0.50 |  |
|  | BKPSRAM | 0.83 | 0.74 | 0.63 |  |
|  | DMA1 ${ }^{(2)}$ | $3.3 \times \mathrm{N}+6.8$ | $3 \times N+6.3$ | $2.7 \times \mathrm{N}+5.5$ |  |
|  | DMA2 ${ }^{(2)}$ | $3.4 \times \mathrm{N}+5.7$ | $3.1 \times \mathrm{N}+5.3$ | $2.8 \times \mathrm{N}+4.6$ |  |
|  | DMA2D | 33.33 | 30.66 | 26.98 |  |
|  | ETH_MAC ETH_MAC_TX ETH_MAC_RX ETH_MAC_PTP | 22.30 | 20.69 | 18.19 |  |
| $\begin{gathered} \text { AHB2 } \\ \text { (up to } \\ 180 \mathrm{MHz} \text { ) } \end{gathered}$ | USB_OTG_FS | 34.33 | 31.96 | 28.35 | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  | DVCMI | 3.61 | 3.35 | 2.98 |  |
|  | RNG | 1.94 | 1.82 | 1.61 |  |
| $\begin{gathered} \text { AHB3 } \\ \text { (up to } \\ 180 \mathrm{MHz} \text { ) } \end{gathered}$ | QUADSPI | 16.83 | 15.57 | 13.83 | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  | FMC | 17.22 | 15.92 | 14.00 |  |
| Bus matrix ${ }^{(3)}$ |  | 12.17 | 11.19 | 9.97 | $\mu \mathrm{A} / \mathrm{MHz}$ |

Table 33. Peripheral current consumption (continued)

| Peripheral |  | $\mathrm{I}_{\mathrm{DD}}(\mathrm{Typ})^{(1)}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Scale 1 | Scale 2 | Scale 3 |  |
|  | TIM2 | 19.11 | 17.56 | 15.33 | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  | TIM3 | 15.62 | 14.22 | 12.17 |  |
|  | TIM4 | 16.22 | 14.64 | 12.83 |  |
|  | TIM5 | 18.44 | 16.72 | 14.00 |  |
|  | TIM6 | 3.18 | 2.69 | 2.17 |  |
|  | TIM7 | 3.11 | 2.56 | 2.00 |  |
|  | TIM12 | 8.67 | 7.56 | 6.50 |  |
|  | TIM13 | 6.11 | 5.33 | 4.43 |  |
|  | TIM14 | 6.44 | 5.61 | 4.67 |  |
|  | PWR | 17.44 | 15.61 | 13.53 |  |
|  | USART2 | 5.44 | 4.64 | 3.93 |  |
|  | USART3 | 5.51 | 4.72 | 4.00 |  |
|  | UART4 | 5.22 | 4.64 | 3.83 |  |
|  | UART5 | 5.33 | 4.64 | 3.83 |  |
|  | UART7 | 5.56 | 4.78 | 4.10 |  |
|  | UART8 | 5.24 | 4.64 | 3.93 |  |
|  | I2C1 | 4.78 | 4.08 | 3.43 |  |
|  | I2C2 | 5.11 | 4.50 | 3.73 |  |
|  | I2C3 | 4.78 | 4.08 | 3.43 |  |
|  | SPI2/I2S2 ${ }^{(4)}$ | 4.11 | 3.53 | 3.00 |  |
|  | SPI3/I2S3 ${ }^{(4)}$ | 4.33 | 3.67 | 3.17 |  |
|  | CAN1 | 8.89 | 7.83 | 6.87 |  |
|  | CAN2 | 7.22 | 6.44 | 5.50 |  |
|  | DAC ${ }^{(5)}$ | 2.89 | 2.69 | 2.40 |  |
|  | WWDG | 1.73 | 1.44 | 1.00 |  |

Table 33. Peripheral current consumption (continued)

| Peripheral |  | $\mathrm{I}_{\mathrm{DD}}(\mathrm{Typ})^{(1)}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Scale 1 | Scale 2 | Scale 3 |  |
|  | SDIO | 7.94 | 7.18 | 6.37 | $\mu \mathrm{A} / \mathrm{MHz}$ |
|  | TIM1 | 19.44 | 17.81 | 15.80 |  |
|  | TIM8 | 19.44 | 17.81 | 15.80 |  |
|  | TIM9 | 8.44 | 7.60 | 6.77 |  |
|  | TIM10 | 5.67 | 5.03 | 4.50 |  |
|  | TIM11 | 5.72 | 5.10 | 4.55 |  |
|  | ADC1 ${ }^{(6)}$ | 5.06 | 4.54 | 4.05 |  |
|  | ADC2 ${ }^{(6)}$ | 5.00 | 4.47 | 3.97 |  |
|  | ADC3 ${ }^{(6)}$ | 5.26 | 4.75 | 4.17 |  |
|  | USART1 | 4.83 | 4.33 | 3.83 |  |
|  | USART6 | 4.83 | 4.33 | 3.83 |  |
|  | SPI1 | 2.11 | 1.76 | 1.60 |  |
|  | SPI4 | 2.11 | 1.69 | 1.60 |  |
|  | SPI5 | 2.11 | 1.76 | 1.60 |  |
|  | SPI6 | 2.11 | 1.76 | 1.60 |  |
|  | SYSCFG | 1.72 | 1.35 | 1.22 |  |
|  | LTDC | 37.61 | 34.53 | 30.60 |  |
|  | SAI1 | 3.44 | 3.01 | 2.72 |  |
|  | DSI | 32.98 | 30.32 | 26.87 |  |

1. When the $\mathrm{I} / \mathrm{O}$ compensation cell is $\mathrm{ON}, \mathrm{I}_{\mathrm{DD}}$ typical value increases by 0.22 mA .
2. DMA1/DMA2 current consumption is calculated by the equation. N : is the number of streams enabled, $\mathrm{N}=[1.8]$
3. The BusMatrix is automatically active when at least one master is ON.
4. To enable an I2S peripheral, first set the I2SMOD bit and then the I2SE bit in the SPI_I2SCFGR register.
5. When the DAC is ON and EN1/2 bits are set in DAC_CR register, add an additional power consumption of 0.8 mA per DAC channel for the analog part.
6. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.

### 5.3.8 Wakeup time from low-power modes

The wakeup times given in Table 34 are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- for Stop or Sleep modes the wakeup event is WFE
- WKUP (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$.
Table 34. Low-power mode wakeup timings

| Symbol | Parameter | Conditions | Typ ${ }^{(1)}$ | Max ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {WUSLEEP }}{ }^{(2)}$ | Wakeup from Sleep | - | 5 | 6 | CPU clock cycles |
| $\mathrm{t}_{\text {WUSTOP }}{ }^{(2)}$ | Wakeup from Stop mode with MR/LP regulator in normal mode | Main regulator is ON | 12.9 | 15.0 | $\mu \mathrm{s}$ |
|  |  | Main regulator is ON and Flash memory in Deep power down mode | 105 | 120 |  |
|  |  | Low power regulator is ON | 22 | 28 |  |
|  |  | Low power regulator is ON and Flash memory in Deep power down mode | 114 | 130 |  |
| $\mathrm{t}_{\text {WUSTOP }}{ }^{(2)}$ | Wakeup from Stop mode with MR/LP regulator in Under-drive mode | Main regulator in under-drive mode (Flash memory in Deep power-down mode) | 107 | 114 |  |
|  |  | Low power regulator in under-drive mode (Flash memory in Deep power-down mode) | 115 | 121 |  |
| $\mathrm{t}_{\text {WUSTDBY }}{ }^{(2)(3)}$ | Wakeup from Standby mode | - | 318 | 371 |  |

1. Based on test during characterization.
2. The wakeup times are measured from the wakeup event to the point in which the application code reads the first
3. $t_{\text {WUSTDBY }}$ maximum value is given at $-40^{\circ} \mathrm{C}$.

### 5.3.9 External clock source characteristics

High-speed external user clock generated from an external source
In bypass mode the HSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the Table 58. However, the recommended clock input waveform is shown in Figure 29.

The characteristics given in Table 35 result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in Table 17.

Table 35. High-speed external user clock characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {HSE_ext }}$ | External user clock source frequency ${ }^{(1)}$ | - | 1 | - | 50 | MHz |
| $\mathrm{V}_{\text {HSEH }}$ | OSC_IN input pin high level voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{D D}$ | V |
| $\mathrm{V}_{\text {HSEL }}$ | OSC_IN input pin low level voltage |  | $\mathrm{V}_{\mathrm{SS}}$ | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}(\mathrm{HSE})} \\ & \mathrm{t}_{\mathrm{w}(\mathrm{HCE}} \end{aligned}$ | OSC_IN high or low time ${ }^{(1)}$ |  | 5 | - | - | ns |
| $\begin{aligned} & \left.\mathrm{t}_{\mathrm{r}(\mathrm{HSE}}\right) \\ & \left.\mathrm{t}_{\mathrm{f}(\mathrm{HSE})}\right) \end{aligned}$ | OSC_IN rise or fall time ${ }^{(1)}$ |  | - | - | 10 |  |
| $\mathrm{C}_{\text {in(HSE) }}$ | OSC_IN input capacitance ${ }^{(1)}$ | - | - | 5 | - | pF |
| $\mathrm{DuCy}_{(\text {(HSE) }}$ | Duty cycle | - | 45 | - | 55 | \% |
| IL | OSC_IN Input leakage current | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |

1. Guaranteed by design.

## Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the Table 58: I/O static characteristics. However, the recommended clock input waveform is shown in Figure 30.

The characteristics given in Table 36 result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in Table 17.

Table 36. Low-speed external user clock characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fLSE_ext | User External clock source frequency ${ }^{(1)}$ | - | - | 32.768 | 1000 | kHz |
| $V_{\text {LSEH }}$ | OSC32_IN input pin high level voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{\text {DD }}$ | V |
| $\mathrm{V}_{\text {LSEL }}$ | OSC32_IN input pin low level voltage |  | $\mathrm{V}_{\text {SS }}$ | - | $0.3 V_{\text {DD }}$ |  |
| $\begin{aligned} & \mathrm{t}_{w(\text { LSE })} \\ & \mathrm{t}_{\mathrm{f}(\mathrm{LSE})} \end{aligned}$ | OSC32_IN high or low time ${ }^{(1)}$ |  | 450 | - | - | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{r}(\mathrm{LSE})} \\ & \mathrm{t}_{\mathrm{f}(\mathrm{LSE})} \end{aligned}$ | OSC32_IN rise or fall time ${ }^{(1)}$ |  | - | - | 50 |  |

Table 36. Low-speed external user clock characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {in(LSE) }}$ | OSC32_IN input capacitance ${ }^{(1)}$ | - | - | 5 | - | pF |
| DuCy $_{\text {(LSE) }}$ | Duty cycle | - | 30 | - | 70 | $\%$ |
| $\mathrm{I}_{\mathrm{L}}$ | OSC32_IN Input leakage current | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{DD}}$ | - | - | $\pm 1$ | $\mu \mathrm{~A}$ |

1. Guaranteed by design.

Figure 29. High-speed external clock source AC timing diagram


Figure 30. Low-speed external clock source AC timing diagram


High-speed external clock generated from a crystal/ceramic resonator
The high-speed external (HSE) clock can be supplied with a 4 to 26 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in Table 37. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization
time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 37. HSE 4-26 MHz oscillator characteristics ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {OSC_IN }}$ | Oscillator frequency | - | 4 | - | 26 | MHz |
| $\mathrm{R}_{\mathrm{F}}$ | Feedback resistor | - | - | 200 | - | k $\Omega$ |
| $\mathrm{I}_{\mathrm{DD}}$ | HSE current consumption | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \\ \mathrm{ESR}=30 \Omega, \\ \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} @ 25 \mathrm{MHz} \end{gathered}$ | - | 450 | - | $\mu \mathrm{A}$ |
|  |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \\ \mathrm{ESR}=30 \Omega, \\ \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} @ 25 \mathrm{MHz} \end{gathered}$ | - | 530 | - |  |
| $\mathrm{ACC}_{\text {HSE }}{ }^{(2)}$ | HSE accuracy | - | - 500 | - | 500 | ppm |
| $\mathrm{G}_{\mathrm{m}}$ crit_max | Maximum critical crystal $\mathrm{gm}_{\mathrm{m}}$ | Startup | - | - | 1 | mA/V |
| $\mathrm{t}_{\text {SU(HSE) }}{ }^{(3)}$ | Startup time | $V_{D D}$ is stabilized | - | 2 | - | ms |

1. Guaranteed by design.
2. This parameter depends on the crystal used in the application. The minimum and maximum values must be respected to comply with USB standard specifications.
3. $\mathrm{t}_{\mathrm{SU}} \mathrm{HSE}_{\text {I }}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is based on characterization and not tested in production. It is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For $\mathrm{C}_{\mathrm{L} 1}$ and $\mathrm{C}_{\mathrm{L} 2}$, it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see Figure 31). $\mathrm{C}_{\mathrm{L} 1}$ and $\mathrm{C}_{\mathrm{L} 2}$ are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of $C_{L 1}$ and $C_{L 2}$. PCB and MCU pin capacitance must be included ( 10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing $\mathrm{C}_{\mathrm{L} 1}$ and $\mathrm{C}_{\mathrm{L} 2}$.
Note: $\quad$ For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from www.st.com.

Figure 31. Typical application with an 8 MHz crystal

Resonator with
integrated capacitors


[^2]
## Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the informations given in this paragraph are based on characterization results obtained with typical external components specified in Table 38.

In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 38. LSE oscillator characteristics ( $\left.\mathrm{f}_{\text {LSE }}=32.768 \mathrm{kHz}\right)^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{F}}$ | Feedback resistor | - | - | 18.4 | - | $\mathrm{M} \Omega$ |
| $I_{\text {DD }}$ | LSE current consumption | Low power mode ${ }^{(2)}$ | - | - | 1 | $\mu \mathrm{A}$ |
|  |  | High drive mode ${ }^{(2)}$ | - | - | 3 |  |
| $\mathrm{ACC}_{\text {LSE }}{ }^{(3)}$ | LSE accuracy | - | - 500 | - | 500 | ppm |
| $\mathrm{G}_{\mathrm{m}}$ _crit_max | Maximum critical crystal $\mathrm{gm}_{\mathrm{m}}$ | Low power mode ${ }^{(2)}$ | - | - | 0.56 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | High drive mode ${ }^{(2)}$ | - | - | 1.5 |  |
| $\mathrm{t}_{\text {SU(LSE) }}{ }^{(4)}$ | Startup time | $V_{D D}$ is stabilized | - | 2 | - | s |

1. Guaranteed by design.
2. LSE mode cannot be changed "on the fly" otherwise, a glitch can be generated on OSCIN pin.
3. This parameter depends on the crystal used in the application. Refer to application note AN2867.
4. $\mathrm{t}_{\text {SU(LSE) }}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is based on characterization and not tested in production. It is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Note: $\quad$ For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from www.st.com.

Figure 32. Typical application with a 32.768 kHz crystal

Resonator with
integrated capacitors


### 5.3.10 Internal clock source characteristics

The parameters given in Table 39 and Table 40 are derived from tests performed under ambient temperature and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 17.

High-speed internal (HSI) RC oscillator
Table 39. HSI oscillator characteristics ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{HSI}}$ | Frequency | - | - | 16 | - | MHz |
| $\mathrm{ACC}_{\mathrm{HSI}}$ | HSI user trimming step ${ }^{(2)}$ | - | - | - | 1 | $\%$ |
|  |  |  | $\mathrm{~T}_{\mathrm{A}}=-40$ to $105^{\circ} \mathrm{C}^{(3)}$ | -8 | - | 4.5 |

1. $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{PLL}$ off, $\mathrm{T}_{\mathrm{A}}=-40$ to $105^{\circ} \mathrm{C}$ unless otherwise specified.
2. Guaranteed by design
3. Based on test during characterization.
4. Factory calibrated, parts not soldered.

Figure 33. ACCHSI vs. temperature


1. Based on test during characterization.

## Low-speed internal (LSI) RC oscillator

Table 40. LSI oscillator characteristics ${ }^{(1)}$

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{LSI}}{ }^{(2)}$ | Frequency | 17 | 32 | 47 | kHz |
| $\mathrm{t}_{\text {su(LSI) })}{ }^{(3)}$ | Startup time | - | 15 | 40 | $\mu \mathrm{~s}$ |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{LSI})}{ }^{(3)}$ | Power consumption | - | 0.4 | 0.6 | $\mu \mathrm{~A}$ |

1. $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $105^{\circ} \mathrm{C}$ unless otherwise specified.
2. Based on test during characterization.
3. Guaranteed by design.

Figure 34. ACC $_{\text {LSI }}$ versus temperature


### 5.3.11 PLL characteristics

The parameters given in Table 41 and Table 42 are derived from tests performed under temperature and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 17.

Table 41. Main PLL characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {PLL_IN }}$ | PLL input clock ${ }^{(1)}$ | - | $0.95^{(2)}$ | 1 | 2.10 |  |
| $\mathrm{f}_{\text {PLL_OUT }}$ | PLL multiplier output clock | - | 24 | - | 180 | MHz |
| $\mathrm{f}_{\text {PLL48_OUT }}$ | 48 MHz PLL multiplier output clock | - | - | 48 | 75 |  |
| $\mathrm{f}_{\text {VCO_OUT }}$ | PLL VCO output | - | 192 | - | 432 |  |

Table 41. Main PLL characteristics (continued)

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tock | PLL lock time | VCO frequency $=192 \mathrm{MHz}$ |  | 75 | - | 200 | $\mu \mathrm{s}$ |
|  |  | VCO frequency $=432 \mathrm{MHz}$ |  | 100 | - | 300 |  |
| Jitter ${ }^{(3)}$ |  | System clock <br> 120 MHz | RMS | - | 25 | - | ps |
|  |  |  | peak to peak | - | $\pm 150$ | - |  |
|  |  |  | RMS | - | 15 | - |  |
|  |  |  | peak to peak | - | $\pm 200$ | - |  |
|  | Main clock output (MCO) for RMII Ethernet | Cycle to cycle at 50 MHz on 1000 samples |  | - | 32 | - |  |
|  | Main clock output (MCO) for MII Ethernet | Cycle to cycle at 25 MHz on 1000 samples |  | - | 40 | - |  |
|  | Bit time CAN jitter | Cycle to cycle at 1 MHz on 1000 samples |  | - | 330 | - |  |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{PLL})}{ }^{(4)}$ | PLL power consumption on $\mathrm{V}_{\mathrm{DD}}$ | $\begin{aligned} & \mathrm{VCO} \text { frequency }=192 \mathrm{MHz} \\ & \text { VCO frequency }=432 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 0.15 \\ & 0.45 \end{aligned}$ | - | $\begin{aligned} & 0.40 \\ & 0.75 \end{aligned}$ | mA |
| $\mathrm{I}_{\mathrm{DDA}(\mathrm{PLL})}{ }^{(4)}$ | PLL power consumption on $\mathrm{V}_{\text {DDA }}$ | $\begin{aligned} & \text { VCO frequency }=192 \mathrm{MHz} \\ & \text { VCO frequency }=432 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 0.30 \\ & 0.55 \end{aligned}$ | - | $\begin{aligned} & 0.40 \\ & 0.85 \end{aligned}$ |  |

1. Take care of using the appropriate division factor $M$ to obtain the specified PLL input clock values. The $M$ factor is shared between PLL and PLLI2S.
2. Guaranteed by design.
3. The use of two PLLs in parallel can degrade the jitter up to $+30 \%$.
4. Based on test during characterization.

Table 42. PLLI2S (audio PLL) characteristics

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {PLLI2S_IN }}$ | PLLI2S input clock ${ }^{(1)}$ | - |  | $0.95{ }^{(2)}$ | 1 | 2.10 | MHz |
| $\mathrm{f}_{\text {PLLI2S_OUT }}$ | PLLI2S multiplier output clock | - |  | - | - | 216 |  |
| $\mathrm{f}_{\mathrm{VCO}}$ _out | PLLI2S VCO output | - |  | 192 | - | 432 |  |
| t Lock | PLLI2S lock time | VCO frequency $=192 \mathrm{MHz}$ |  | 75 | - | 200 | $\mu \mathrm{s}$ |
|  |  | VCO frequency $=432 \mathrm{MHz}$ |  | 100 | - | 300 |  |
| Jitter ${ }^{(3)}$ | Master I2S clock jitter | Cycle to cycle at 12.288 MHz on 48 KHz period, $\mathrm{N}=432, \mathrm{R}=5$ | RMS | - | 90 | - | - |
|  |  |  | peak to peak | - | $\pm 280$ | - | ps |
|  |  | Average frequency of 12.288 MHz , $\mathrm{N}=432, \mathrm{R}=5$ on 1000 samples |  | - | 90 | - | ps |
|  | WS I2S clock jitter | Cycle to cycle at 48 KHz on 1000 samples |  | - | 400 | - | ps |

Table 42. PLLI2S (audio PLL) characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{PLLL2S)}}{ }^{(4)}$ | PLLI2S power consumption on $V_{D D}$ | VCO frequency $=192 \mathrm{MHz}$ <br> VCO frequency $=432 \mathrm{MHz}$ | $\begin{aligned} & 0.15 \\ & 0.45 \end{aligned}$ | - | $\begin{aligned} & 0.40 \\ & 0.75 \end{aligned}$ | mA |
| IDDA (PLLI2S) $^{(4)}$ | PLLI2S power consumption on $V_{\text {DDA }}$ | VCO frequency $=192 \mathrm{MHz}$ <br> VCO frequency $=432 \mathrm{MHz}$ | $\begin{aligned} & 0.30 \\ & 0.55 \end{aligned}$ | - | $\begin{aligned} & 0.40 \\ & 0.85 \end{aligned}$ |  |

1. Take care of using the appropriate division factor $M$ to have the specified PLL input clock values.
2. Guaranteed by design.
3. Value given with main PLL running.
4. Based on test during characterization.

Table 43. PLLSAI (audio and LCD-TFT PLL) characteristics

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {PLLSAI_IN }}$ | PLLSAI input clock ${ }^{(1)}$ | - |  | $0.95^{(2)}$ | 1 | 2.10 | MHz |
| $\mathrm{f}_{\text {PLLSAI_OUT }}$ | PLLSAI multiplier output clock | - |  | - | - | 216 |  |
| $\mathrm{f}_{\text {VCO_OUT }}$ | PLLSAI VCO output | - |  | 192 | - | 432 |  |
| $t_{\text {LOCK }}$ | PLLSAI lock time | VCO frequency $=192 \mathrm{MHz}$ |  | 75 | - | 200 | $\mu \mathrm{s}$ |
|  |  | VCO frequency $=432 \mathrm{MHz}$ |  | 100 | - | 300 |  |
| Jitter ${ }^{(3)}$ | Main SAI clock jitter | Cycle to cycle at 12.288 MHz on 48 KHz period, $\mathrm{N}=432, \mathrm{R}=5$ | RMS | - | 90 | - |  |
|  |  |  | $\begin{gathered} \text { peak } \\ \text { to } \\ \text { peak } \end{gathered}$ | - | $\pm 280$ | - | ps |
|  |  | Average frequency of $\begin{aligned} & 12.288 \mathrm{MHz} \\ & \mathrm{~N}=432, \mathrm{R}=5 \end{aligned}$ <br> on 1000 samples |  | - | 90 | - | ps |
|  | FS clock jitter | Cycle to cycle at 48 KHz on 1000 samples |  | - | 400 | - | ps |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{PLLSAI})}{ }^{(4)}$ | PLLSAI power consumption on $V_{D D}$ | $\begin{aligned} & \text { VCO frequency }=192 \mathrm{MHz} \\ & \text { VCO frequency }=432 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 0.15 \\ & 0.45 \end{aligned}$ | - | $\begin{aligned} & 0.40 \\ & 0.75 \end{aligned}$ |  |
| $\mathrm{I}_{\text {DDA(PLLSAI) }}{ }^{(4)}$ | PLLSAI power consumption on $V_{\text {DDA }}$ | $\begin{aligned} & \text { VCO frequency }=192 \mathrm{MHz} \\ & \text { VCO frequency }=432 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 0.30 \\ & 0.55 \end{aligned}$ | - | $\begin{aligned} & 0.40 \\ & 0.85 \end{aligned}$ |  |

1. Take care of using the appropriate division factor $M$ to have the specified PLL input clock values.
2. Guaranteed by design.
3. Value given with main PLL running.
4. Based on test during characterization.

### 5.3.12 PLL spread spectrum clock generation (SSCG) characteristics

The spread spectrum clock generation (SSCG) feature allows to reduce electromagnetic interferences (see Table 54). It is available only on the main PLL.

Table 44. SSCG parameters constraint

| Symbol | Parameter | Min | Typ | Max $^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {Mod }}$ | Modulation frequency | - | - | 10 | KHz |
| md | Peak modulation depth | 0.25 | - | 2 | $\%$ |
| MODEPER * INCSTEP | - | - | - | $2^{15}-1$ | - |

1. Guaranteed by design.

## Equation 1

The frequency modulation period (MODEPER) is given by the equation below:

$$
\mathrm{MODEPER}=\operatorname{round}\left[\mathrm{f}_{\mathrm{PLL}} \mathrm{IN} /\left(4 \times \mathrm{f}_{\mathrm{Mod}}\right)\right]
$$

$\mathrm{f}_{\mathrm{PLL} \_} \mathrm{IN}$ and $\mathrm{f}_{\text {Mod }}$ must be expressed in Hz .
As an example:
If $\mathrm{f}_{\text {PLL }} \mathrm{IN}=1 \mathrm{MHz}$, and $\mathrm{f}_{\mathrm{MOD}}=1 \mathrm{kHz}$, the modulation depth (MODEPER) is given by equation 1 :

$$
\operatorname{MODEPER}=\operatorname{round}\left[10^{6} /\left(4 \times 10^{3}\right)\right]=250
$$

## Equation 2

Equation 2 allows to calculate the increment step (INCSTEP):

$$
\operatorname{INCSTEP}=\operatorname{round}\left[\left(\left(2^{15}-1\right) \times \mathrm{md} \times \mathrm{PLLN}\right) /(100 \times 5 \times \text { MODEPER })\right]
$$

$\mathrm{f}_{\mathrm{VCO}}$ _out must be expressed in MHz .
With a modulation depth $(\mathrm{md})= \pm 2 \%$ ( $4 \%$ peak to peak), and PLLN $=240$ (in MHz):

$$
\operatorname{INCSTEP}=\operatorname{round}\left[\left(\left(2^{15}-1\right) \times 2 \times 240\right) /(100 \times 5 \times 250)\right]=126 \mathrm{md}(\text { quantitazed }) \%
$$

An amplitude quantization error may be generated because the linear modulation profile is obtained by taking the quantized values (rounded to the nearest integer) of MODPER and INCSTEP. As a result, the achieved modulation depth is quantized. The percentage quantized modulation depth is given by the following formula:

$$
\mathrm{md}_{\text {quantized }} \%=(\text { MODEPER } \times \text { INCSTEP } \times 100 \times 5) /\left(\left(2^{15}-1\right) \times \text { PLLN }\right)
$$

As a result:

$$
\mathrm{md}_{\text {quantized }} \%=(250 \times 126 \times 100 \times 5) /\left(\left(2^{15}-1\right) \times 240\right)=2.002 \%(\text { peak })
$$

Figure 35 and Figure 36 show the main PLL output clock waveforms in center spread and down spread modes, where:

F0 is $f_{\text {PLL_OUT }}$ nominal.
$\mathrm{T}_{\text {mode }}$ is the modulation period.
md is the modulation depth.
Figure 35. PLL output clock waveforms in center spread mode


Figure 36. PLL output clock waveforms in down spread mode


### 5.3.13 MIPI D-PHY characteristics

The parameters given in Table 45 and Table 46 are derived from tests performed under temperature and $V_{D D}$ supply voltage conditions summarized in Table 17.

Table 45. MIPI D-PHY characteristics ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hi-Speed Input/Output characteristics |  |  |  |  |  |  |
| $U_{\text {INST }}$ | UI instantaneous | - | 2 | - | 12.5 | ns |

Table 45. MIPI D-PHY characteristics ${ }^{(1)}$ (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CMTX }}$ | HS transmit common mode voltage | - | 150 | 200 | 250 | mV |
| $\left\|\Delta \mathrm{V}_{\text {CMTX }}\right\|$ | $\mathrm{V}_{\text {CMTX }}$ mismatch when output is Differential-1 or Differential-0 | - | - | - | 5 |  |
| $\left\|\mathrm{V}_{\text {OD }}\right\|$ | HS transmit differential voltage | - | 140 | 200 | 270 |  |
| $\left\|\Delta V_{\text {OD }}\right\|$ | $V_{O D}$ mismatch when output is Differential-1 or Differential-0 | - | - | - | 14 |  |
| $\mathrm{V}_{\text {OHHS }}$ | HS output high voltage | - | - | - | 360 |  |
| $\mathrm{Z}_{\mathrm{os}}$ | Single ended output impedance | - | 40 | 50 | 62.5 | $\Omega$ |
| $\Delta \mathrm{Z}_{\text {OS }}$ | Single ended output impedance mismatch | - | - | - | 10 | \% |
| $\mathrm{t}_{\mathrm{HSr}} \& \mathrm{t}_{\mathrm{HSf}}$ | 20\% - 80\% rise and fall time | - | 100 | - | 0.35* UI | ps |
| LP receiver input characteristics |  |  |  |  |  |  |
| VIL | Logic 0 input voltage (not in ULP State) | - | - | - | 550 | mV |
| VIL-ULPS | Logic 0 input voltage in ULP State | - | - | - | 300 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high level voltage | - | 880 | - | - |  |
| $\mathrm{V}_{\text {hys }}$ | Voltage hysteresis | - | 25 | - | - |  |
| LP emitter output characteristics |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Output low level voltage | - | 1.1 | 1.2 | 1.2 | V |
| $\mathrm{V}_{\text {IL-ULPS }}$ | Output high level voltage | - | -50 | - | 50 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Output impedance of LP transmitter | - | 110 | - | - | $\Omega$ |
| $V_{\text {hys }}$ | 15\%-85\% rise and fall time | - | - | - | 25 | ns |
| LP contention detector characteristics |  |  |  |  |  |  |
| $\mathrm{V}_{\text {ILCD }}$ | Logic 0 contention threshold | - | - | - | 200 | mV |
| $\mathrm{V}_{\text {IHCD }}$ | Logic 0 contention threshold | - | 450 | - | - |  |

1. Guaranteed based on test during characterization.

Table 46. MIPI D-PHY AC characteristics LP mode and HS/LP transitions ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {LPX }}$ | Transmitted length of any LowPower state period | - | 50 | - | - |  |
| TCLK-PREPARE | Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission. | - | 38 | - | 95 | ns |
| TCLK-PREPARE $+$ TCLK-ZERO | Time that the transmitter drives the HS-0 state prior to starting the clock. | - | 300 | - | - |  |
| TCLK-PRE | Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode. | - | 8 | - | - | UI |
| TCLK-POST | Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode. | - | 62+52*UI | - | - |  |
| $\mathrm{T}_{\text {CLK-TRAIL }}$ | Time that the transmitter drives the HS-0 state after the last payload clock bit of an HS transmission burst. | - | 60 | - | - |  |
| THS-PREPARE | Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission. | - | 40+4* UI | - | 85+6*UI |  |
| THS-PREPARE $+$ $\mathrm{T}_{\mathrm{HS} \text {-ZERO }}$ | $\mathrm{T}_{\text {HS-PREPARE }+}$ Time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence. | - | 145+10*UI | - | - | ns |
| THS-tRAIL | Time that the transmitter drives the flipped differential state after last payload data bit of a HS transmission burst. | - | $\begin{gathered} \text { Max } \\ \left(n^{*} 8^{*} \mathrm{UI},\right. \\ \left.60+\mathrm{n}^{*} 4^{*} \mathrm{UI}\right) \end{gathered}$ | - | - |  |
| THS-EXIT | Time that the transmitter drives LP-11 following a HS burst. | - | 100 | - | - |  |
| $\mathrm{T}_{\text {REOT }}$ | $30 \%-85 \%$ rise time and fall time | - | - | - | 35 |  |
| $\mathrm{T}_{\text {EOT }}$ | Transmitted time interval from the start of $\mathrm{T}_{\text {HS-TRAIL }}$ or TCLK-TRAIL, to the start of the LP-11 state following a HS burst. | - | - | - | $\begin{gathered} \text { 105+ } \\ \text { n*12UI } \end{gathered}$ |  |

1. Guaranteed based on test during characterization.

Figure 37. MIPI D-PHY HS/LP clock lane transition timing diagram


Figure 38. MIPI D-PHY HS/LP data lane transition timing diagram


### 5.3.14 MIPI D-PHY PLL characteristics

The parameters given in Table 47 are derived from tests performed under temperature and $V_{D D}$ supply voltage conditions summarized in Table 17.

Table 47. DSI-PLL characteristics ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {PLL_IN }}$ | PLL input clock | - | 4 | - | 100 | MHz |
| $\mathrm{f}_{\text {PLL_INFIN }}$ | PFD input clock | - | 4 | - | 25 |  |
| $\mathrm{f}_{\text {PLL_OUT }}$ | PLL multiplier output clock | - | 31.25 | - | 500 |  |
| $\mathrm{f}_{\text {VCo_out }}$ | PLL VCO output | - | 500 | - | 1000 |  |
| t Lock | PLL lock time | - | - | - | 200 | $\mu \mathrm{s}$ |

Table 47. DSI-PLL characteristics ${ }^{(1)}$ (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {DD(PLL) }}$ | PLL power consumption on $\mathrm{V}_{\text {DD12 }}$ | $\mathrm{f}_{\text {VCO_OUT }}=500 \mathrm{MHz}$ | - | 0.55 | 0.70 | mA |
|  |  | $\mathrm{f}_{\text {VCO_OUT }}=600 \mathrm{MHz}$ | - | 0.65 | 0.80 |  |
|  |  | $\mathrm{f}_{\text {Vco_out }}=1000 \mathrm{MHz}$ | - | 0.95 | 1.20 |  |

1. Based on test during characterization.

### 5.3.15 MIPI D-PHY regulator characteristics

The parameters given in Table 48 are derived from tests performed under temperature and $V_{D D}$ supply voltage conditions summarized in Table 17.

Table 48. DSI regulator characteristics ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD12DSI }}$ | 1.2 V internal voltage on $\mathrm{V}_{\text {DD12DS }}$ | - | 1.15 | 1.20 | 1.30 | V |
| $\mathrm{C}_{\text {EXT }}$ | External capacitor on $\mathrm{V}_{\text {CAPDSI }}$ | - | 1.1 | 2.2 | 3.3 | $\mu \mathrm{F}$ |
| ESR | External Serial Resistor | - | 0 | 25 | 600 | $\mathrm{m} \Omega$ |
| IDDDSIREG | Regulator power consumption | - | 100 | 120 | 125 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {DDDS }}$ | DSI system (regulator, PLL and D-PHY) current consumption on $V_{\text {DDDSI }}$ | Ultra Low Power Mode (Reg. ON + PLL OFF) | - | 290 | 600 | $\mu \mathrm{A}$ |
|  |  | Stop State (Reg. ON + PLL OFF) | - | 290 | 600 |  |
| IDDDSILP | DSI system current consumption on $V_{\text {DDDSI }}$ in LP mode communication ${ }^{(2)}$ | 10 MHz escape clock (Reg. ON + PLL OFF) | - | 4.3 | 5.0 | mA |
|  |  | 20 MHz escape clock (Reg. ON + PLL OFF) | - | 4.3 | 5.0 |  |
| IDDDSIHS | DSI system (regulator, PLL and D-PHY) current consumption on $\mathrm{V}_{\text {DDDSI }}$ in HS mode communication ${ }^{(3)}$ | $300 \mathrm{Mbps}-1$ data lane (Reg. ON + PLL ON) | - | 8.0 | 8.8 | mA |
|  |  | 300 Mbps - 2data lane (Reg. ON + PLL ON) | - | 11.4 | 12.5 |  |
|  |  | $500 \mathrm{Mbps}-1$ data lane (Reg. ON + PLL ON) | - | 13.5 | 14.7 |  |
|  |  | 500 Mbps - 2data lane (Reg. ON + PLL ON) | - | 18.0 | 19.6 |  |
|  | DSI system (regulator, PLL and D-PHY) current consumption on $\mathrm{V}_{\text {DDDSI }}$ in HS mode with CLK like payload | 500 Mbps - 2data lane (Reg. ON + PLL ON) | - | 21.4 | 23.3 |  |
| $t_{\text {WAKEUP }}$ | Startup delay | $\mathrm{C}_{\text {EXT }}=2.2 \mu \mathrm{~F}$ | - | 110 | - | $\mu \mathrm{s}$ |
|  |  | $\mathrm{C}_{\text {EXT }}=3.3 \mu \mathrm{~F}$ | - | - | 160 |  |
| $\mathrm{I}_{\text {INRUSH }}$ | Inrush current on $\mathrm{V}_{\text {DDDSI }}$ | External capacitor load at start | - | 60 | 200 | mA |

1. Based on test during characterization.
2. Values based on an average traffic in LP Command Mode.
3. Values based on an average traffic ( $3 / 4 \mathrm{HS}$ traffic \& $1 / 4 \mathrm{LP}$ ) in Video Mode.

### 5.3.16 Memory characteristics

## Flash memory

The characteristics are given at TA $=-40$ to $105^{\circ} \mathrm{C}$ unless otherwise specified.
The devices are shipped to customers with the Flash memory erased.
Table 49. Flash memory characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply current | Write / Erase 8-bit mode, $\mathrm{V}_{\mathrm{DD}}=1.7 \mathrm{~V}$ | - | 5 | - | mA |
|  |  | Write / Erase 16-bit mode, $\mathrm{V}_{\mathrm{DD}}=2.1 \mathrm{~V}$ | - | 8 | - |  |
|  |  | Write / Erase 32-bit mode, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | - | 12 | - |  |

Table 50. Flash memory programming

| Symbol | Parameter | Conditions | Min ${ }^{(1)}$ | Typ | Max ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {prog }}$ | Word programming time | Program/erase parallelism $(\text { PSIZE })=x 8 / 16 / 32$ | - | 16 | $100^{(2)}$ | $\mu \mathrm{s}$ |
| terase16kb | Sector (16 KB) erase time | Program/erase parallelism $(P S I Z E)=x 8$ | - | 400 | 800 | ms |
|  |  | Program/erase parallelism (PSIZE) $=x 16$ | - | 300 | 600 |  |
|  |  | Program/erase parallelism (PSIZE) $=\times 32$ | - | 250 | 500 |  |
| $t_{\text {ERASE64KB }}$ | Sector (64 KB) erase time | Program/erase parallelism $(\text { PSIZE })=x 8$ | - | 1200 | 2400 | ms |
|  |  | Program/erase parallelism (PSIZE) $=x 16$ | - | 700 | 1400 |  |
|  |  | Program/erase parallelism (PSIZE) $=\times 32$ | - | 550 | 1100 |  |
| $\mathrm{t}_{\text {ERASE128KB }}$ | Sector (128 KB) erase time | Program/erase parallelism $(\text { PSIZE })=x 8$ | - | 2 | 4 | s |
|  |  | Program/erase parallelism (PSIZE) $=x 16$ | - | 1.3 | 2.6 |  |
|  |  | Program/erase parallelism (PSIZE) $=x 32$ | - | 1 | 2 |  |

Table 50. Flash memory programming (continued)

| Symbol | Parameter | Conditions | Min ${ }^{(1)}$ | Typ | Max ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {me }}$ | Mass erase time | Program/erase parallelism $(P S I Z E)=x 8$ | - | 16 | 32 | s |
|  |  | Program/erase parallelism $(\text { PSIZE) }=x 16$ | - | 11 | 22 |  |
|  |  | Program/erase parallelism $(P S I Z E)=x 32$ | - | 8 | 16 |  |
| $t_{B E}$ | Bank erase time | Program/erase parallelism $(P S I Z E)=x 8$ | - | 16 | 32 |  |
|  |  | Program/erase parallelism $(P S I Z E)=x 16$ | - | 11 | 22 |  |
|  |  | Program/erase parallelism $(P S I Z E)=x 32$ | - | 8 | 16 |  |
| $V_{\text {prog }}$ | Programming voltage | 32-bit program operation | 2.7 | - | 3.6 | V |
|  |  | 16-bit program operation | 2.1 | - | 3.6 |  |
|  |  | 8-bit program operation | 1.7 | - | 3.6 |  |

1. Based on test during characterization.
2. The maximum programming time is measured after 100 K erase operations.

Table 51. Flash memory programming with $\mathrm{V}_{\mathrm{PP}}$

| Symbol | Parameter | Conditions | Min ${ }^{(1)}$ | Typ | Max ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {prog }}$ | Double word programming | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=0 \text { to }+40^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{PP}}=8.5 \mathrm{~V} \end{gathered}$ | - | 16 | $100^{(2)}$ | $\mu \mathrm{s}$ |
| terase16KB | Sector (16 KB) erase time |  | - | 230 | - | ms |
| $t_{\text {ERASE64KB }}$ | Sector ( 64 KB ) erase time |  | - | 490 | - |  |
| terase128Kb | Sector (128 KB) erase time |  | - | 875 | - |  |
| $\mathrm{t}_{\text {ME }}$ | Mass erase time |  | - | 6.9 | - | s |
| $t_{\text {BE }}$ | Bank erase time | - | - | 6.9 | - | s |
| $V_{\text {prog }}$ | Programming voltage | - | 2.7 | - | 3.6 | V |
| $V_{\text {PP }}$ | $\mathrm{V}_{\mathrm{PP}}$ voltage range | - | 7 | - | 9 |  |
| $\mathrm{I}_{\text {PP }}$ | Minimum current sunk on the $V_{P P}$ pin | - | 10 | - | - | mA |
| $\mathrm{t}_{\text {VPP }}{ }^{(3)}$ | Cumulative time during which $V_{\mathrm{Pp}}$ is applied | - | - | - | 1 | hour |

1. Guaranteed by design.
2. The maximum programming time is measured after 100 K erase operations.
3. $V_{P P}$ should only be connected during programming/erasing.

Table 52. Flash memory endurance and data retention

| Symbol | Parameter | Conditions | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min ${ }^{(1)}$ |  |
| $\mathrm{N}_{\text {END }}$ | Endurance | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40 \text { to }+85^{\circ} \mathrm{C}(6 \text { suffix versions }) \\ & \mathrm{T}_{\mathrm{A}}=-40 \text { to }+105^{\circ} \mathrm{C} \text { (7 suffix versions) } \end{aligned}$ | 10 | kcycles |
| $\mathrm{t}_{\text {RET }}$ | Data retention | $1 \mathrm{kcycle}^{(2)}$ at $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | 30 | Years |
|  |  | $1 \mathrm{kcycle}^{(2)}$ at $\mathrm{T}_{\mathrm{A}}=105^{\circ} \mathrm{C}$ | 10 |  |
|  |  | 10 ccycles $^{(2)}$ at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | 20 |  |

1. Based on test during characterization.
2. Cycling performed over the whole temperature range.

### 5.3.17 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

## Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.
The test results are given in Table 53. They are based on the EMS levels and classes defined in application note AN1709.

Table 53. EMS characteristics

| Symbol | Parameter | Conditions | Level/Class |
| :--- | :--- | :--- | :---: |
| $\mathrm{V}_{\text {FESD }}$ | Voltage limits to be applied on any $\mathrm{I} / \mathrm{O}$ pin <br> to induce a functional disturbance | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{TFBGA} 216$, <br> $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{HCLK}}=168 \mathrm{MHz}$, <br> conforming to IEC $61000-4-2$ | 2 B |
| $\mathrm{~V}_{\mathrm{EFTB}}$ | Fast transient voltage burst limits to be <br> applied through 100 pF on $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ <br> pins to induce a functional disturbance | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{TFBGA} 216$, <br> $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{HCLK}}=168 \mathrm{MHz}$, <br> conforming to IEC $61000-4-2$ | 4 A |

## Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.
Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

## Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)


## Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

## Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC? code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

Table 54. EMI characteristics

| Symbol | Parameter | Conditions | Monitored frequency band | Max vs. [ $\left.\mathrm{f}_{\mathrm{HSE}} / \mathrm{f}_{\mathrm{CPU}}\right]$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 8/168 MHz | 8/180 MHz |  |
| $\mathrm{S}_{\text {EMI }}$ | Peak level | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, TFBGA216 package, conforming to SAE J1752/3 EEMBC, ART ON, all peripheral clocks enabled, clock dithering disabled. | 0.1 to 30 MHz | 2 | 2 | $\mathrm{dB} \mu \mathrm{V}$ |
|  |  |  | 30 to 130 MHz | 4 | 1 |  |
|  |  |  | 130 MHz to 1 GHz | 10 | 10 |  |
|  |  |  | SAE EMI Level | 3 | 3 | - |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, TFBGA216 package, conforming to SAE J1752/3 EEMBC, ART ON, all peripheral clocks enabled, clock dithering enabled | 0.1 to 30 MHz | 5 | -10 | $\mathrm{dB} \mu \mathrm{V}$ |
|  |  |  | 30 to 130 MHz | 3 | -15 |  |
|  |  |  | 130 MHz to 1 GHz | 8 | 0 |  |
|  |  |  | SAE EMI level | 2 | 2 | - |

### 5.3.1 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

## Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device ( 3 parts $\times(n+1$ ) supply pins). This test conforms to the ANSI/ESDA/JEDEC JS-001 and ANSI/ESD S5.3.1 standards.

Table 55. ESD absolute maximum ratings

| Symbol | Ratings | Conditions | Class | Maximum <br> value | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ESD(HBM) }}$ | Electrostatic discharge <br> voltage <br> (human body model) | conforming to ANSI/ESDA/JEDEC JS-001 | 2 | 2000 | V |
| $\mathrm{~V}_{\mathrm{ESD}(\mathrm{CDM})}=+2 \circ^{\circ} \mathrm{C}$ |  |  |  |  |  |
|  | Electrostatic discharge <br> voltage <br> (charge device model) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ conforming to ANSI/ESD S5.3.1, <br> LQFP100, LQFP144, LQFP176, LQFP208, <br> UFBGA169, UFBGA176, TFBGA216 and <br> WLCSP148 packages | C 3 | 250 |  |

1. Guaranteed based on test during characterization.

## Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latchup standard.
Table 56. Electrical sensitivities ${ }^{(1)}$

| Symbol | Parameter | Conditions | Class |
| :---: | :--- | :--- | :---: |
| LU | Static latch-up class | $\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}$ conforming to JESD78A | II level A |

1. MSV on PA4 and PA5 is 5 V , versus 5.4 V on all IOs.

### 5.3.19 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below $\mathrm{V}_{\mathrm{SS}}$ or above $\mathrm{V}_{\mathrm{DD}}$ (for standard, 3 V -capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

## Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $5 \mu \mathrm{~A} /+0 \mu \mathrm{~A}$ range), or other functional failure (for example reset, oscillator frequency deviation).

Negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.
The test results are given in Table 57.

Table 57. I/O current injection susceptibility

| Symbol | Description | Functional susceptibility |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Negative injection | Positive injection |  |
| lins | Injected current on BOOT0 and NRST pins | -0 | $N A^{(1)}$ | mA |
|  | Injected current on DSIHOST_DOP, DSIHOST_D0N, DSIHOST_D1P, DSIHOST_D0N, DSIHOST_CKP, DSIHOST_CKN pins | -0 | 0 |  |
|  | Injected current on PA0 and PCO pins | -0 | $N A^{(1)}$ |  |
|  | Injected current on any other FT pin | -5 | $N A^{(1)}$ |  |
|  | Injected current on any other pin | -5 | + 5 |  |

1. Injection is not possible.

Note: It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

### 5.3.20 I/O port characteristics

## General input/output characteristics

Unless otherwise specified, the parameters given in Table 58 are derived from tests performed under the conditions summarized in Table 17. All I/Os are CMOS and TTL compliant.

Table 58. I/O static characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | FT, TTa and NRST I/O input low level voltage | $1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | - | - | $0.35 \mathrm{~V}_{\mathrm{DD}}-0.04{ }^{(1)}$ | V |
|  |  |  |  |  | $0.3 \mathrm{~V}_{\mathrm{DD}}{ }^{(2)}$ |  |
|  | BOOTO I/O input low level voltage | $\begin{aligned} & 1.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C} \end{aligned}$ | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}+0.1^{(1)}$ |  |
|  |  | $\begin{gathered} 1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \\ 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C} \end{gathered}$ | - | - |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | FT, TTa and NRST I/O input high level voltage ${ }^{(5)}$ | $1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | $0.45 \mathrm{~V}_{\mathrm{DD}}+0.3^{(1)}$ | - | - |  |
|  |  |  | $0.7 \mathrm{~V}_{\mathrm{DD}}{ }^{(2)}$ |  |  |  |
|  | BOOTO I/O input high level voltage | $\begin{aligned} & 1.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C} \end{aligned}$ | $0.17 \mathrm{~V}_{\mathrm{DD}}+0.7^{(1)}$ | - | - |  |
|  |  | $\begin{gathered} 1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \\ 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |  |

Table 58. I/O static characteristics (continued)

| Symbol | Parameter |  | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{HYS}}$ | FT, TTa and NRST I/O input hysteresis |  | $1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | $10 \% \mathrm{~V}_{\mathrm{DD}}{ }^{(3)}$ | - | - |  |
|  | BOOTO I/O input hysteresis |  | $\begin{aligned} & 1.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C} \end{aligned}$ | 0.1 |  |  | V |
|  |  |  | $\begin{gathered} 1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \\ 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 105^{\circ} \mathrm{C} \end{gathered}$ |  |  |  |  |
| $\mathrm{l}_{\mathrm{lkg}}$ | I/O input leakage current ${ }^{(4)}$ |  | $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{DD}}$ | - | - | $\pm 1$ |  |
|  | I/O FT input leakage current ${ }^{(5)}$ |  | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ | - | - | 3 |  |
| RPU | Weak pull-up equivalent resistor ${ }^{(6)}$ | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {SS }}$ | 30 | 40 | 50 |  |
|  |  | PA10/PB12 (OTG_FS_ID, OTG_HS_ID) |  | 7 | 10 | 14 |  |
| $\mathrm{R}_{\mathrm{PD}}$ | Weak pulldown equivalent resistor ${ }^{(7)}$ | All pins except for PA10/PB12 (OTG_FS_ID, OTG_HS_ID) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ | 30 | 40 | 50 |  |
|  |  | PA10/PB12 (OTG_FS_ID, OTG_HS_ID) |  | 7 | 10 | 14 |  |
| $\mathrm{ClO}_{10}{ }^{(8)}$ | I/O pin capacitance |  | - | - | 5 | - | pF |

1. Guaranteed by design.
2. Tested in production.
3. With a minimum of 200 mV .
4. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins, Refer to Table 57
5. To sustain a voltage higher than VDD +0.3 V , the internal pull-up/pull-down resistors must be disabled. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to Table 57
6. Pull-up resistors are designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimum ( $\sim 10 \%$ ).
7. Pull-down resistors are designed with a true resistance in series with a switchable NMOS. This NMOS contribution to the series resistance is minimum ( $\sim 10 \%$ ).
8. Hysteresis voltage between Schmitt trigger switching levels. Based on test during characterization.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in Figure 39.

Figure 39. FT I/O input characteristics


## Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to $\pm 8 \mathrm{~mA}$, and sink or source up to $\pm 20 \mathrm{~mA}$ (with a relaxed $\mathrm{V}_{\mathrm{OL}} / \mathrm{V}_{\mathrm{OH}}$ ) except PC13, PC14, PC15 and PI8 which can sink or source up to $\pm 3 \mathrm{~mA}$. When using the PC13 to PC15 and PI8 GPIOs in output mode, the speed should not exceed 2 MHz with a maximum load of 30 pF .

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 5.2. In particular:

- $\quad$ The sum of the currents sourced by all the I/Os on $V_{D D}$, plus the maximum Run consumption of the MCU sourced on $V_{D D}$, cannot exceed the absolute maximum rating $\Sigma \mathrm{I}_{\text {VDD }}$ (see Table 15).
- $\quad$ The sum of the currents sunk by all the $I / O s$ on $V_{S S}$ plus the maximum Run consumption of the MCU sunk on $\mathrm{V}_{\mathrm{SS}}$ cannot exceed the absolute maximum rating $\Sigma \mathrm{l}_{\text {Vss }}$ (see Table 15).


## Output voltage levels

Unless otherwise specified, the parameters given in Table 59 are derived from tests performed under ambient temperature and $V_{D D}$ supply voltage conditions summarized in Table 17. All I/Os are CMOS and TTL compliant.

Table 59. Output voltage characteristics

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}{ }^{(1)}$ | Output low level voltage for an I/O pin | $\begin{gathered} \text { CMOS port }{ }^{(2)} \\ \mathrm{I}_{\mathrm{IO}}=+8 \mathrm{~mA} \\ 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V} \end{gathered}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}{ }^{(3)}$ | Output high level voltage for an I/O pin |  | $V_{D D}-0.4$ | - |  |
| $V_{O L}{ }^{(1)}$ | Output low level voltage for an I/O pin | $\begin{gathered} \text { TTL port }^{(2)} \\ \mathrm{I}_{\mathrm{IO}}=+8 \mathrm{~mA} \\ 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V} \end{gathered}$ | - | 0.4 |  |
| $\mathrm{V}_{\mathrm{OH}}{ }^{(3)}$ | Output high level voltage for an I/O pin |  | 2.4 | - |  |
| $\mathrm{V}_{\mathrm{OL}}{ }^{(1)}$ | Output low level voltage for an I/O pin | $\begin{gathered} \mathrm{I}_{\mathrm{O}}=+20 \mathrm{~mA} \\ 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V} \end{gathered}$ | - | $1.3^{(4)}$ |  |
| $\mathrm{V}_{\mathrm{OH}}{ }^{(3)}$ | Output high level voltage for an I/O pin |  | $\mathrm{V}_{\mathrm{DD}}-1.3^{(4)}$ |  |  |
| $\mathrm{V}_{\mathrm{OL}}{ }^{(1)}$ | Output low level voltage for an I/O pin | $\begin{gathered} \mathrm{l}_{\mathrm{IO}}=+6 \mathrm{~mA} \\ 1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V} \end{gathered}$ | - | $0.4{ }^{(4)}$ |  |
| $\mathrm{V}_{\mathrm{OH}}{ }^{(3)}$ | Output high level voltage for an I/O pin |  | $\mathrm{V}_{\mathrm{DD}}-0.4^{(4)}$ |  |  |
| $\mathrm{V}_{\mathrm{OL}}{ }^{(1)}$ | Output low level voltage for an I/O pin | $\begin{gathered} \mathrm{I}_{\mathrm{IO}}=+4 \mathrm{~mA} \\ 1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V} \end{gathered}$ | - | $0.4{ }^{(5)}$ |  |
| $\mathrm{V}_{\mathrm{OH}}{ }^{(3)}$ | Output high level voltage for an I/O pin |  | $\mathrm{V}_{\mathrm{DD}}-0.4^{(5)}$ | - |  |

1. The $\mathrm{I}_{\mathrm{I}}$ current sunk by the device must always respect the absolute maximum rating specified in Table 15. and the sum of $\mathrm{l}_{\mathrm{IO}}$ (I/O ports and control pins) must not exceed $\mathrm{I}_{\text {VSs }}$.
2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
3. The $\mathrm{I}_{\mathrm{O}}$ current sourced by the device must always respect the absolute maximum rating specified in Table 15 and the sum of $\mathrm{I}_{\mathrm{IO}}$ (I/O ports and control pins) must not exceed $\mathrm{I}_{\mathrm{VDD}}$.
4. Based on characterization data.
5. Guaranteed by design.

## Input/output AC characteristics

The definition and values of input/output AC characteristics are given in Figure 40 and Table 60, respectively.

Unless otherwise specified, the parameters given in Table 60 are derived from tests performed under the ambient temperature and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 17.

Table 60. I/O AC characteristics ${ }^{(1)(2)}$

| $\begin{gathered} \text { OSPEEDRy } \\ {[1: 0] \text { bit }} \\ \text { value }^{(1)} \end{gathered}$ | Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | $\mathrm{f}_{\max (10) \text { out }}$ | Maximum frequency ${ }^{(3)}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | - | - | 4 | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.7 \mathrm{~V}$ | - | - | 2 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | - | - | 8 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.8 \mathrm{~V}$ | - | - | 4 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.7 \mathrm{~V}$ | - | - | 3 |  |
|  | $\mathrm{t}_{\mathrm{f}}(\mathrm{O})$ out ${ }^{l}$ <br> $\mathrm{t}_{\mathrm{r}(\mathrm{IO}) \text { out }}$ | Output high to low level fall time and output low to high level rise time | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~V}_{\mathrm{DD}}=1.7 \mathrm{~V} \text { to } \\ & 3.6 \mathrm{~V} \end{aligned}$ | - | - | 100 | ns |
| 01 | $\mathrm{f}_{\max (10) \text { out }}$ | Maximum frequency ${ }^{(3)}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | - | - | 25 | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.8 \mathrm{~V}$ | - | - | 12.5 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.7 \mathrm{~V}$ | - | - | 10 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | - | - | 50 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.8 \mathrm{~V}$ | - | - | 20 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.7 \mathrm{~V}$ | - | - | 12.5 |  |
|  | $\mathrm{t}_{\mathrm{f}(\mathrm{IO}) \text { out }}{ }^{l}$ <br> $\mathrm{t}_{\mathrm{r}(\mathrm{IO}) \text { out }}$ | Output high to low level fall time and output low to high level rise time | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | - | - | 10 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | - | - | 6 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.7 \mathrm{~V}$ | - | - | 20 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.7 \mathrm{~V}$ | - | - | 10 |  |
| 10 | $\mathrm{f}_{\max (10) \text { out }}$ | Maximum frequency ${ }^{(3)}$ | $\mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | - | - | $50^{(4)}$ | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | - | - | $100^{(4)}$ |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.7 \mathrm{~V}$ | - | - | 25 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.8 \mathrm{~V}$ | - | - | 50 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.7 \mathrm{~V}$ | - | - | 42.5 |  |
|  | $\mathrm{t}_{\mathrm{f}(\mathrm{IO}) \text { out }}{ }^{l}$ <br> $\mathrm{t}_{\mathrm{r}(\mathrm{IO}) \text { out }}$ | Output high to low level fall time and output low to high level rise time | $\mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | - | - | 6 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | - | - | 4 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.7 \mathrm{~V}$ | - | - | 10 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.7 \mathrm{~V}$ | - | - | 6 |  |

Table 60. I/O AC characteristics ${ }^{(1)(2)}$ (continued)

| $\begin{aligned} & \text { OSPEEDRy } \\ & \text { [1:0] bit } \\ & \text { value }{ }^{(1)} \end{aligned}$ | Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11 | $\mathrm{f}_{\max (\mathrm{IO}) \text { out }}$ | Maximum frequency ${ }^{(3)}$ | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | - | - | $100^{(4)}$ | MHz |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.8 \mathrm{~V}$ | - | - | 50 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.7 \mathrm{~V}$ | - | - | 42.5 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | - | - | $180^{(4)}$ |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.8 \mathrm{~V}$ | - | - | 100 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.7 \mathrm{~V}$ | - | - | 72.5 |  |
|  | $\mathrm{t}_{\mathrm{f}(\mathrm{IO}) \text { out }}{ }^{\prime}$ <br> $\mathrm{t}_{\mathrm{r}(\mathrm{IO}) \text { out }}$ | Output high to low level fall time and output low to high level rise time | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | - | - | 4 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.8 \mathrm{~V}$ | - | - | 6 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.7 \mathrm{~V}$ | - | - | 7 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ | - | - | 2.5 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.8 \mathrm{~V}$ | - | - | 3.5 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \geq 1.7 \mathrm{~V}$ | - | - | 4 |  |
| - | tEXTIpw | Pulse width of external signals detected by the EXTI controller | - | 10 | - | - | ns |

1. Guaranteed by design.
2. The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F4xx reference manual for a description of the GPIOx_SPEEDR GPIO port output speed register.
3. The maximum frequency is defined in Figure 40.
4. For maximum frequencies above 50 MHz and $\mathrm{V}_{\mathrm{DD}}>2.4 \mathrm{~V}$, the compensation cell should be used.

Figure 40. I/O AC characteristics definition
Maximum frequency is achieved if $\left(\mathrm{t}_{\mathrm{r}}+\mathrm{t}_{\mathrm{f}}\right) \leq(2 / 3) \mathrm{T}$ and if the duty cycle is $(45-55 \%)$
when loaded by CL specified in the table " $/ / \mathrm{O}$ AC characteristics".
OUTPUT
ON CL

### 5.3.21 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, $\mathrm{R}_{\mathrm{PU}}$ (see Table 58).
Unless otherwise specified, the parameters given in Table 61 are derived from tests performed under the ambient temperature and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 17.

Table 61. NRST pin characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {PU }}$ | Weak pull-up equivalent resistor ${ }^{(1)}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{SS}}$ | 30 | 40 | 50 | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{\mathrm{F}(\mathrm{NRST})}{ }^{(2)}$ | NRST Input filtered pulse | - | - | - | 100 | ns |
| $\mathrm{~V}_{\text {NF(NRST) }}{ }^{(2)}$ | NRST Input not filtered pulse | $\mathrm{V}_{\mathrm{DD}}>2.7 \mathrm{~V}$ | 300 | - | - |  |
| $\mathrm{T}_{\text {NRST_OUT }}$ | Generated reset pulse duration | Internal Reset source | 20 | - | - | $\mu \mathrm{s}$ |

1. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum ( $\sim 10 \%$ ).
2. Guaranteed by design.

Figure 41. Recommended NRST pin protection


1. The reset network protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the $\mathrm{V}_{\text {IL(NRST) }}$ max level specified in Table 58. Otherwise the reset is not taken into account by the device.

### 5.3.22 TIM timer characteristics

The parameters given in Table 62 are guaranteed by design. Refer to Section 5.3.20 for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 62. TIMx characteristics ${ }^{(1)(2)}$

| Symbol | Parameter | Conditions ${ }^{(3)}$ | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {res(TIM) }}$ | Timer resolution time | AHB/APBx prescaler = 1 or 2 or 4 , <br> $\mathrm{f}_{\mathrm{TIMxCLK}}=180 \mathrm{MHz}$ | 1 | - | ${ }^{t_{\text {TIM }} \text { CLLK }}$ |
|  |  | AHB/APBx prescaler > 4, <br> $\mathrm{f}_{\mathrm{TIMxCLK}}=90 \mathrm{MHz}$ | 1 | - | ${ }^{\text {t }}$ IMxCLK |
| $\mathrm{f}_{\mathrm{EXT}}$ | Timer external clock frequency on CH 1 to CH 4 | $\mathrm{f}_{\text {TIMxCLK }}=180 \mathrm{MHz}$ | 0 | $\mathrm{f}_{\text {TIMxCLK }} / 2$ | MHz |
| $\mathrm{Res}_{\text {TIM }}$ | Timer resolution |  | - | 16/32 | bit |
| $\mathrm{t}_{\text {MAX_COUNT }}$ | Maximum possible count with 32-bit counter | - | - | $\begin{gathered} 65536 \times \\ 65536 \end{gathered}$ |  |

1. TIMx is used as a general term to refer to the TIM1 to TIM12 timers.
2. Guaranteed by design.
3. The maximum timer frequency on APB1 or APB2 is up to 180 MHz , by setting the TIMPRE bit in the RCC DCKCFGR register, if APBx prescaler is 1 or 2 or 4 , then TIMxCLK = HCKL, otherwise TIMxCLK = 4x PC̄LKx.

### 5.3.23 Communications interfaces

## $1^{2} \mathrm{C}$ interface characteristics

The $I^{2} C$ interface meets the timings requirements of the $I^{2} C$-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): bit rate up to $100 \mathrm{kbit} / \mathrm{s}$
- Fast-mode (Fm): bit rate up to $400 \mathrm{kbit} / \mathrm{s}$.

The $I^{2} \mathrm{C}$ timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to RM0386 reference manual).
The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and $\mathrm{V}_{\mathrm{DD}}$ is disabled, but is still present. Refer to Section 5.3.20 for more details on the I ${ }^{2} \mathrm{C}$ I/O characteristics.
All I ${ }^{2}$ C SDA and SCL I/Os embed an analog filter, whose characteristics are detailed in Table 63.

Table 63. I2C analog filter characteristics ${ }^{(1)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {AF }}$ | Maximum pulse width of spikes <br> suppressed by the analog filter | $50^{(2)}$ | $150^{(3)}$ | ns |

1. Guaranteed based on test during characterization.
2. Spikes with widths below $t_{A F(\min )}$ are filtered.
3. Spikes with widths above $\mathrm{t}_{\mathrm{AF}(\max )}$ are not filtered

## SPI interface characteristics

Unless otherwise specified, the parameters given in Table 64 for the SPI interface are derived from tests performed under the ambient temperature, $\mathrm{f}_{\mathrm{PCLKx}}$ frequency and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 17, with the following configuration:

- output speed set to OSPEEDRy[1:0] = 10
- capacitive load $\mathrm{C}=30 \mathrm{pF}$
- measurement points at CMOS levels: $0.5 \mathrm{~V}_{\mathrm{DD}}$

Refer to Section 5.3 .20 for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 64. SPI dynamic characteristics ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max ${ }^{(2)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{f}_{\mathrm{SCK}} \\ 1 / \mathrm{t}_{\mathrm{c}(\mathrm{SCK})} \end{gathered}$ | SPI clock frequency | $\begin{aligned} & \text { Master mode, } \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \\ & \mathrm{SPI} 1,4,5,6, \end{aligned}$ | - | - | 45 | MHz |
|  |  | Master mode, $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$, SPI1,4,5,6 | - | - | 22.5 |  |
|  |  | Master transmitter mode, $1.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$, SPI1,4,5,6 | - | - | 45 |  |
|  |  | Slave full duplex mode, $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$, SPI1,4,5,6 | - | - | 45 |  |
|  |  | Slave transmitter mode, $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$, SPI1,4,5,6 | - | - | 33 |  |
|  |  | Slave transmitter mode, $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$, SPI1,4,5,6 | - | - | 45 |  |
|  |  | Slave mode, $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$, SPI2,3 | - | - | 22.5 |  |
| Duty(SCK) | Duty cycle of SPI clock frequency | Slave mode | 30 | 50 | 70 | \% |

Table 64. SPI dynamic characteristics ${ }^{(1)}$ (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max ${ }^{(2)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}(\mathrm{SC} K H)} \\ & \mathrm{t}_{\mathrm{w}(\mathrm{SCKL})} \end{aligned}$ | SCK high and low time | Master mode, SPI presc = 2 | $\mathrm{T}_{\text {PCLK }}{ }^{-1.5}$ | $\mathrm{T}_{\text {PCLK }}$ | $\mathrm{T}_{\text {PCLK }}+1.5$ | ns |
| $\mathrm{t}_{\text {su(NSS) }}$ | NSS setup time | Slave mode, SPI presc = 2 | $4 \mathrm{~T}_{\text {PCLK }}$ | - | - |  |
| $\mathrm{t}_{\mathrm{h}(\mathrm{NSS})}$ | NSS hold time | Slave mode, SPI presc = 2 | $2 \mathrm{~T}_{\text {PCLK }}$ |  |  |  |
| $\mathrm{t}_{\text {su(MI) }}$ | Data input setup time | Master mode | 2 | - | - |  |
| $\mathrm{t}_{\mathrm{su}(\mathrm{SI})}$ |  | Slave mode | 3 | - | - |  |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{MI})$ | Data input hold time | Master mode | 4 | - | - |  |
| $\mathrm{t}_{\mathrm{h}(\mathrm{SI})}$ |  | Slave mode | 2 | - | - |  |
| $\mathrm{ta}_{\text {(SO) }}$ | Data output access time | Slave mode, SPI presc = 2 | 7 | - | 21 |  |
| $\mathrm{t}_{\text {dis(SO) }}$ | Data output disable time | Slave mode | 5 | - | 12 |  |
| $\mathrm{t}_{\mathrm{v} \text { (SO) }}$ | Data output valid time | Slave mode, $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | - | 11 | 15 |  |
|  |  | Slave mode, $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | - | 11 | 11.5 |  |
| $\mathrm{t}_{\mathrm{h} \text { (SO) }}$ | Data output hold time | Slave mode | 6 | - | - |  |
| $\mathrm{t}_{\mathrm{v} \text { (MO) }}$ | Data output valid time | Master mode | - | 4.5 | 5 |  |
| $\left.\mathrm{th}_{\mathrm{h}} \mathrm{MO}\right)$ | Data output hold time | Master mode | 2 | - | - |  |

1. Guaranteed based on test during characterization.
2. Maximum frequency in Slave transmitter mode is determined by the sum of $t_{v(S O}$ and $t_{\text {Su( }}^{\text {(MI) }}$, which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPl communicates with a master having $\mathrm{t}_{\mathrm{su}(\mathrm{MI})}=0$ while Duty $($ SCK $)=50 \%$

Figure 42. SPI timing diagram - slave mode and CPHA = 0


Figure 43. SPI timing diagram - slave mode and CPHA = $1^{(1)}$


Figure 44. SPI timing diagram - master mode ${ }^{(1)}$


## $1^{2}$ S interface characteristics

Unless otherwise specified, the parameters given in Table 65 for the $I^{2} S$ interface are derived from tests performed under the ambient temperature, $f_{P C L K x}$ frequency and $V_{D D}$ supply voltage conditions summarized in Table 17, with the following configuration:

- output speed set to OSPEEDRy[1:0] = 10
- capacitive load $\mathrm{C}=30 \mathrm{pF}$
- measurement points at CMOS levels: 0.5 $\mathrm{V}_{\mathrm{DD}}$

Refer to Section 5.3.20 for more details on the input/output alternate function characteristics (CK, SD, WS).

Table 65. $I^{2} S$ dynamic characteristics ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {MCK }}$ | I2S main clock output | - | 256x8K | 256xFs ${ }^{(2)}$ | MHz |
| $\mathrm{f}_{\mathrm{CK}}$ | I2S clock frequency | Master data | - | 64xFs |  |
|  |  | Slave data | - | 64xFs |  |
| $\mathrm{D}_{\mathrm{CK}}$ | I2S clock frequency duty cycle | Slave receiver | 30 | 70 | \% |
| $\mathrm{t}_{\mathrm{v} \text { (WS) }}$ | WS valid time | Master mode | 0 | 5 | ns |
| $t_{\text {( }}(\mathrm{WS})$ | WS hold time | Master mode | 0 | - |  |
| $\mathrm{t}_{\text {su( }}$ (Ws) | WS setup time | Slave mode | 3.5 | - |  |
|  |  | Slave mode PCM short pulse mode ${ }^{(3)}$ | 3.5 | - |  |
| $t_{\text {( }}(\mathrm{WS})$ | WS hold time | Slave mode | 0.5 | - |  |
|  |  | Slave mode PCM short pulse mode ${ }^{(3)}$ | 1 | - |  |
| $\mathrm{t}_{\text {su(SD_MR) }}$ | Data input setup time | Master receiver | 5 | - |  |
| $\mathrm{t}_{\text {su(SD_SR) }}$ |  | Slave receiver | 1.5 | - |  |
| $\mathrm{th}_{\text {(SD_MR) }}$ | Data input hold time | Master receiver | 5 | - |  |
| $t_{\text {h(SD_SR) }}$ |  | Slave receiver | 1.5 | - |  |
| $\mathrm{t}_{\mathrm{v} \text { (SD_ST) }}$ | Data output valid time | Slave transmitter (after enable edge) | - | 19 |  |
| $\mathrm{t}_{\mathrm{v} \text { (SD_MT) }}$ |  | Master transmitter (after enable edge) | - | 2.50 |  |
| $\mathrm{t}_{\text {h(SD_ST) }}$ | Data output hold time | Slave transmitter (after enable edge) | 5 | - |  |
| $t_{\text {h(SD_MT) }}$ |  | Master transmitter (after enable edge) | 0 | - |  |

1. Guaranteed based on test during characterization.
2. $128 x F s$ maximum is 24.756 MHz (APB1 Maximum frequency).
3. Measurement done with respect to I2S_CK rising edge.

Note: $\quad$ Refer to the I2S section of RM0386 reference manual for more details on the sampling frequency ( $F_{S}$ ).
$f_{M C K}, f_{C K}$, and $D_{C K}$ values reflect only the digital peripheral behavior, source clock precision might slightly change the values. The values of these parameters might be slightly impacted by the source clock precision. $D_{C K}$ depends mainly on the value of ODD bit. The digital
contribution leads to a minimum value of (I2SDIV/(2*I2SDIV+ODD) and a maximum value of $(I 2 S D I V+O D D) /(2 * I 2 S D I V+O D D) . F_{S}$ maximum value is supported for each mode/condition.

Figure 45. $I^{2} \mathrm{~S}$ slave timing diagram (Philips protocol) ${ }^{(1)}$


1. .LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

Figure 46. $I^{2} S$ master timing diagram (Philips protocol) ${ }^{(1)}$


1. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

## SAI characteristics

Unless otherwise specified, the parameters given in Table 66 for SAI are derived from tests performed under the ambient temperature, $\mathrm{f}_{\text {PCLKx }}$ frequency and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 17, with the following configuration:

- output speed set to OSPEEDRy[1:0] = 10
- capacitive load $\mathrm{C}=30 \mathrm{pF}$
- measurement points at CMOS levels: 0.5 $\mathrm{V}_{\mathrm{DD}}$

Refer to Section 5.3.20 for more details on the input/output alternate function characteristics (SCK, SD, WS).

Table 66. SAI characteristics ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {MCKL }}$ | SAI main clock output | - | $256 \times 8 \mathrm{~K}$ | 256xFs | MHz |
| $\mathrm{f}_{\mathrm{CK}}$ | SAI clock frequency ${ }^{(2)}$ | Master data: 32 bits | - | $128 \times \mathrm{Fs}^{(3)}$ |  |
|  |  | Slave data: 32 bits | - | 128xFs |  |
| $\mathrm{t}_{\mathrm{v} \text { (FS) }}$ | FS valid time | Master mode, $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | - | 17 | ns |
|  |  | Master mode, $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | - | 23 |  |
| $\mathrm{t}_{\text {su(FS) }}$ | FS setup time | Slave mode | 10 | - |  |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{FS})$ | FS hold time | Slave mode | 0 | - |  |
| $\mathrm{t}_{\text {su(SD_MR) }}$ | Data input setup time | Master receiver | 1 | - |  |
| $\mathrm{t}_{\text {su( }}$ SD_SR) |  | Slave receiver | 2 | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (SD_MR) }}$ | Data input hold time | Master receiver | 6 | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (SD_SR) }}$ |  | Slave receiver | 1 | - |  |
| $\mathrm{t}_{\mathrm{h}(\mathrm{SD} \text { - B_ST) }}$ | Data output valid time | Slave transmitter (after enable edge), $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | - | 14 |  |
|  |  | Slave transmitter (after enable edge), $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | - | 23 |  |
| $\mathrm{t}_{\mathrm{h} \text { (SD_B_ST) }}$ | Data output hold time | Slave transmitter (after enable edge) | 9 | - |  |
| $\mathrm{t}_{\mathrm{v} \text { (SD_A_MT) }}$ | Data output valid time | Master transmitter (after enable edge), $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | - | 20 |  |
|  |  | Master transmitter (after enable edge), $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | - | 26 |  |
| $\mathrm{t}_{\text {h(SD_A_MT) }}$ | Data output hold time | Master transmitter (after enable edge) | 10 | - |  |

1. Guaranteed based on test during characterization.
2. APB clock frequency must be at least twice SAI clock frequency.
3. With $\mathrm{Fs}=192 \mathrm{kHz}$.

Figure 47. SAI master timing waveforms


Figure 48. SAI slave timing waveforms


## USB OTG full speed (FS) characteristics

This interface is present in both the USB OTG HS and USB OTG FS controllers.
Table 67. USB OTG full speed startup time

| Symbol | Parameter | Max | Unit |
| :---: | :---: | :---: | :---: |
| tstartup $^{(1)}$ | USB OTG full speed transceiver startup time | 1 | $\mu \mathrm{~s}$ |

1. Guaranteed by design.

Table 68. USB OTG full speed DC electrical characteristics

| Symbol |  | Parameter | Conditions | Min. ${ }^{(1)}$ | Typ. | Max. ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input levels | $V_{D D}$ | USB OTG full speed transceiver operating voltage | - | $3.0^{(2)}$ | - | 3.6 | V |
|  | $V_{D I}{ }^{(3)}$ | Differential input sensitivity | I(USB_FS_DP/DM, USB_HS_DP/DM) | 0.2 | - | - |  |
|  | $\mathrm{V}_{\mathrm{CM}}{ }^{(3)}$ | Differential common mode range | Includes $\mathrm{V}_{\text {DI }}$ range | 0.8 | - | 2.5 |  |
|  | $V_{S E}{ }^{(3)}$ | Single ended receiver threshold | - | 1.3 | - | 2.0 |  |
| Output levels | $\mathrm{V}_{\text {OL }}$ | Static output level low | $\mathrm{R}_{\mathrm{L}}$ of $1.5 \mathrm{k} \Omega$ to $3.6 \mathrm{~V}^{(4)}$ | - | - | 0.3 |  |
|  | $\mathrm{V}_{\mathrm{OH}}$ | Static output level high | $\mathrm{R}_{\mathrm{L}}$ of $15 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{SS}}{ }^{(4)}$ | 2.8 | - | 3.6 |  |
| $\mathrm{R}_{\text {PD }}$ |  | PA11, PA12, PB14, PB15 (USB_FS_DP/DM, USB_HS_DP/DM) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ | 17 | 21 | 24 | k $\Omega$ |
|  |  | PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS) |  | 0.65 | 1.1 | 2.0 |  |
| $\mathrm{R}_{\mathrm{PU}}$ |  | PA12, PB15 (USB_FS_DP, USB_HS_DP) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ | 1.5 | 1.8 | 2.1 |  |
|  |  | $\begin{aligned} & \text { PA9, PB13 } \\ & \text { (OTG_FS_VBUS, } \\ & \text { OTG_HS_VBUS) } \end{aligned}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ | 0.25 | 0.37 | 0.55 |  |

1. All the voltages are measured from the local ground potential.
2. The USB OTG full speed transceiver functionality is ensured down to 2.7 V but not the full USB full speed electrical characteristics, which are degraded in the 2.7 to $3.0 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$ voltage range.
3. Guaranteed by design.
4. $R_{L}$ is the load connected on the USB OTG full speed drivers.

Note: $\quad$ When VBUS sensing feature is enabled, PA9 and PB13 should be left at their default state (floating input), not as alternate function. A typical $200 \mu$ A current consumption of the sensing block (current to voltage conversion to determine the different sessions) can be observed on PA9 and PB13 when the feature is enabled.

Figure 49. USB OTG full speed timings: definition of data signal rise and fall time


Table 69. USB OTG full speed electrical characteristics ${ }^{(1)}$

| Driver characteristics |  |  |  |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Conditions | Min | Max | Unit |
| $\mathrm{t}_{\mathrm{r}}$ | Rise time $^{(2)}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4 | 20 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall time $^{(2)}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4 | 20 |  |
| $\mathrm{t}_{\mathrm{rfm}}$ | Rise/ fall time matching | $\mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}$ | 90 | 110 | $\%$ |
| $\mathrm{~V}_{\mathrm{CRS}}$ | Output signal crossover voltage | - | 1.3 | 2.0 | V |
| $\mathrm{Z}_{\mathrm{DRV}}$ | Output driver impedance ${ }^{(3)}$ | Driving <br> high or low | 28 | 44 | $\Omega$ |

1. Guaranteed by design.
2. Measured from $10 \%$ to $90 \%$ of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).
3. No external termination series resistors are required on DP ( $D+$ ) and $D M(D-)$ pins since the matching impedance is included in the embedded driver.

## USB high speed (HS) characteristics

Unless otherwise specified, the parameters given in Table 72 for ULPI are derived from tests performed under the ambient temperature, $\mathrm{f}_{\mathrm{HCLK}}$ frequency summarized in Table 71 and $V_{D D}$ supply voltage conditions summarized in Table 70, with the following configuration:

- output speed set to OSPEEDRy[1:0] = 11, unless otherwise specified
- capacitive load $C=20 \mathrm{pF} / 15 \mathrm{pF}$, unless otherwise specified
- measurement points at CMOS levels: 0.5 V DD.

Refer to Section 5.3.20 for more details on the input/output characteristics.
Table 70. USB HS DC electrical characteristics

| Symbol |  | Parameter | Min. $^{(1)}$ | Max. $^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input level | $V_{D D}$ | USB OTG HS operating voltage | 1.7 | 3.6 | V |

1. All the voltages are measured from the local ground potential.

Table 71. USB HS clock timing parameters ${ }^{(1)}$

| Symbol | Parameter |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | $\mathrm{f}_{\mathrm{HCLK}}$ value to guarantee proper operation of USB HS interface |  | 30 | - | - |  |
| $\mathrm{F}_{\text {START_8BIT }}$ | Frequency (first transition) | 8-bit $\pm 10 \%$ | 54 | 60 | 66 | MHz |
| $\mathrm{F}_{\text {STEADY }}$ | Frequency (steady state) $\pm 500 \mathrm{ppm}$ |  | 59.97 | 60 | 60.03 |  |
| $\mathrm{D}_{\text {START_8BIT }}$ | Duty cycle (first transition) | 8 -bit $\pm 10 \%$ | 40 | 50 | 60 |  |
| D ${ }_{\text {STEADY }}$ | Duty cycle (steady state) $\pm 500 \mathrm{ppm}$ |  | 49.975 | 50 | 50.025 |  |
| $\mathrm{t}_{\text {STEAD }}$ | Time to reach the steady state frequency and duty cycle after the first transition |  | - | - | 1.4 | ms |
| tstart_DEV | Clock startup time after the de-assertion of SuspendM | Peripheral | - | - | 5.6 |  |
| tstart_host |  | Host | - | - | - |  |
| $t_{\text {PREP }}$ | PHY preparation time after the first transition of the input clock |  | - | - | - | $\mu \mathrm{s}$ |

1. Guaranteed by design.

Figure 50. ULPI timing diagram


Table 72. Dynamic characteristics: USB ULPI ${ }^{(1)}$

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tsc }}$ | Control in (ULPI_DIR, ULPI_NXT) setup time | - | 2.0 | - | - | ns |
| $\mathrm{t}_{\mathrm{HC}}$ | Control in (ULPI_DIR, ULPI_NXT) hold time | - | 1.5 | - | - |  |
| $\mathrm{t}_{\text {SD }}$ | Data in setup time | - | 1.0 | - | - |  |
| $t_{\text {HD }}$ | Data in hold time | - | 1.0 | - | - |  |
| $t_{D C} / t_{D D}$ | Data/control output delay | $\begin{gathered} 2.7 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<3.6 \mathrm{~V}, \\ \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF} \end{gathered}$ | - | 7.5 | 9.0 |  |
|  |  | $\begin{gathered} 2.7 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<3.6 \mathrm{~V}, \\ \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \text { and } \\ -40<\mathrm{T}<125^{\circ} \mathrm{C} \end{gathered}$ | - | 7.5 | 12.0 |  |
|  |  | $\begin{gathered} 1.7 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<3.6 \mathrm{~V}, \\ \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \text { and } \\ -40<\mathrm{T}<90^{\circ} \mathrm{C} \end{gathered}$ | - | 7.5 | 11.5 |  |

1. Guaranteed based on test during characterization.

## Ethernet characteristics

Unless otherwise specified, the parameters given in Table 73, Table 74 and Table 75 for SMI, RMII and MII are derived from tests performed under the ambient temperature, $\mathrm{f}_{\text {HCLK }}$ frequency and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 17, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load $\mathrm{C}=30 \mathrm{pF}$
- Measurement points are done at CMOS levels: $0.5 \mathrm{~V}_{\mathrm{DD}}$.

Refer to Section 5.3.20 for more details on the input/output characteristics.
Table 73 gives the list of Ethernet MAC signals for the SMI (station management interface) and Figure 51 shows the corresponding timing diagram.

Figure 51. Ethernet SMI timing diagram


Table 73. Dynamics characteristics: Ethernet MAC signals for SMI ${ }^{(1)}$

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {MDC }}$ | MDC cycle time (2.38 MHz) | 400 | 400 | 403 | ns |
| $\mathrm{T}_{\mathrm{d} \text { (MDIO) }}$ | Write data valid time | $\mathrm{T}_{\text {HCLK }}$ - 1 | $\mathrm{T}_{\text {HCLK }}$ | $\mathrm{T}_{\text {HCLK }}+1.5$ |  |
| $\mathrm{t}_{\text {su(MDIO) }}$ | Read data setup time | 12.5 | - | - |  |
| $t_{\text {h(MDIO }}$ | Read data hold time | 0 | - | - |  |

1. Guaranteed based on test during characterization.

Table 74 gives the list of Ethernet MAC signals for the RMII and Figure 52 shows the corresponding timing diagram.

Figure 52. Ethernet RMII timing diagram


Table 74. Dynamics characteristics: Ethernet MAC signals for RMII ${ }^{(1)}$

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {su(RXD) }}$ | Receive data setup time | 2.5 | - | - | ns |
| $\mathrm{t}_{\mathrm{in}(\mathrm{RXD})}$ | Receive data hold time | 2.0 | - | - |  |
| $\mathrm{t}_{\text {su(CRS }}$ | Carrier sense setup time | 0.5 | - | - |  |
| $\mathrm{t}_{\mathrm{in} \text { (CRS) }}$ | Carrier sense hold time | 1.5 | - | - |  |
| $\mathrm{t}_{\mathrm{d} \text { (TXEN) }}$ | Transmit enable valid delay time | 5.5 | 6.5 | 11 |  |
| $\mathrm{t}_{\mathrm{d}(\text { TXD })}$ | Transmit data valid delay time | 6.0 | 6.5 | 11 |  |

1. Guaranteed based on test during characterization.

Table 75 gives the list of Ethernet MAC signals for MII and Figure 52 shows the corresponding timing diagram.

Figure 53. Ethernet MII timing diagram


Table 75. Dynamics characteristics: Ethernet MAC signals for MII ${ }^{(1)}$

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {su(RXD })}$ | Receive data setup time | 1 | - | - | ns |
| $\mathrm{t}_{\mathrm{ih}(\mathrm{RXD})}$ | Receive data hold time | 3 | - | - |  |
| $\mathrm{t}_{\mathrm{su}(\mathrm{DV})}$ | Data valid setup time | 0 | - | - |  |
| $\mathrm{t}_{\text {ih( }}$ (DV) | Data valid hold time | 2.5 | - | - |  |
| $\mathrm{t}_{\text {su(ER) }}$ | Error setup time | 0 | - | - |  |
| $\mathrm{t}_{\text {ih(ER) }}$ | Error hold time | 2 | - | - |  |
| $\mathrm{t}_{\mathrm{d} \text { (TXEN }}$ | Transmit enable valid delay time | 0 | 7 | 13 |  |
| $\mathrm{t}_{\mathrm{d} \text { (TXD) }}$ | Transmit data valid delay time | 0 | 7 | 13 |  |

1. Guaranteed based on test during characterization.

## CAN (controller area network) interface

Refer to Section 5.3.20 for more details on the input/output alternate function characteristics (CANx_TX and CANx_RX).

### 5.3.24 12-bit ADC characteristics

Unless otherwise specified, the parameters given in Table 76 are derived from tests performed under the ambient temperature, $\mathrm{f}_{\text {PCLK2 }}$ frequency and $\mathrm{V}_{\text {DDA }}$ supply voltage conditions summarized in Table 17.

Table 76. ADC characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DDA }}$ | Power supply | $\mathrm{V}_{\text {DDA }}-\mathrm{V}_{\text {REF+ }}<1.2 \mathrm{~V}$ | $1.7{ }^{(1)}$ | - | 3.6 | V |
| $\mathrm{V}_{\text {REF+ }}$ | Positive reference voltage |  | $1.7{ }^{(1)}$ | - | $\mathrm{V}_{\text {DDA }}$ |  |
| $\mathrm{V}_{\text {REF- }}$ | Negative reference voltage |  | - | 0 | - |  |
| $\mathrm{f}_{\mathrm{ADC}}$ | ADC clock frequency | $\mathrm{V}_{\text {DDA }}=1.7^{(1)}$ to 2.4 V | 0.6 | 15 | 18 | MHz |
|  |  | $\mathrm{V}_{\text {DDA }}=2.4$ to 3.6 V | 0.6 | 30 | 36 |  |
| $\mathrm{f}_{\text {TRIG }}{ }^{(2)}$ | External trigger frequency | $\begin{aligned} & \mathrm{f}_{\mathrm{ADC}}=30 \mathrm{MHz}, \\ & \text { 12-bit resolution } \end{aligned}$ | - | - | 1764 | kHz |
|  |  | - | - | - | 17 | 1/f ${ }_{\text {ADC }}$ |
| $\mathrm{V}_{\text {AIN }}$ | Conversion voltage range ${ }^{(3)}$ | - | $\begin{gathered} 0 \\ \left(\mathrm{~V}_{\mathrm{SSA}} \text { or } \mathrm{V}_{\mathrm{REF}}\right. \\ \text { tied to ground }) \end{gathered}$ | - | $\mathrm{V}_{\text {REF+ }}$ | V |
| $\mathrm{R}_{\text {AIN }}{ }^{(2)}$ | External input impedance | Details in Equation 1 | - | - | 50 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {ADC }}{ }^{(2)(4)}$ | Sampling switch resistance | - | - | - | 6 | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {ADC }}{ }^{(2)}$ | Internal sample and hold capacitor | - | - | 4 | 7 | pF |
| $\mathrm{t}_{\text {at }}{ }^{(2)}$ | Injection trigger conversion latency | $\mathrm{f}_{\text {ADC }}=30 \mathrm{MHz}$ | - | - | 0.100 | $\mu \mathrm{s}$ |
|  |  | - | - | - | $3^{(5)}$ | $1 / \mathrm{f}_{\text {ADC }}$ |
| $\mathrm{t}_{\text {latr }}{ }^{(2)}$ | Regular trigger conversion latency | $\mathrm{f}_{\text {ADC }}=30 \mathrm{MHz}$ | - | - | 0.067 | $\mu \mathrm{s}$ |
|  |  |  | - | - | $2^{(5)}$ | 1/f ${ }_{\text {ADC }}$ |
| $\mathrm{ts}^{(2)}$ | Sampling time | $\mathrm{f}_{\text {ADC }}=30 \mathrm{MHz}$ | 0.100 | - | 16 | $\mu \mathrm{s}$ |
|  |  | - | 3 | - | 480 | 1/f ${ }_{\text {ADC }}$ |
| $\mathrm{t}_{\text {STAB }}{ }^{(2)}$ | Power-up time | - | - | 2 | 3 | $\mu \mathrm{s}$ |

Table 76. ADC characteristics (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CONV}}{ }^{(2)}$ | Total conversion time (including sampling time) | $\begin{aligned} & \mathrm{f}_{\mathrm{ADC}}=30 \mathrm{MHz} \\ & \text { 12-bit resolution } \end{aligned}$ | 0.50 | - | 16.40 | $\mu \mathrm{s}$ |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{ADC}}=30 \mathrm{MHz} \\ & \text { 10-bit resolution } \end{aligned}$ | 0.43 | - | 16.34 |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{ADC}}=30 \mathrm{MHz} \\ & \text { 8-bit resolution } \end{aligned}$ | 0.37 | - | 16.27 |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{ADC}}=30 \mathrm{MHz} \\ & 6 \text {-bit resolution } \end{aligned}$ | 0.30 | - | 16.20 |  |
|  |  | 9 to 492( $\mathrm{t}_{\mathrm{S}}$ for sampling +n -bit resolution for successive approximation) |  |  |  | $1 / f_{\text {ADC }}$ |
| $\mathrm{f}_{S}{ }^{(2)}$ | Sampling rate <br> ( $\mathrm{f}_{\mathrm{ADC}}=30 \mathrm{MHz}$, and <br> $t_{s}=3$ ADC cycles) | 12-bit resolution Single ADC | - | - | 2 | Msps |
|  |  | 12-bit resolution Interleave Dual ADC mode | - | - | 3.75 |  |
|  |  | 12-bit resolution Interleave Triple ADC mode | - | - | 6 |  |
| $\mathrm{IVREF}+^{(2)}$ | ADC $V_{\text {REF }}$ DC current consumption in conversion mode | - | - | 300 | 500 | $\mu \mathrm{A}$ |
| $\mathrm{IVDDA}^{(2)}$ | ADC V ${ }_{\text {DDA }}$ DC current consumption in conversion mode | - | - | 1.6 | 1.8 | mA |

1. $V_{\text {DDA }}$ minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 2.19.2).
2. Based on test during characterization.
3. $V_{\text {REF+ }}$ is internally connected to $V_{\text {DDA }}$ and $V_{\text {REF- }}$ is internally connected to $V_{S S A}$.
4. $\quad R_{A D C}$ maximum value is given for $V_{D D}=1.7 \mathrm{~V}$, and minimum value for $V_{D D}=3.3 \mathrm{~V}$.
5. For external triggers, a delay of $1 / \mathrm{f}_{\text {PCLK2 }}$ must be added to the latency specified in Table 76 .

## Equation 1: $\mathbf{R}_{\text {AIN }}$ max formula

$$
\mathrm{R}_{\mathrm{AIN}}=\frac{(\mathrm{k}-0.5)}{\mathrm{f}_{\mathrm{ADC}} \times \mathrm{C}_{A D C} \times \ln \left(2^{N+2}\right)}-\mathrm{R}_{\mathrm{ADC}}
$$

The above formula (Equation 1) is used to determine the maximum external impedance allowed for an error below $1 / 4$ of LSB. $\mathrm{N}=12$ (from 12-bit resolution) and k is the number of sampling periods defined in the ADC_SMPR1 register.

Table 77. ADC static accuracy at $\mathrm{f}_{\mathrm{ADC}}=18 \mathrm{MHz}^{(1)}$

| Symbol | Parameter | Test conditions | Typ | Max ${ }^{(2)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ET | Total unadjusted error | $\begin{gathered} \mathrm{f}_{\mathrm{ADC}}=18 \mathrm{MHz} \\ \mathrm{~V}_{\mathrm{DDA}}=1.7 \text { to } 3.6 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{REF}}=1.7 \text { to } 3.6 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{REF}}<1.2 \mathrm{~V} \end{gathered}$ | $\pm 3$ | $\pm 4$ | LSB |
| EO | Offset error |  | $\pm 2$ | $\pm 3$ |  |
| EG | Gain error |  | $\pm 1$ | $\pm 3$ |  |
| ED | Differential linearity error |  | $\pm 1$ | $\pm 2$ |  |
| EL | Integral linearity error |  | $\pm 2$ | $\pm 3$ |  |

1. Better performance could be achieved in restricted $V_{D D}$, frequency and temperature ranges.
2. Based on test during characterization.

Table 78. ADC static accuracy at $\mathrm{f}_{\mathrm{ADC}}=\mathbf{3 0} \mathrm{MHz}^{(1)}$

| Symbol | Parameter | Test conditions | Typ | Max ${ }^{(2)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ET | Total unadjusted error | $\begin{aligned} & \mathrm{f}_{\mathrm{ADC}}=30 \mathrm{MHz}, \\ & \mathrm{R}_{\mathrm{AIN}}<10 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{DDA}}=2.4 \text { to } 3.6 \mathrm{~V}, \\ & \mathrm{~V}_{\text {REF }}=1.7 \text { to } 3.6 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{REF}}<1.2 \mathrm{~V} \end{aligned}$ | $\pm 2$ | $\pm 5$ | LSB |
| EO | Offset error |  | $\pm 1.5$ | $\pm 2.5$ |  |
| EG | Gain error |  | $\pm 1.5$ | $\pm 3$ |  |
| ED | Differential linearity error |  | $\pm 1$ | $\pm 2$ |  |
| EL | Integral linearity error |  | $\pm 1.5$ | $\pm 3$ |  |

1. Better performance could be achieved in restricted $V_{D D}$, frequency and temperature ranges.
2. Based on test during characterization.

Table 79. ADC static accuracy at $\mathrm{f}_{\mathrm{ADC}}=36 \mathrm{MHz}^{(1)}$

| Symbol | Parameter | Test conditions | Typ | Max ${ }^{(2)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ET | Total unadjusted error | $\begin{gathered} \mathrm{f}_{\mathrm{ADC}}=36 \mathrm{MHz}, \\ \mathrm{~V}_{\mathrm{DDA}}=2.4 \text { to } 3.6 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{REF}}=1.7 \text { to } 3.6 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{REF}}<1.2 \mathrm{~V} \end{gathered}$ | $\pm 4$ | $\pm 7$ | LSB |
| EO | Offset error |  | $\pm 2$ | $\pm 3$ |  |
| EG | Gain error |  | $\pm 3$ | $\pm 6$ |  |
| ED | Differential linearity error |  | $\pm 2$ | $\pm 3$ |  |
| EL | Integral linearity error |  | $\pm 3$ | $\pm 6$ |  |

1. Better performance could be achieved in restricted $V_{D D}$, frequency and temperature ranges.
2. Based on test during characterization.

Table 80. ADC dynamic accuracy at $\mathrm{f}_{\mathrm{ADC}}=18 \mathrm{MHz}$ - limited test conditions ${ }^{(1)}$

| Symbol | Parameter | Test conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENOB | Effective number of bits | $\begin{gathered} \mathrm{f}_{\mathrm{ADC}}=18 \mathrm{MHz} \\ \mathrm{~V}_{\mathrm{DDA}}=\mathrm{V}_{\text {REF+ }}=1.7 \mathrm{~V} \\ \text { Input Frequency }=20 \mathrm{KHz} \\ \text { Temperature }=25^{\circ} \mathrm{C} \end{gathered}$ | 10.3 | 10.4 | - | bits |
| SINAD | Signal-to-noise and distortion ratio |  | 64 | 64.2 | - | dB |
| SNR | Signal-to-noise ratio |  | 64 | 65 | - |  |
| THD | Total harmonic distortion |  | -67 | -72 | - |  |

1. Guaranteed based on test during characterization.

Table 81. ADC dynamic accuracy at $\mathrm{f}_{\text {ADC }}=36 \mathrm{MHz}$ - limited test conditions ${ }^{(1)}$

| Symbol | Parameter | Test conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENOB | Effective number of bits | $\begin{gathered} \mathrm{f}_{\mathrm{ADC}}=36 \mathrm{MHz} \\ \mathrm{~V}_{\mathrm{DDA}}=\mathrm{V}_{\text {REF+ }}=3.3 \mathrm{~V} \\ \text { Input Frequency }=20 \mathrm{KHz} \\ \text { Temperature }=25^{\circ} \mathrm{C} \end{gathered}$ | 10.6 | 10.8 | - | bits |
| SINAD | Signal-to noise and distortion ratio |  | 66 | 67 | - | dB |
| SNR | Signal-to noise ratio |  | 64 | 68 | - |  |
| THD | Total harmonic distortion |  | -70 | -72 |  |  |

1. Guaranteed based on test during characterization.

Note: $\quad$ ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.
Any positive injection current within the limits specified for $\mathrm{I}_{\mathrm{INJ}(\mathrm{PIN})}$ and $\Sigma \mathrm{l}_{\mathrm{INJ}(\mathrm{PIN})}$ in Section 5.3.20 does not affect the ADC accuracy.

Figure 54. ADC accuracy characteristics


1. See also Table 78.
2. Example of an actual transfer curve.
3. Ideal transfer curve.
4. End point correlation line.
5. $\mathrm{E}_{\mathrm{T}}=$ Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. $E O=$ Offset Error: deviation between the first actual transition and the first ideal one. EG = Gain Error: deviation between the last ideal transition and the last actual one. ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one. EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.

Figure 55. Typical connection diagram using the ADC


1. Refer to Table 76 for the values of $R_{A I N}, R_{A D C}$ and $C_{A D C}$.
2. $\mathrm{C}_{\text {parasitic }}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 5 pF ). A high $\mathrm{C}_{\text {parasitic }}$ value downgrades conversion accuracy. To remedy this, $\mathrm{f}_{\mathrm{ADC}}$ should be reduced.

## General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 56 or Figure 57, depending on whether $\mathrm{V}_{\text {REF }}$ is connected to $\mathrm{V}_{\text {DDA }}$ or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

Figure 56. Power supply and reference decoupling ( $\mathrm{V}_{\mathrm{REF}+}$ not connected to $\mathrm{V}_{\mathrm{DDA}}$ )


MS38278V1

1. $\mathrm{V}_{\text {REF+ }}$ and $\mathrm{V}_{\text {REF- }}$ inputs are both available on UFBGA176 and TFBGA216. $\mathrm{V}_{\text {REF+ }}$ is also available on LQFP100, LQFP144, LQFP176 and LQFP208. When $\mathrm{V}_{\text {REF+ }}$ and $\mathrm{V}_{\text {REF- }}$ are not available, they are internally connected to $\mathrm{V}_{\text {DDA }}$ and $\mathrm{V}_{\text {SSA }}$.

Figure 57. Power supply and reference decoupling ( $\mathrm{V}_{\mathrm{REF}+}$ connected to $\mathrm{V}_{\mathrm{DDA}}$ )


1. $V_{\text {REF }}$ and $V_{\text {REF- }}$ inputs are both available on UFBGA176 and TFBGA216. $\mathrm{V}_{\text {REF+ }}$ is also available on LQFP100, LQFP144, LQFP176 and LQFP208. When $\mathrm{V}_{\text {REF+ }}$ and $\mathrm{V}_{\text {REF- }}$ are not available, they are internally connected to $\mathrm{V}_{\text {DDA }}$ and $\mathrm{V}_{\text {SSA }}$.

### 5.3.25 Temperature sensor characteristics

Table 82. Temperature sensor characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{L}}{ }^{(1)}$ | $\mathrm{V}_{\text {SENSE }}$ linearity with temperature | - | $\pm 1$ | $\pm 2$ | ${ }^{\circ} \mathrm{C}$ |
| Avg_Slope $^{(1)}$ | Average slope | - | 2.5 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{25}{ }^{(1)}$ | Voltage at $25^{\circ} \mathrm{C}$ | - | 0.76 | - | V |
| $\mathrm{t}_{\text {START }}{ }^{(2)}$ | Startup time | - | 6 | 10 |  |
| $\mathrm{~T}_{\text {S_temp }}{ }^{(2)}$ | ADC sampling time when reading the temperature $\left(1^{\circ} \mathrm{C}\right.$ accuracy $)$ | 10 | - | - |  |

1. Based on test during characterization.
2. Guaranteed by design.

Table 83. Temperature sensor calibration values

| Symbol | Parameter | Memory address |
| :---: | :---: | :---: |
| TS_CAL1 | TS ADC raw data acquired at temperature of $30^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DDA}}=3.3 \mathrm{~V}$ | $0 \times 1$ FFF 7A2C - 0x1FFF 7A2D |
| TS_CAL2 | TS ADC raw data acquired at temperature of $110^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DDA}}=3.3 \mathrm{~V}$ | $0 \times 1 \mathrm{FFF}$ 7A2E - 0x1FFF 7A2F |

### 5.3.26 $\quad \mathrm{V}_{\text {BAT }}$ monitoring characteristics

Table 84. $\mathrm{V}_{\mathrm{BAT}}$ monitoring characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $R$ | Resistor bridge for $\mathrm{V}_{\mathrm{BAT}}$ | - | 50 | - | $\mathrm{K} \Omega$ |
| Q | Ratio on $\mathrm{V}_{\mathrm{BAT}}$ measurement | - | 4 | - |  |
| $\operatorname{Er}^{(1)}$ | Error on Q | -1 | - | +1 | $\%$ |
| $\mathrm{~T}_{\text {S_vat }^{(2)(2)}}$ | ADC sampling time when reading the $\mathrm{V}_{\text {BAT }}$ <br> 1 mV accuracy | 5 | - | - | $\mu \mathrm{s}$ |

1. Guaranteed by design.
2. Shortest sampling time can be determined in the application by multiple iterations.

### 5.3.27 Reference voltage

The parameters given in Table 85 are derived from tests performed under ambient temperature and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 17.

Table 85. internal reference voltage

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {REFINT }}$ | Internal reference voltage | $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+105^{\circ} \mathrm{C}$ | 1.18 | 1.21 | 1.24 | V |
| $\mathrm{~T}_{\text {S_vrefint }}{ }^{(1)}$ | ADC sampling time when reading the <br> internal reference voltage |  | 10 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\text {RERINT_s }}{ }^{(2)}$ | Internal reference voltage spread over the <br> temperature range | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \mathrm{mV}$ | - | 3 | 5 | mV |

Table 85. internal reference voltage (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {Coeff }}{ }^{(2)}$ | Temperature coefficient |  | - | 30 | 50 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\text {START }}{ }^{(2)}$ | Startup time |  | - | 6 | 10 | $\mu \mathrm{~s}$ |

1. Shortest sampling time can be determined in the application by multiple iterations.
2. Guaranteed by design

Table 86. Internal reference voltage calibration values

| Symbol | Parameter | Memory address |
| :---: | :---: | :---: |
| V REFIN_CAL | Raw data acquired at temperature of $30^{\circ} \mathrm{C}_{\text {VDDA }}=3.3 \mathrm{~V}$ | $0 \times 1$ FFF 7A2A - 0x1FFF 7A2B |

### 5.3.28 DAC electrical characteristics

Table 87. DAC characteristics

| Symbol | Parameter | Min | Typ | Max | Unit | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DDA }}$ | Analog supply voltage | $1.7{ }^{(1)}$ | - | 3.6 | V | - |
| $\mathrm{V}_{\text {REF+ }}$ | Reference supply voltage | $1.7{ }^{(1)}$ | - | 3.6 | V | $\mathrm{V}_{\text {REF }+} \leq \mathrm{V}_{\text {DDA }}$ |
| $\mathrm{V}_{\text {SSA }}$ | Ground | 0 | - | 0 | V | - |
| $\mathrm{R}_{\text {LOAD }}{ }^{(2)}$ | Resistive load with buffer ON | 5 | - | - | $\mathrm{k} \Omega$ | - |
| $\mathrm{R}_{0}{ }^{(2)}$ | Impedance output with buffer OFF | - | - | 15 | k $\Omega$ | When the buffer is OFF, the Minimum resistive load between DAC_OUT and $\mathrm{V}_{\mathrm{SS}}$ to have a $1 \%$ accuracy is $1.5 \mathrm{M} \Omega$ |
| $\mathrm{C}_{\text {LOAD }}{ }^{(2)}$ | Capacitive load | - | - | 50 | pF | Maximum capacitive load at DAC_OUT pin (when the buffer is ON). |
| $\underset{\min ^{(2)}}{\text { DAC_OUT }}$ | Lower DAC_OUT voltage with buffer ON | 0.2 | - | - | V | It gives the maximum output excursion of the DAC. <br> It corresponds to 12-bit input code ( $0 \times 0 \mathrm{EO}$ ) to $(0 \times F 1 \mathrm{C})$ at $\mathrm{V}_{\text {REF }+}=3.6 \mathrm{~V}$ and $(0 \times 1 \mathrm{C} 7)$ to $(0 x E 38)$ at $\mathrm{V}_{\mathrm{REF}+}=1.7 \mathrm{~V}$ |
| $\underset{\max ^{(2)}}{\text { DAC_OUT }}$ | Higher DAC_OUT voltage with buffer ON | - | - | $\begin{array}{\|c} \mathrm{V}_{\mathrm{DDA}}- \\ 0.2 \end{array}$ | V |  |
| $\underset{\min ^{(2)}}{\text { DAC_OUT }}$ | Lower DAC_OUT voltage with buffer OFF | - | 0.5 | - | mV | It gives the maximum output excursion of the DAC. |
| $\underset{\max ^{(2)}}{ }$ | Higher DAC_OUT voltage with buffer OFF | - | - | $\begin{gathered} \mathrm{V}_{\text {REF+ }}- \\ \text { 1LSB } \end{gathered}$ | V |  |
| $\mathrm{IVREF+}^{(4)}$ | DAC DC $V_{\text {REF }}$ current consumption in quiescent mode (Standby mode) | - | 170 | 240 | $\mu \mathrm{A}$ | With no load, worst code $(0 \times 800)$ at $\mathrm{V}_{\text {REF+ }}=3.6 \mathrm{~V}$ in terms of DC consumption on the inputs |
|  |  | - | 50 | 75 |  | With no load, worst code (0xF1C) at $\mathrm{V}_{\text {REF+ }}=3.6 \mathrm{~V}$ in terms of DC consumption on the inputs |

Table 87. DAC characteristics (continued)

| Symbol | Parameter | Min | Typ | Max | Unit | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {DDA }}{ }^{(4)}$ | DAC DC VDDA current consumption in quiescent mode ${ }^{(3)}$ | - | 280 | 380 | $\mu \mathrm{A}$ | With no load, middle code ( $0 \times 800$ ) on the inputs |
|  |  | - | 475 | 625 | $\mu \mathrm{A}$ | With no load, worst code (0xF1C) at $\mathrm{V}_{\text {REF+ }}=3.6 \mathrm{~V}$ in terms of DC consumption on the inputs |
| DNL ${ }^{(4)}$ | Differential non linearity Difference between two consecutive code-1LSB) | - | - | $\pm 0.5$ | LSB | Given for the DAC in 10-bit configuration. |
|  |  | - | - | $\pm 2$ | LSB | Given for the DAC in 12-bit configuration. |
| $\mathrm{INL}^{(4)}$ | Integral non linearity (difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023) | - | - | $\pm 1$ | LSB | Given for the DAC in 10-bit configuration. |
|  |  | - | - | $\pm 4$ | LSB | Given for the DAC in 12-bit configuration. |
| Offset ${ }^{(4)}$ | Offset error <br> (difference between measured value at Code $(0 \times 800)$ and the ideal value $=$ $\mathrm{V}_{\mathrm{REF}+} / 2$ ) | - | - | $\pm 10$ | mV | Given for the DAC in 12-bit configuration |
|  |  | - | - | $\pm 3$ | LSB | Given for the DAC in 10-bit at $\mathrm{V}_{\text {REF+ }}=$ 3.6 V |
|  |  | - | - | $\pm 12$ | LSB | Given for the DAC in 12-bit at $\mathrm{V}_{\text {REF+ }}=$ 3.6 V |
| $\begin{aligned} & \text { Gain } \\ & \text { error }^{(4)} \end{aligned}$ | Gain error | - | - | $\pm 0.5$ | \% | Given for the DAC in 12-bit configuration |
| $\mathrm{t}_{\text {SETTLING }}{ }^{(4)}$ | Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value $\pm 4$ LSB | - | 3 | 6 | $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{LOAD}} \leq 50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{LOAD}} \geq 5 \mathrm{k} \Omega \end{aligned}$ |
| THD ${ }^{(4)}$ | Total Harmonic Distortion Buffer ON | - | - | - | dB | $\begin{aligned} & \mathrm{C}_{\mathrm{LOAD}} \leq 50 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{LOAD}} \geq 5 \mathrm{k} \Omega \end{aligned}$ |
| Update rate ${ }^{(2)}$ | Max frequency for a correct DAC_OUT change when small variation in the input code (from code ito i+1LSB) | - | - | 1 | MS/s | $\begin{aligned} & \mathrm{C}_{\text {LOAD }} \leq 50 \mathrm{pF}, \\ & \mathrm{R}_{\text {LOAD }} \geq 5 \mathrm{k} \Omega \end{aligned}$ |
| $t_{\text {WAKEUP }}{ }^{(4)}$ | Wakeup time from off state (Setting the ENx bit in the DAC Control register) | - | 6.5 | 10 | $\mu \mathrm{s}$ | $\mathrm{C}_{\text {LOAD }} \leq 50 \mathrm{pF}, \mathrm{R}_{\text {LOAD }} \geq 5 \mathrm{k} \Omega$ input code between lowest and highest possible ones. |
| PSRR+ ${ }^{(2)}$ | Power supply rejection ratio (to $V_{\text {DDA }}$ ) (static DC measurement) | - | -67 | -40 | dB | No R $\mathrm{L}_{\text {LOAD }}, \mathrm{C}_{\text {LOAD }}=50 \mathrm{pF}$ |

1. $V_{D D A}$ minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 2.19.2).
2. Guaranteed by design.
3. The quiescent mode corresponds to a state where the DAC maintains a stable output level to ensure that no dynamic consumption occurs.
4. Guaranteed based on test during characterization.

Figure 58. 12-bit buffered/non-buffered DAC


1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

### 5.3.29 FMC characteristics

Unless otherwise specified, the parameters given in Tables 88 through 101 for the FMC interface are derived from tests performed under the ambient temperature, $\mathrm{f}_{\text {HCLK }}$ frequency and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table 17, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Measurement points are done at CMOS levels: $0.5 \mathrm{~V}_{\mathrm{DD}}$

Refer to Section 5.3.20 for more details on the input/output characteristics.

## Asynchronous waveforms and timings

Figures 59 through 62 represent asynchronous waveforms, and Tables 88 through 95 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- AddressSetupTime $=0 \times 1$
- AddressHoldTime $=0 \times 1$
- DataSetupTime $=0 \times 1$ (except for asynchronous NWAIT mode , DataSetupTime $=0 \times 5$ )
- BusTurnAroundDuration $=0 \times 0$
- Capacitive load $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$

Figure 59. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms


1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.

Table 88. Asynchronous non-multiplexed SRAM/PSRAM/NOR - read timings ${ }^{(1)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}(\mathrm{NE})}$ | FMC_NE low time | $2 \mathrm{~T}_{\text {HCLK }}-0.5$ | $2 \mathrm{~T}_{\text {HCLK }}+0.5$ |  |
| $\mathrm{t}_{\mathrm{v} \text { (NOE_NE) }}$ | FMC_NEx low to FMC_NOE low | 0 | 1 |  |
| $\mathrm{t}_{\mathrm{w} \text { (NOE) }}$ | FMC_NOE low time | $2 \mathrm{~T}_{\text {HCLK }}$ | $2 \mathrm{~T}_{\text {HCLK }}+0.5$ |  |
| $\mathrm{t}_{\mathrm{h} \text { (NE_NOE) }}$ | FMC_NOE high to FMC_NE high hold time | 0 | - |  |
| $\mathrm{t}_{\mathrm{v} \text { (A_NE) }}$ | FMC_NEx low to FMC_A valid | - | 2 |  |
| $\mathrm{t}_{\mathrm{h} \text { (A_NOE) }}$ | Address hold time after FMC_NOE high | 0 | - |  |
| $\mathrm{t}_{\mathrm{v} \text { (BL_NE) }}$ | FMC_NEx low to FMC_BL valid | - | 2 |  |
| $\mathrm{t}_{\mathrm{h} \text { (BL_NOE) }}$ | FMC_BL hold time after FMC_NOE high | 0 | - |  |
| $\mathrm{t}_{\text {su(Data_NE) }}$ | Data to FMC_NEx high setup time | $\mathrm{T}_{\text {HCLK }}+2.5$ | - |  |
| $\mathrm{t}_{\text {su(Data_NOE) }}$ | Data to FMC_NOEx high setup time | $\mathrm{T}_{\text {HCLK }}+2$ | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (Data_NOE) }}$ | Data hold time after FMC_NOE high | 0 | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (Data_NE) }}$ | Data hold time after FMC_NEx high | 0 | - |  |
| $\mathrm{t}_{\mathrm{v} \text { (NADV_NE) }}$ | FMC_NEx low to FMC_NADV low | - | 0 |  |
| $\mathrm{t}_{\mathrm{w} \text { (NADV) }}$ | FMC_NADV low time | - | $\mathrm{T}_{\text {HCLK }}+1$ |  |

1. Based on test during characterization.

Table 89. Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings ${ }^{(1)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (NE) }}$ | FMC_NE low time | $7 \mathrm{~T}_{\mathrm{HCLK}}+0.5$ | $7 \mathrm{~T}_{\text {HCLK }}+1$ |  |
| $\mathrm{t}_{\mathrm{w} \text { (NOE) }}$ | FMC_NWE low time | $5 \mathrm{~T}_{\text {HCLK }}-1.5$ | $5 \mathrm{~T}_{\text {HCLK }}+2$ | ns |
| $\mathrm{t}_{\text {su(NWAIT_NE) }}$ | FMC_NWAIT valid before FMC_NEx high | $5 \mathrm{~T}_{\text {HCLK }}+1.5$ | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (NE_NWAIT) }}$ | FMC_NEx hold time after FMC_NWAIT <br> invalid | $4 \mathrm{~T}_{\text {HCLK }}+1$ | - |  |

1. Based on test during characterization.

Figure 60. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms


1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.

Table 90. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings ${ }^{(1)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $t_{w(N E)}$ | FMC_NE low time | $3 \mathrm{~T}_{\text {HCLK }}$ | $3 \mathrm{~T}_{\text {HCLK }}+1$ | ns |
| $\mathrm{t}_{\mathrm{v} \text { (NWE_NE) }}$ | FMC_NEx low to FMC_NWE low | $\mathrm{T}_{\text {HCLK }}-0.5$ | $\mathrm{T}_{\mathrm{HCLK}}+0.5$ |  |
| $\mathrm{t}_{\mathrm{w} \text { (NWE) }}$ | FMC_NWE low time | $\mathrm{T}_{\text {HCLK }}$ | $\mathrm{T}_{\text {HCLK }}+0.5$ |  |
| $t_{\text {h(NE_NWE) }}$ | FMC_NWE high to FMC_NE high hold time | $\mathrm{T}_{\text {HCLK }}+1.5$ | - |  |
| $\mathrm{t}_{\text {v(A_NE) }}$ | FMC_NEx low to FMC_A valid | - | 0 |  |
| $t_{\text {h(A_NWE) }}$ | Address hold time after FMC_NWE high | $\mathrm{T}_{\text {HCLK }}+0.5$ | - |  |
| $\mathrm{t}_{\mathrm{v} \text { (BL_NE) }}$ | FMC_NEx low to FMC_BL valid | - | 1.5 |  |
| $\mathrm{t}_{\text {h(BL_NWE) }}$ | FMC_BL hold time after FMC_NWE high | $\mathrm{T}_{\text {HCLK }}+0.5$ | - |  |
| $\mathrm{t}_{\mathrm{v} \text { (Data_NE) }}$ | Data to FMC_NEx low to Data valid | - | $\mathrm{T}_{\text {HCLK }}{ }^{+}$ |  |
| $\mathrm{t}_{\mathrm{h} \text { (Data_NWE) }}$ | Data hold time after FMC_NWE high | $\mathrm{T}_{\text {HCLK }}+0.5$ | - |  |
| $\mathrm{t}_{\mathrm{v} \text { (NADV_NE) }}$ | FMC_NEx low to FMC_NADV low | - | 0.5 |  |
| $\mathrm{t}_{\mathrm{w} \text { (NADV) }}$ | FMC_NADV low time | - | $\mathrm{T}_{\text {HCLK }}+0.5$ |  |

1. Based on test during characterization.

Table 91. Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings ${ }^{(1)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (NE) }}$ | FMC_NE low time | $8 \mathrm{~T}_{\text {HCLK }}+1$ | $8 \mathrm{~T}_{\text {HCLK }}+2$ |  |
| $\mathrm{t}_{\mathrm{w} \text { (NWE) }}$ | FMC_NWE low time | $6 \mathrm{~T}_{\text {HCLK }}-1$ | $6 \mathrm{~T}_{\text {HCLK }}+2$ | n |
| $\mathrm{t}_{\text {su(NWAIT_NE) }}$ | FMC_NWAIT valid before FMC_NEx high | $6 \mathrm{~T}_{\text {HCLK }}+1.5$ | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (NE_NWAIT) }}$ | FMC_NEx hold time after FMC_NWAIT invalid | $4 \mathrm{~T}_{\text {HCLK }}+1$ | - |  |

1. Based on test during characterization.

Figure 61. Asynchronous multiplexed PSRAM/NOR read waveforms


Table 92. Asynchronous multiplexed PSRAM/NOR read timings ${ }^{(1)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}(\mathrm{NE})}$ | FMC_NE low time | $3 \mathrm{~T}_{\text {HCLK }}-1$ | $3 \mathrm{~T}_{\text {HCLK }}+0.5$ | ns |
| $\mathrm{t}_{\text {( }}$ (NOE_NE) | FMC_NEx low to FMC_NOE low | $2 \mathrm{~T}_{\text {HCLK }}-0.5$ | $2 \mathrm{~T}_{\text {HCLK }}$ |  |
| $\mathrm{t}_{\text {tw( }}$ (NOE) | FMC_NOE low time | $\mathrm{T}_{\text {HCLK }}-1$ | $\mathrm{T}_{\text {HCLK }}+1$ |  |
| $\mathrm{t}_{\text {( }}$ (NE_NOE) | FMC_NOE high to FMC_NE high hold time | 1 | - |  |
| $\mathrm{t}_{\mathrm{v} \text { (A_NE) }}$ | FMC_NEx low to FMC_A valid | - | 2 |  |
| $\mathrm{t}_{\mathrm{v} \text { (NADV_NE) }}$ | FMC_NEx low to FMC_NADV low | 0 | 2 |  |
| $\mathrm{t}_{\mathrm{w} \text { (NADV) }}$ | FMC_NADV low time | $\mathrm{T}_{\text {HCLK }}-0.5$ | $\mathrm{T}_{\text {HCLK }}+0.5$ |  |
| $t_{\text {h(AD_NADV) }}$ | FMC_AD(address) valid hold time after FMC_NADV high) | 0 | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (A_NOE) }}$ | Address hold time after FMC_NOE high | $\mathrm{T}_{\text {HCLK }}-0.5$ | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (BL_NOE) }}$ | FMC_BL time after FMC_NOE high | 0 | - |  |
| $\mathrm{t}_{\mathrm{v} \text { (BL_NE) }}$ | FMC_NEx low to FMC_BL valid | - | 2 |  |
| $\mathrm{t}_{\text {su(Data_NE) }}$ | Data to FMC_NEx high setup time | $\mathrm{T}_{\text {HCLK }}+1.5$ | - |  |
| $\mathrm{t}_{\text {su(Data_NOE) }}$ | Data to FMC_NOE high setup time | $\mathrm{T}_{\text {HCLK }}{ }^{+1}$ | - |  |
| $t_{\text {h(Data_NE) }}$ | Data hold time after FMC_NEx high | 0 | - |  |
| $t_{\text {h(Data_NOE) }}$ | Data hold time after FMC_NOE high | 0 | - |  |

1. Based on test during characterization.

Table 93. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings ${ }^{(1)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (NE) }}$ | FMC_NE low time | $8 \mathrm{~T}_{\text {HCLK }}+0.5$ | $8 \mathrm{THCLK}^{+2}$ | ns |
| $\mathrm{t}_{\mathrm{w} \text { (NOE) }}$ | FMC_NWE low time | $5 \mathrm{~T}_{\text {HCLK }}-1$ | $5 \mathrm{~T}_{\text {HCLK }}+1.5$ |  |
| $\mathrm{t}_{\text {su( }}$ (NWAIT_NE) | FMC_NWAIT valid before FMC_NEx high | $5 \mathrm{~T}_{\text {HCLK }}+1.5$ |  |  |
| $t_{\text {h(NE_NWAIT }}$ | FMC_NEx hold time after FMC_NWAIT invalid | $4 \mathrm{~T}_{\text {HCLK }}+1$ | - |  |

1. Based on test during characterization.

Figure 62. Asynchronous multiplexed PSRAM/NOR write waveforms


Table 94. Asynchronous multiplexed PSRAM/NOR write timings ${ }^{(1)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (NE) }}$ | FMC_NE low time | $4 \mathrm{~T}_{\text {HCLK }}$ | $4 \mathrm{~T}_{\text {HCLK }}+0.5$ | ns |
| $\mathrm{t}_{\mathrm{v} \text { (NWE_NE) }}$ | FMC_NEx low to FMC_NWE low | $\mathrm{T}_{\text {HCLK }}-1$ | $\mathrm{T}_{\text {HCLK }}+0.5$ |  |
| $\mathrm{t}_{\mathrm{w} \text { (NWE) }}$ | FMC_NWE low time | $2 \mathrm{~T}_{\text {HCLK }}$ | $2 \mathrm{~T}_{\text {HCLK }}+0.5$ |  |
| $t_{\text {h(NE_NWE) }}$ | FMC_NWE high to FMC_NE high hold time | $\mathrm{T}_{\text {HCLK }}$ | - |  |
| $\mathrm{t}_{\mathrm{v} \text { (A_NE) }}$ | FMC_NEx low to FMC_A valid | - | 0 |  |
| $\mathrm{t}_{\mathrm{v} \text { (NADV_NE) }}$ | FMC_NEx low to FMC_NADV low | 0.5 | 1 |  |
| $\mathrm{t}_{\mathrm{w} \text { (NADV) }}$ | FMC_NADV low time | $\mathrm{T}_{\text {HCLK }}-0.5$ | $\mathrm{T}_{\text {HCLK }} 0.5$ |  |
| $\mathrm{t}_{\mathrm{h} \text { (AD_NADV) }}$ | FMC_AD (address) valid hold time after FMC_NADV high | THCLK ${ }^{-2}$ | - |  |
| $\mathrm{th}_{\text {(A_NWE) }}$ | Address hold time after FMC_NWE high | $\mathrm{T}_{\text {HCLK }}$ | - |  |
| $\mathrm{t}_{\text {( }}$ (BL_NWE) | FMC_BL hold time after FMC_NWE high | THCLK ${ }^{-2}$ | - |  |
| $\mathrm{t}_{\mathrm{v} \text { (BL_NE) }}$ | FMC_NEx low to FMC_BL valid | - | 2 |  |
| $\mathrm{t}_{\mathrm{v} \text { (Data_NADV) }}$ | FMC_NADV high to Data valid | - | $\mathrm{T}_{\text {HCLK }}+1.5$ |  |
| $t_{\text {h( }}$ (ata_NWE) | Data hold time after FMC_NWE high | $\mathrm{T}_{\text {HCLK }}+0.5$ | - |  |

1. Based on test during characterization.

Table 95. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings ${ }^{(1)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (NE) }}$ | FMC_NE low time | $9 \mathrm{~T}_{\text {HCLK }}$ | $9 \mathrm{~T}_{\text {HCLK }}+0.5$ |  |
| $\mathrm{t}_{\mathrm{w} \text { (NWE) }}$ | FMC_NWE low time | $7 \mathrm{~T}_{\text {HCLK }}$ | $7 \mathrm{~T}_{\text {HCLK }}+2$ | ns |
| $\mathrm{t}_{\text {su(NWAIT_NE) }}$ | FMC_NWAIT valid before FMC_NEx high | $6 \mathrm{~T}_{\text {HCLK }}+1.5$ | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (NE_NWAIT) }}$ | FMC_NEx hold time after FMC_NWAIT invalid | $4 \mathrm{~T}_{\text {HCLK }}-1$ | - |  |

1. Based on test during characterization.

## Synchronous waveforms and timings

Figures 63 through 66 represent synchronous waveforms and Table 96 through Table 99 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- BurstAccessMode = FMC_BurstAccessMode_Enable;
- MemoryType = FMC_MemoryType_CRAM;
- WriteBurst = FMC_WriteBurst_Enable;
- CLKDivision = 1;
- DataLatency = 1 for NOR Flash; DataLatency $=0$ for PSRAM
- $C_{L}=30 \mathrm{pF}$ on data and address lines. $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ on FMC_CLK unless otherwise specified.

In all timing tables, the $T_{\text {HCLK }}$ is the HCLK clock period:

- For $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$, maximum $\mathrm{FMC}_{2} \mathrm{CLK}=90 \mathrm{MHz}$ at $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (on FMC_CLK).
- For $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<1.9 \mathrm{~V}$, maximum FMC _CLK $=60 \mathrm{MHz}$ at $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ (on FMC_CLK).

Figure 63. Synchronous multiplexed NOR/PSRAM read timings


Table 96. Synchronous multiplexed NOR/PSRAM read timings ${ }^{(1)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (CLK) }}$ | FMC_CLK period | $2 \mathrm{~T}_{\text {HCLK }}-1$ | - | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CLKL}}$ (NExL) | FMC_CLK low to FMC_NEx low (x=0..2) | - | 0 |  |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CLKH}}$ NEXH) | FMC_CLK high to FMC_NEx high (x=0...2) | THCLK | - |  |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CLKL}}$-NADVL) | FMC_CLK low to FMC_NADV low | - | 0 |  |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-NADVH) }}$ | FMC_CLK low to FMC_NADV high | 0 | - |  |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CLKL}}$-AV) | FMC_CLK low to FMC_Ax valid ( $\mathrm{x}=16 \ldots 25$ ) | - | 0 |  |
| $\mathrm{t}_{\mathrm{d} \text { (CLKH-AIV) }}$ | FMC_CLK high to FMC_Ax invalid ( $\mathrm{x}=16 . . .25$ ) | 0 | - |  |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CLKL} \text {-NOEL) }}$ | FMC_CLK low to FMC_NOE low | - | $\mathrm{T}_{\text {HCLK }}+0.5$ |  |
| $\mathrm{t}_{\text {d(CLKH-NOEH) }}$ | FMC_CLK high to FMC_NOE high | $\mathrm{T}_{\text {HCLK }}-0.5$ | - |  |
| $\mathrm{t}_{\text {d(CLKL-ADV) }}$ | FMC_CLK low to FMC_AD[15:0] valid | - | 0.5 |  |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-ADIV) }}$ | FMC_CLK low to FMC_AD[15:0] invalid | 0 | - |  |
| $\mathrm{t}_{\text {su(ADV-CLKH) }}$ | FMC_A/D[15:0] valid data before FMC_CLK high | 5 | - |  |
| $\mathrm{th}_{\mathrm{h} \text { (CLKH-ADV) }}$ | FMC_A/D[15:0] valid data after FMC_CLK high | 0 | - |  |
| $\mathrm{t}_{\text {su( }}$ NWAIT-CLKH) | FMC_NWAIT valid before FMC_CLK high | 4 | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (CLKH-NWAIT) }}$ | FMC_NWAIT valid after FMC_CLK high | 0 | - |  |

1. Based on test during characterization.

Figure 64. Synchronous multiplexed PSRAM write timings


Table 97. Synchronous multiplexed PSRAM write timings ${ }^{(1)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (CLK) }}$ | FMC_CLK period, $\mathrm{V}_{\text {DD }}$ range $=2.7$ to 3.6 V | $2 \mathrm{~T}_{\text {HCLK }}-1$ | - | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CLKL}}$ (NExL) | FMC_CLK low to FMC_NEx low ( $\mathrm{x}=0 . . .2$ ) | - | 1.5 |  |
| $\mathrm{t}_{\mathrm{d}(\text { CLKH-NExH) }}$ | FMC_CLK high to FMC_NEx high ( $\mathrm{x}=0 . . .2$ ) | THCLK | - |  |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-NADVL) }}$ | FMC_CLK low to FMC_NADV low | - | 0 |  |
| $\mathrm{t}_{\text {d(CLKL-NADVH) }}$ | FMC_CLK low to FMC_NADV high | 0 | - |  |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-AV) }}$ | FMC_CLK low to FMC_Ax valid ( $\mathrm{x}=16 \ldots . .25$ ) | - | 0 |  |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CLKH}}$-AIV) | FMC_CLK high to FMC_Ax invalid ( $\mathrm{x}=16 . . .25$ ) | THCLK | - |  |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-NWEL) }}$ | FMC_CLK low to FMC_NWE low | - | 0 |  |
| t ${ }_{\text {(CLKH-NWEH) }}$ | FMC_CLK high to FMC_NWE high | $\mathrm{T}_{\text {HCLK }}-0.5$ | - |  |
| $\mathrm{t}_{\text {d(CLKL-ADV) }}$ | FMC_CLK low to FMC_AD[15:0] valid | - | 3 |  |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-ADIV) }}$ | FMC_CLK low to FMC_AD[15:0] invalid | 0 | - |  |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-DATA) }}$ | FMC_A/D[15:0] valid data after FMC_CLK low | - | 3 |  |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-NBLL) }}$ | FMC_CLK low to FMC_NBL low | 0 | - |  |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CLKH}-\mathrm{NBLH})}$ | FMC_CLK high to FMC_NBL high | $\mathrm{T}_{\text {HCLK }}-0.5$ | - |  |
| $\mathrm{t}_{\text {su(NWAIT-CLKH) }}$ | FMC_NWAIT valid before FMC_CLK high | 4 | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (CLKH-NWAIT) }}$ | FMC_NWAIT valid after FMC_CLK high | 0 | - |  |

1. Based on test during characterization.

Figure 65. Synchronous non-multiplexed NOR/PSRAM read timings


Table 98. Synchronous non-multiplexed NOR/PSRAM read timings ${ }^{(1)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (CLK) }}$ | FMC_CLK period | $2 \mathrm{~T}_{\text {HCLK }}-1$ | - | ns |
| ${ }^{\text {t }}$ (CLKL-NExL) | FMC_CLK low to FMC_NEx low (x=0...2) | - | 0.5 |  |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CLKH}-\mathrm{NExH})}$ | FMC_CLK high to FMC_NEx high (x=0...2) | $\mathrm{T}_{\text {HCLK }}$ | - |  |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-NADVL) }}$ | FMC_CLK low to FMC_NADV low | - | 0 |  |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-NADVH) }}$ | FMC_CLK low to FMC_NADV high | 0 | - |  |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CLKL}-\mathrm{AV})}$ | FMC_CLK low to FMC_Ax valid ( $\mathrm{x}=16 \ldots .25$ ) | - | 0 |  |
| $\mathrm{t}_{\mathrm{d} \text { (CLKH-AIV) }}$ | FMC_CLK high to FMC_Ax invalid (x=16...25) | $\mathrm{T}_{\text {HCLK }}-0.5$ | - |  |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CLKL}-\mathrm{NOEL})}$ | FMC_CLK low to FMC_NOE low | - | $\mathrm{T}_{\mathrm{HCLK}^{+2}}$ |  |
| $\mathrm{t}_{\mathrm{d} \text { (CLKH-NOEH) }}$ | FMC_CLK high to FMC_NOE high | $\mathrm{T}_{\text {HCLK }}-0.5$ | - |  |
| $\mathrm{t}_{\text {su( }}$ (DV-CLKH) | FMC_D[15:0] valid data before FMC_CLK high | 5 | - |  |
| $t_{h(C L K H-D V) ~}$ | FMC_D[15:0] valid data after FMC_CLK high | 0 | - |  |
| $\mathrm{t}_{\text {(NWAIT-CLKH) }}$ | FMC_NWAIT valid before FMC_CLK high | 4 | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (CLKH-NWAIT) }}$ | FMC_NWAIT valid after FMC_CLK high | 0 | - |  |

1. Based on test during characterization.

Figure 66. Synchronous non-multiplexed PSRAM write timings


Table 99. Synchronous non-multiplexed PSRAM write timings ${ }^{(1)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {( }}$ (LLK) | FMC_CLK period | $2 \mathrm{~T}_{\text {HCLK }}-1$ | - | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CLKL} \text {-NExL) }}$ | FMC_CLK low to FMC_NEx low ( $\mathrm{x}=0 . . .2$ ) | - | 0.5 |  |
| ${ }_{\text {t }}^{\text {(CLKH-NExH) }}$ | FMC_CLK high to FMC_NEx high ( $\mathrm{x}=0 . . .2$ ) | T HCLK | - |  |
| $\mathrm{t}_{\mathrm{d}(\text { CLKL-NADVL) }}$ | FMC_CLK low to FMC_NADV low | - | 0 |  |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-NADVH) }}$ | FMC_CLK low to FMC_NADV high | 0 | - |  |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-AV) }}$ | FMC_CLK low to FMC_Ax valid ( $\mathrm{x}=16 . . .25$ ) | - | 0 |  |
| $\mathrm{t}_{\mathrm{d} \text { (CLKH-AIV) }}$ | FMC_CLK high to FMC_Ax invalid ( $\mathrm{x}=16 \ldots 25$ ) | 0 | - |  |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-NWEL) }}$ | FMC_CLK low to FMC_NWE low | - | 0 |  |
| $\mathrm{t}_{\mathrm{d} \text { (CLKH-NWEH) }}$ | FMC_CLK high to FMC_NWE high | $\mathrm{T}_{\text {HCLK }}-0.5$ | - |  |
| $\mathrm{t}_{\text {d(CLKL-Data) }}$ | FMC_D[15:0] valid data after FMC_CLK low | - | 2.5 |  |
| $\mathrm{t}_{\mathrm{d} \text { (CLKL-NBLL) }}$ | FMC_CLK low to FMC_NBL low | 0 | - |  |
| $\mathrm{t}_{\mathrm{d}(\mathrm{CLKH}-\mathrm{NBLH})}$ | FMC_CLK high to FMC_NBL high | $\mathrm{T}_{\text {HCLK }}-0.5$ | - |  |
| $\mathrm{t}_{\text {su(NWAIT-CLKH) }}$ | FMC_NWAIT valid before FMC_CLK high | 4 | - |  |
| $\mathrm{t}_{\text {( }}$ CLKH-NWAIT) | FMC_NWAIT valid after FMC_CLK high | 0 | - |  |

1. Based on test during characterization.

## NAND controller waveforms and timings

Figures 67 through 70 represent synchronous waveforms, and Table 100 and Table 101 provide the corresponding timings. The results shown in this table are obtained with the following FMC configuration:

- COM.FMC_SetupTime $=0 \times 01$;
- COM.FMC_WaitSetupTime $=0 \times 03$;
- COM.FMC_HoldSetupTime $=0 \times 02$;
- COM.FMC_HiZSetupTime $=0 \times 01$;
- ATT.FMC_SetupTime $=0 \times 01$;
- ATT.FMC_WaitSetupTime $=0 \times 03$;
- ATT.FMC_HoldSetupTime $=0 \times 02$;
- ATT.FMC_HiZSetupTime $=0 \times 01$;
- Bank = FMC_Bank_NAND;
- MemoryDataWidth = FMC_MemoryDataWidth_16b;
- ECC = FMC_ECC_Enable;
- ECCPageSize = FMC_ECCPageSize_512Bytes;
- TCLRSetupTime $=0$;
- TARSetupTime = 0;
- Capacitive load $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$.

In all timing tables, the $\mathrm{T}_{\text {HCLK }}$ is the HCLK clock period.
Figure 67. NAND controller waveforms for read access


Figure 68. NAND controller waveforms for write access


Figure 69. NAND controller waveforms for common memory read access


Figure 70. NAND controller waveforms for common memory write access


Table 100. Switching characteristics for NAND Flash read cycles

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (NOE) }}$ | FMC_NOE low width | $4 \mathrm{~T}_{\text {HCLK }}-0.5$ | $4 \mathrm{~T}_{\text {HCLK }}+0.5$ | ns |
| $\mathrm{t}_{\text {su( }{ }^{\text {d-NOE }} \text { ) }}$ | FMC_D[15-0] valid data before FMC_NOE high | 9 | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (NOE-D) }}$ | FMC_D[15-0] valid data after FMC_NOE high | 0 | - |  |
| $\mathrm{t}_{\mathrm{d} \text { (ALE-NOE) }}$ | FMC_ALE valid before FMC_NOE low | - | $3 \mathrm{~T}_{\text {HCLK }}-0.5$ |  |
| $\mathrm{t}_{\mathrm{h} \text { (NOE-ALE) }}$ | FMC_NWE high to FMC_ALE invalid | $3 T_{\text {HCLK }}-2$ | - |  |

Table 101. Switching characteristics for NAND Flash write cycles

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (NWE) }}$ | FMC_NWE low width | $4 \mathrm{~T}_{\text {HCLK }}$ | $4 \mathrm{~T}_{\text {HCLK }}+1$ | ns |
| $\mathrm{t}_{\mathrm{v} \text { (NWE-D) }}$ | FMC_NWE low to FMC_D[15-0] valid | 0 | - |  |
| $\mathrm{t}_{\mathrm{h}}$ (NWE-D) | FMC_NWE high to FMC_D[15-0] invalid | $3 T_{\text {HCLK }}-1$ | - |  |
| $\mathrm{t}_{\mathrm{d}(\mathrm{D}-\mathrm{NWE})}$ | FMC_D[15-0] valid before FMC_NWE high | $5 \mathrm{~T}_{\text {HCLK }}-3$ | - |  |
| $\mathrm{t}_{\mathrm{d} \text { (ALE-NWE) }}$ | FMC_ALE valid before FMC_NWE low | - | $3 \mathrm{~T}_{\text {HCLK }}$-0.5 |  |
| $\mathrm{t}_{\text {( }}$ (NWE-ALE) | FMC_NWE high to FMC_ALE invalid | $3 \mathrm{~T}_{\text {HCLK }}-1$ | - |  |

## SDRAM waveforms and timings

- $C_{L}=30 \mathrm{pF}$ on data and address lines.
- $C_{L}=10 \mathrm{pF}$ on $\mathrm{FMC}_{2}$ SDCLK unless otherwise specified.

In all timing tables, the $\mathrm{T}_{\text {HCLK }}$ is the HCLK clock period.

- For $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$, maximum FMC_SDCLK $=90 \mathrm{MHz}$, at $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (on FMC_SDCLK).
- For $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<1.9 \mathrm{~V}$, maximum FMC_SDCLK $=75 \mathrm{MHz}$ when CAS Latency $=3$ and 60 MHz for CAS latency 1 or $2 . \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ (on FMC_SDCLK).

Figure 71. SDRAM read access waveforms ( $C L=1$ )


Table 102. SDRAM read timings ${ }^{(1)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (SDCLK) }}$ | FMC_SDCLK period | $2 \mathrm{~T}_{\text {HCLK }}-0.5$ | $2 \mathrm{~T}_{\text {HCLK }}+0.5$ | ns |
| $\mathrm{t}_{\text {su(SDCLKH _ Data) }}$ | Data input setup time | 2 | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (SDCLKH_Data) }}$ | Data input hold time | 0 | - |  |
| $\mathrm{t}_{\mathrm{d} \text { (SDCLKL_Add) }}$ | Address valid time | - | 1.5 |  |
| $\mathrm{t}_{\mathrm{d} \text { (SDCLKL- SDNE) }}$ | Chip select valid time | - | 0.5 |  |
| $\mathrm{t}_{\text {h(SDCLKL_SDNE) }}$ | Chip select hold time | 0 | - |  |
| $\mathrm{t}_{\mathrm{d} \text { (SDCLKL_SDNRAS) }}$ | SDNRAS valid time | - | 0.5 |  |
| $t_{\text {h(SDCLKL_SDNRAS) }}$ | SDNRAS hold time | 0 | - |  |
| $\mathrm{t}_{\mathrm{d} \text { (SDCLKL_SDNCAS) }}$ | SDNCAS valid time | - | 0.5 |  |
| $\mathrm{t}_{\text {h(SDCLKL_SDNCAS) }}$ | SDNCAS hold time | 0 | - |  |

1. Guaranteed based on test during characterization.

Table 103. LPSDR SDRAM read timings ${ }^{(1)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {W(SDCLK) }}$ | FMC_SDCLK period | $2 \mathrm{~T}_{\text {HCLK }}-0.5$ | $2 \mathrm{~T}_{\text {HCLK }}+0.5$ | ns |
| $\mathrm{t}_{\text {su(SDCLKH_Data) }}$ | Data input setup time | 2.5 | - |  |
| $\mathrm{th}_{\text {(SDCLKH_Data) }}$ | Data input hold time | 0 | - |  |
| $\mathrm{t}_{\mathrm{d}(\text { SDCLKL_Add) }}$ | Address valid time | - | 1 |  |
| $\mathrm{t}_{\mathrm{d}(\text { SDCLKL_SDNE) }}$ | Chip select valid time | - | 1 |  |
| $\mathrm{t}_{\mathrm{h} \text { (SDCLKL_SDNE) }}$ | Chip select hold time | 1 | - |  |
| $\mathrm{t}_{\text {d(SDCLKL_S }}$ SNRAS | SDNRAS valid time | - | 1 |  |
| $\mathrm{t}_{\mathrm{h} \text { (SDCLKL_SDNRAS) }}$ | SDNRAS hold time | 1 | - |  |
| $\mathrm{t}_{\mathrm{d} \text { (SDCLKL_SDNCAS) }}$ | SDNCAS valid time | - | 1 |  |
| $\mathrm{t}_{\mathrm{h} \text { (SDCLKL_SDNCAS) }}$ | SDNCAS hold time | 1 | - |  |

1. Guaranteed based on test during characterization.

Figure 72. SDRAM write access waveforms


Table 104. SDRAM write timings ${ }^{(1)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (SDCLK) }}$ | FMC_SDCLK period | $2 \mathrm{~T}_{\text {HCLK }}-0.5$ | $2 \mathrm{~T}_{\text {HCLK }}+0.5$ | ns |
| $\mathrm{t}_{\mathrm{d} \text { (SDCLKL_Data }}$ ) | Data output valid time | - | 2.5 |  |
| $\mathrm{t}_{\mathrm{h} \text { (SDCLKL _Data) }}$ | Data output hold time | 3.5 | - |  |
| $\mathrm{t}_{\mathrm{d} \text { (SDCLKL_Add) }}$ | Address valid time | - | 1.5 |  |
| $\mathrm{t}_{\mathrm{d}(\text { SDCLKL_S }}$ SDWE) | SDNWE valid time | - | 1 |  |
| $t_{\text {h(SDCLKL_S }}$ SDWE) | SDNWE hold time | 0 | - |  |
| $\mathrm{t}_{\text {(SDCLLKL_S }}$ SDNE) | Chip select valid time | - | 0.5 |  |
| $\mathrm{t}_{\text {h(SDCLKL-_SDNE) }}$ | Chip select hold time | 0 | - |  |
| $\mathrm{t}_{\mathrm{d} \text { (SDCLKL_SDNRAS) }}$ | SDNRAS valid time | - | 2 |  |
| $\mathrm{t}_{\mathrm{h} \text { (SDCLKL_SDNRAS) }}$ | SDNRAS hold time | 0 | - |  |
| $\mathrm{t}_{\mathrm{d} \text { (SDCLKL_SDNCAS) }}$ | SDNCAS valid time | - | 0.5 |  |
| $\mathrm{t}_{\mathrm{d} \text { (SDCLKL_SDNCAS) }}$ | SDNCAS hold time | 0 | - |  |
| $\mathrm{t}_{\text {d(SDCLKL_NBL) }}$ | NBL valid time | - | 0.5 |  |
| $\mathrm{t}_{\text {h(SDCLKL_NBL) }}$ | NBL output time | 0 | - |  |

1. Guaranteed based on test during characterization.

Table 105. LPSDR SDRAM write timings ${ }^{(1)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w} \text { (SDCLK) }}$ | FMC_SDCLK period | $2 \mathrm{~T}_{\text {HCLK }}-0.5$ | $2 \mathrm{~T}_{\text {HCLK }}+0.5$ | ns |
| $\mathrm{t}_{\mathrm{d} \text { (SDCLKL_Data }}$ ) | Data output valid time | - | 5 |  |
| $\mathrm{t}_{\mathrm{h} \text { (SDCLKL _Data) }}$ | Data output hold time | 2 | - |  |
| $\mathrm{t}_{\mathrm{d}(\text { SDCLKL_Add) }}$ | Address valid time | - | 2.8 |  |
| $\mathrm{t}_{\text {d(SDCLKL-SDNWE) }}$ | SDNWE valid time | - | 2 |  |
| $\mathrm{t}_{\text {h(SDCLKL-SDNWE) }}$ | SDNWE hold time | 1 | - |  |
| $\mathrm{t}_{\mathrm{d}(\text { SDCLKL- }}$ SDNE) | Chip select valid time | - | 1.5 |  |
| $\mathrm{t}_{\mathrm{h}}$ (SDCLKL- SDNE) | Chip select hold time | 1 | - |  |
| $\mathrm{t}_{\mathrm{d}(\text { SDCLKL-SDNRAS) }}$ | SDNRAS valid time | - | 1.5 |  |
| $\mathrm{t}_{\mathrm{h}}$ (SDCLKL-SDNRAS) | SDNRAS hold time | 1.5 | - |  |
| $\mathrm{t}_{\mathrm{d}(\text { SDCLKL-SDNCAS) }}$ | SDNCAS valid time | - | 1.5 |  |
| $\mathrm{t}_{\mathrm{d}(\text { SDCLKL-SDNCAS) }}$ | SDNCAS hold time | 1.5 | - |  |
| $\mathrm{t}_{\text {d(SDCLKL_NBL) }}$ | NBL valid time | - | 1.5 |  |
| $\mathrm{t}_{\mathrm{h} \text { (SDCLKL-NBL) }}$ | NBL output time | 1.5 | - |  |

1. Guaranteed based on test during characterization.

### 5.3.30 Quad-SPI interface characteristics

Unless otherwise specified, the parameters given in Table 106 and Table 107 for Quad-SPI are derived from tests performed under the ambient temperature, $\mathrm{f}_{\mathrm{AHB}}$ frequency and $\mathrm{V}_{\mathrm{DD}}$ supply voltage conditions summarized in Table xx, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Measurement points are done at CMOS levels: $0.5 \mathrm{~V}_{\mathrm{DD}}$

Refer to Section 5.3.20 for more details on the input/output alternate function characteristics.

Table 106. Quad-SPI characteristics in SDR mode ${ }^{(1)}$

| Symbol | Parameter | Test conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{F}_{\mathrm{ck}} \\ 1 / \mathrm{t}_{(\mathrm{CK})} \end{gathered}$ | Quad-SPI clock frequency | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ | - | - | 90 | MHz |
|  |  | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | - | - | 84 |  |
| $t_{\text {w(CKH })}$ | Quad-SPI clock high time | - | $\mathrm{t}_{(\mathrm{CK})} / 2-1$ | - | $\mathrm{t}_{(\mathrm{CK})} / 2$ | ns |
| $\mathrm{t}_{\mathrm{w}(\mathrm{CKL})}$ | Quad-SPI clock low time | - | ${ }^{\mathrm{t}}$ (CK) $/ 2$ | - | ${ }^{\text {t }}$ (CK) $/ 2+1$ |  |
| $\mathrm{t}_{\text {s(IN) }}$ | Data input set-up time | - | 0.5 | - | - |  |
| $\mathrm{t}_{\mathrm{h}(\mathrm{IN})}$ | Data input hold time | - | 3 | - | - |  |
| $\mathrm{t}_{\mathrm{v} \text { (OUT) }}$ | Data output valid time | - | - | 3 | 4 |  |
| $\mathrm{t}_{\mathrm{h} \text { (OUT) }}$ | Data output hold time | - | 2.5 | - | - |  |

1. Guaranteed based on test during characterization.

Figure 73. Quad-SPI SDR timing diagram


Table 107. Quad-SPI characteristics in DDR mode ${ }^{(1)}$

| Symbol | Parameter | Test conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{F}_{\mathrm{ck}} \\ 1 / \mathrm{t}(\mathrm{CK}) \end{gathered}$ | Quad-SPI clock frequency | $\begin{gathered} 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}, \\ \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF} \end{gathered}$ | - | - | 80 | MHz |
|  |  | $\begin{gathered} 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{gathered}$ | - | - | 70 |  |
| $\mathrm{t}_{\mathrm{w}(\mathrm{CKH})}$ | Quad-SPI clock high time | - | ${ }^{\mathrm{t}}$ (CK) $/ 2-1$ | - | ${ }^{\mathrm{t}}$ (CK) $/ 2$ | ns |
| $\mathrm{t}_{\mathrm{w} \text { (CKL) }}$ | Quad-SPI clock low time | - | $\mathrm{t}_{(\mathrm{CK})} / 2$ | - | ${ }^{\text {(CK) }}$ / $2+1$ |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{sr}(I N)} \\ & \mathrm{t}_{\mathrm{tf}(\mathrm{IN})} \end{aligned}$ | Data input set-up time | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | 2 | - | - |  |
|  |  | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | 0.5 | - | - |  |
| $t_{h r(I N)}$ <br> $t_{h f(I N)}$ | Data input hold time | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | 3 | - | - |  |
|  |  | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | 4.5 | - | - |  |
| $\mathrm{t}_{\mathrm{vr} \text { (OUT) }}$ <br> $\mathrm{t}_{\mathrm{vf} \text { (OUT) }}$ | Data output valid time | DHHC=0 | - | 8 | 10.5 |  |
|  |  | $\begin{gathered} \text { DHHC=1 } \\ \text { Pres=1,2... } \end{gathered}$ | - | $\mathrm{T}_{\text {hclk }} / 2+2$ | $\mathrm{T}_{\text {hclk }} / 2+2.5$ |  |
| $t_{h(\text { OUT })}$ $\mathrm{t}_{\mathrm{f} \text { (OUT) }}$ | Data output hold time | DHHC=0 | 7 | - | - |  |
|  |  | $\begin{gathered} \text { DHHC=1 } \\ \text { Pres=1,2... } \end{gathered}$ | $\mathrm{T}_{\text {hclk }} / 2+0.5$ | - | - |  |

1. Guaranteed based on test during characterization.

Figure 74. Quad-SPI DDR timing diagram


### 5.3.31 Camera interface (DCMI) timing specifications

Unless otherwise specified, the parameters given in Table 108 for DCMI are derived from tests performed under the ambient temperature, $\mathrm{f}_{\mathrm{HCLK}}$ frequency and $\mathrm{V}_{\mathrm{DD}}$ supply voltage summarized in Table 17, with the following configuration:

- DCMI_PIXCLK polarity: falling
- DCMI_VSYNC and DCMI_HSYNC polarity: high
- Data formats: 14 bits
- Capacitive load $C=30 \mathrm{pF}$
- Measurement points are done at CMOS levels: $0.5 \mathrm{~V}_{\mathrm{DD}}$

Table 108. DCMI characteristics ${ }^{(1)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| - | Frequency ratio DCMI_PIXCLK/f HCLK | - | 0.4 | - |
| DCMI_PIXCLK | Pixel clock input | - | 54 | MHz |
| $\mathrm{D}_{\text {Pixel }}$ | Pixel clock input duty cycle | 30 | 70 | \% |
| $t_{\text {su(DATA) }}$ | Data input setup time | 4 | - | ns |
| $\mathrm{t}_{\mathrm{h}}$ (DATA) | Data input hold time | 1 | - |  |
| $\mathrm{t}_{\text {su(HSYNC) }}$ $\mathrm{t}_{\text {su(VSYNC) }}$ | DCMI_HSYNC/DCMI_VSYNC input setup time | 3.5 | - |  |
| $t_{h(H S Y N C)}$ <br> $t_{h(V S Y N C)}$ | DCMI_HSYNC/DCMI_VSYNC input hold time | 0 | - |  |

1. 1.Guaranteed based on test during characterization.

Figure 75. DCMI timing diagram


### 5.3.32 LCD-TFT controller (LTDC) characteristics

Unless otherwise specified, the parameters given in Table 109 for LCD-TFT are derived from tests performed under the ambient temperature, fHcLк frequency and VDD supply voltage summarized in Table 17, with the following configuration:

- LCD_CLK polarity: high
- LCD_DE polarity: low
- LCD_VSYNC and LCD_HSYNC polarity: high
- Pixel formats: 24 bits
- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$
- Measurement points are done at CMOS levels: $0.5 \mathrm{~V}_{\mathrm{DD}}$

Table 109. LTDC characteristics ${ }^{(1)}$

| Symbol | Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}$ | LTDC clock output frequency | - | 83 | MHz |
| $\mathrm{D}_{\text {CLK }}$ | LTDC clock output duty cycle | 45 | 55 | \% |
| $\mathrm{t}_{\mathrm{w} \text { (CLKH) }}$ <br> $\mathrm{t}_{\mathrm{w} \text { (CLKL) }}$ | Clock high time, low time | $\mathrm{t}_{\mathrm{w} \text { (CLK) }} / 2-0.5$ | $\mathrm{t}_{\mathrm{w} \text { (CLK) }} / 2+0.5$ | ns |
|  | Data output valid time | - | 1.5 |  |
| $t_{\text {h ( }}$ (DATA) | Data output hold time | 0 | - |  |
| $\mathrm{t}_{\mathrm{v} \text { (HSYNC) }}$ | HSYNC/VSYNC/DE output valid time | - | 0.5 |  |
| $\mathrm{t}_{\mathrm{v} \text { (VSYNC) }}$ |  |  |  |  |
| $\mathrm{t}_{\mathrm{v} \text { (DE) }}$ |  |  |  |  |
| $\mathrm{t}_{\mathrm{h} \text { (HSYNC) }}$ | HSYNC/VSYNC/DE output hold time | 0 | - |  |
| $\mathrm{t}_{\mathrm{h} \text { (VSYNC) }}$ |  |  |  |  |
| $\mathrm{t}_{\text {( }}$ (DE) |  |  |  |  |

1. Based on test during characterization.

Figure 76. LCD-TFT horizontal timing diagram


Figure 77. LCD-TFT vertical timing diagram


### 5.3.33 SD/SDIO MMC card host interface (SDIO) characteristics

Unless otherwise specified, the parameters given in Table 110 for the SDIO/MMC interface are derived from tests performed under the ambient temperature, $f_{P C L K 2}$ frequency and $V_{D D}$ supply voltage conditions summarized in Table 17, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load $\mathrm{C}=30 \mathrm{pF}$
- Measurement points are done at CMOS levels: $0.5 \mathrm{~V}_{\mathrm{DD}}$

Refer to Section 5.3.20 for more details on the input/output characteristics.
Figure 78. SDIO high-speed mode


Figure 79. SD default mode


Table 110. Dynamic characteristics: SD / MMC characteristics, $\mathrm{V}_{\mathrm{DD}}=2.7$ to $3.6 \mathrm{~V}^{(1)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{PP}}$ | Clock frequency in data transfer mode | - | 0 | - | 50 | MHz |
| - | SDIO_CK/fPCLK2 frequency ratio | - | - | - | 8/3 | - |
| $\mathrm{t}_{\mathrm{W} \text { (CKL) }}$ | Clock low time | $\mathrm{f}_{\mathrm{pp}}=50 \mathrm{MHz}$ | 9.5 | 10.5 | - | ns |
| $\mathrm{t}_{\text {W(CKH) }}$ | Clock high time |  | 8.5 | 9.5 | - |  |

CMD, D inputs (referenced to CK) in MMC and SD HS mode

| $\mathrm{t}_{\text {ISU }}$ | Input setup time HS | $\mathrm{f}_{\mathrm{pp}}=50 \mathrm{MHz}$ | 2.0 | - | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{H}}$ | Input hold time HS |  | 2.0 | - | - |  |
| CMD, D outputs (referenced to CK) in MMC and SD HS mode |  |  |  |  |  |  |
| tov | Output valid time HS | $\mathrm{f}_{\mathrm{pp}}=50 \mathrm{MHz}$ | - | 13 | 13.5 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output hold time HS |  | 12.5 | - | - |  |

CMD, D inputs (referenced to CK) in SD default mode

| tISUD | Input setup time SD | $\mathrm{f}_{\mathrm{pp}}=25 \mathrm{MHz}$ | 2.0 | - | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {IHD }}$ | Input hold time SD |  | 2.5 | - | - |  |

CMD, D outputs (referenced to CK) in SD default mode

| $\mathrm{t}_{\text {OVD }}$ | Output valid default time SD | $\mathrm{f}_{\mathrm{pp}}=25 \mathrm{MHz}$ | - | 1.5 | 2.0 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{OHD}}$ | Output hold default time SD |  | 1.0 | - | - |  |

[^3]Table 111. Dynamic characteristics: SD / MMC characteristics, $\mathrm{V}_{\mathrm{DD}}=1.71$ to $1.9 \mathrm{~V}^{(1)(2)}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{PP}}$ | Clock frequency in data transfer mode | - | 0 | - | 50 | MHz |
| - | SDIO_CK/fPCLK2 frequency ratio | - | - | - | 8/3 | - |
| $\mathrm{t}_{\text {W(CKL) }}$ | Clock low time | $\mathrm{f}_{\mathrm{pp}}=50 \mathrm{MHz}$ | 9.5 | 10.5 | - | ns |
| $\mathrm{t}_{\text {W(CKH) }}$ | Clock high time |  | 8.5 | 9.5 | - |  |

CMD, D inputs (referenced to CK) in eMMC mode

| $\mathrm{t}_{\text {ISU }}$ | Input setup time HS | $\mathrm{f}_{\mathrm{pp}}=50 \mathrm{MHz}$ | 0.5 | - | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{H}}$ | Input hold time HS |  | 3.5 | - | - |  |

CMD, D outputs (referenced to CK) in eMMC mode

| tov | Output valid time HS | $\mathrm{f}_{\mathrm{pp}}=50 \mathrm{MHz}$ | - | 13.5 | 14.5 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{OH}}$ | Output hold time HS |  | 13.0 | - | - |  |

1. Guaranteed based on test during characterization.
2. $\mathrm{C}_{\text {load }}=20 \mathrm{pF}$.

### 5.3.34 RTC characteristics

Table 112. RTC characteristics

| Symbol | Parameter | Conditions | Min | Max |
| :---: | :---: | :---: | :---: | :---: |
| - | $\mathrm{f}_{\mathrm{PCLK} 1} /$ RTCCLK frequency ratio | Any read/write operation from/to an RTC register | 4 | - |

## 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK ${ }^{\circledR}$ specifications, grade definitions and product status are available at: www.st.com. ECOPACK ${ }^{\circledR}$ is an ST trademark.

### 6.1 LQFP100 package information

This LQFP is a $100-\mathrm{pin}, 14 \times 14 \mathrm{~mm}$ low-profile quad flat package.
Figure 80. LQFP100-Outline


1. Drawing is not to scale.

Table 113. LQFP100 - Mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |

Table 113. LQFP100 - Mechanical data (continued)

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | 15.800 | 16.000 | 16.200 | 0.6220 | 0.6299 | 0.6378 |
| D1 | 13.800 | 14.000 | 14.200 | 0.5433 | 0.5512 | 0.5591 |
| D3 | - | 12.000 | - | - | 0.4724 | - |
| E | 15.800 | 16.000 | 16.200 | 0.6220 | 0.6299 | 0.6378 |
| E1 | 13.800 | 14.000 | 14.200 | 0.5433 | 0.5512 | 0.5591 |
| E3 | - | 12.000 | - | - | 0.4724 | - |
| e | - | 0.500 | - | - | 0.0197 | - |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| k | $0.0^{\circ}$ | $3.5^{\circ}$ | $7.0^{\circ}$ | $0.0^{\circ}$ | $3.5^{\circ}$ | $7.0^{\circ}$ |
| ccc | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to four decimal digits.

Figure 81. LQFP100-Recommended footprint


1. Dimensions are expressed in millimeters.

## Device marking for LQFP100

The following figure gives an example of topside marking orientation versus pin 1 identifier location. Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 82. LQFP100 marking example (package top view)


1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity

### 6.2 LQFP144 package information

This LQFP is a 144-pin, $20 \times 20 \mathrm{~mm}$ low-profile quad flat package.
Figure 83. LQFP144-Outline


1. Drawing is not to scale.

Table 114. LQFP144-Mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | 21.800 | 22.000 | 22.200 | 0.8583 | 0.8661 | 0.8740 |
| D1 | 19.800 | 20.000 | 20.200 | 0.7795 | 0.7874 | 0.7953 |
| D3 | - | 17.500 | - | - | 0.6890 | - |
| E | 21.800 | 22.000 | 22.200 | 0.8583 | 0.8661 | 0.8740 |
| E1 | 19.800 | 20.000 | 20.200 | 0.7795 | 0.7874 | 0.7953 |
| E3 | - | 17.500 | - | - | 0.6890 | - |
| e | - | 0.500 | - | - | 0.0197 | - |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| k | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |
| ccc | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to four decimal digits.

Figure 84. LQFP144-Recommended footprint


1. Dimensions are expressed in millimeters.

## Device marking for LQFP144

Figure 85 gives an example of topside marking orientation versus pin 1 identifier location. Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 85. LQFP144 marking example (package top view)


1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
samples to run qualification activity.

### 6.3 WLCSP168 package information

This WLCSP is a $168-\mathrm{pin}, 4.891 \times 5.692 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch wafer level chip scale package.
Figure 86. WLCSP168-Outline


Table 115. WLCSP168-Mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | 0.525 | 0.555 | 0.585 | 0.0207 | 0.0219 | 0.0230 |
| A1 | - | 0.170 | - | - | 0.0067 | - |
| A2 | - | 0.380 | - | - | 0.0150 | - |
| A3 $^{(2)}$ | - | 0.025 | - | - | 0.0010 | - |
| $\mathrm{b}^{(3)}$ | 0.220 | 0.250 | 0.280 | 0.0087 | 0.0098 | 0.0110 |
| D | 4.856 | 4.891 | 4.926 | 0.1912 | 0.1926 | 0.1939 |
| E | 5.657 | 5.692 | 5.727 | 0.2227 | 0.2241 | 0.2255 |
| e | - | 0.400 | - | - | 0.0157 | - |
| e1 | - | 4.400 | - | - | 0.1732 | - |
| e2 | - | 5.200 | - | - | 0.2047 | - |
| F | - | 0.2455 | - | - | 0.0097 | - |
| G | - | 0.246 | - | - | 0.0097 | - |
| aaa | - | - | 0.100 | - | - | 0.0039 |
| bbb | - | - | 0.100 | - | - | 0.0039 |
| ccc | - | - | 0.100 | - | - | 0.0039 |
| ddd | - | - | 0.050 | - | - | 0.0020 |
| eee | - | - | 0.050 | - | - | 0.0020 |

1. Values in inches are converted from mm and rounded to four decimal digits.
2. Back side coating.
3. Dimension is measured at the maximum bump diameter parallel to primary datum Z .

### 6.4 UFBGA169 package information

This UFBGA is a 169 -ball, $7 \times 7 \mathrm{~mm}, 0.50 \mathrm{~mm}$ pitch, ultra fine pitch ball grid array package.
Figure 87. UFBGA169-Outline


1. Drawing is not to scale.

Table 116. UFBGA169 - Mechanical data

| Symbol | millimeters |  |  | inches ${ }^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| A | 0.460 | 0.530 | 0.600 | 0.0181 | 0.0209 | 0.0236 |
| A1 | 0.050 | 0.080 | 0.110 | 0.0020 | 0.0031 | 0.0043 |
| A2 | 0.400 | 0.450 | 0.500 | 0.0157 | 0.0177 | 0.0197 |
| A3 | - | 0.130 | - | - | 0.0051 | - |
| A4 | 0.270 | 0.320 | 0.370 | 0.0106 | 0.0126 | 0.0146 |
| b | 0.230 | 0.280 | 0.330 | 0.0091 | 0.0110 | 0.0130 |
| D | 6.950 | 7.000 | 7.050 | 0.2736 | 0.2756 | 0.2776 |
| D1 | 5.950 | 6.000 | 6.050 | 0.2343 | 0.2362 | 0.2382 |
| E | 6.950 | 7.000 | 7.050 | 0.2736 | 0.2756 | 0.2776 |
| E1 | 5.950 | 6.000 | 6.050 | 0.2343 | 0.2362 | 0.2382 |
| e | - | 0.500 | - | - | 0.0197 | - |
| F | 0.450 | 0.500 | 0.550 | 0.0177 | 0.0197 | 0.0217 |

Table 116. UFBGA169 - Mechanical data (continued)

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| ddd | - | - | 0.100 | - | - | 0.0039 |
| eee | - | - | 0.150 | - | - | 0.0059 |
| fff | - | - | 0.050 | - | - | 0.0020 |

1. Values in inches are converted from mm and rounded to four decimal digits.

Figure 88. UFBGA169-Recommended footprint


Table 117. UFBGA169 - Recommended PCB design rules ( 0.5 mm pitch BGA)

| Dimension | Recommended values |
| :--- | :--- |
| Pitch | 0.5 |
| Dpad | 0.27 mm |
| Dsm | 0.35 mm typ. (depends on the soldermask registration tolerance) |
| Solder paste | 0.27 mm aperture diameter. |

Note: $\quad$ Non-solder mask defined (NSMD) pads are recommended.
Note: $\quad 4$ to 6 mils solder paste screen printing process.

## Device marking for UFBGA169

The following figure gives an example of topside marking orientation versus ball A1 identifier location. Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 89. UFBGA169 marking example (package top view)


1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

### 6.5 LQFP176 package information

This LQFP is a 176 -pin, $24 \times 24 \mathrm{~mm}$ low-profile quad flat package.
Figure 90. LQFP176-Outline


1. Drawing is not to scale.

Table 118. LQFP176 - Mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.600 | - | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | - | 1.450 | 0.0531 | - | 0.0060 |
| b | 0.170 | - | 0.270 | 0.0067 | - | 0.0106 |
| C | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | 23.900 | - | 24.100 | 0.9409 | - | 0.9488 |
| E | 23.900 | - | 24.100 | 0.9409 | - | 0.9488 |

Table 118. LQFP176 - Mechanical data (continued)

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| e | - | 0.500 | - | - | 0.0197 | - |
| HD | 25.900 | - | 26.100 | 1.0200 | - | 1.0276 |
| HE | 25.900 | - | 26.100 | 1.0200 | - | 1.0276 |
| L | 0.450 | - | 0.750 | 0.0177 | - | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| ZD | - | 1.250 | - | - | 0.0492 | - |
| ZE | - | 1.250 | - | - | 0.0492 | - |
| ccc | - | - | 0.080 | - | - | 0.0031 |
| k | $0^{\circ}$ | - | $7^{\circ}$ | $0^{\circ}$ | - | $7^{\circ}$ |

1. Values in inches are converted from mm and rounded to four decimal digits.

Figure 91. LQFP176-Recommended footprint


1. Dimensions are expressed in millimeters.

## Device marking for LQFP176

The following figure gives an example of topside marking orientation versus pin 1 identifier location. Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 92. LQFP176 marking example (package top view)


1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

### 6.6 UFBGA(176+25) package information

This UFBGA is a $176+25$-ball, $10 \times 10 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch, ultra fine pitch ball grid array package

Figure 93. UFBGA(176+25) - Outline


1. Drawing is not to scale.

Table 119. UFBGA(176+25) - Mechanical data

| Symbol | millimeters |  |  | inches ${ }^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| A | - | - | 0.600 | - | - | 0.0236 |
| A1 | 0.050 | 0.080 | 0.110 | 0.0020 | 0.0031 | 0.0043 |
| A2 | - | 0.450 | - | - | 0.0177 | - |
| A3 | - | 0.130 | - | - | 0.0051 | - |
| A4 | - | 0.320 | - | - | 0.0126 | - |
| b | 0.240 | 0.290 | 0.340 | 0.0094 | 0.0114 | 0.0134 |
| D | 9.850 | 10.000 | 10.150 | 0.3878 | 0.3937 | 0.3996 |
| D1 | - | 9.100 | - | - | 0.3583 | - |
| E | 9.850 | 10.000 | 10.150 | 0.3878 | 0.3937 | 0.3996 |
| E1 | - | 9.100 | - | - | 0.3583 | - |
| e | - | 0.650 | - | - | 0.0256 | - |
| F | - | 0.450 | - | - | 0.0177 | - |
| ddd | - | - | 0.080 | - | - | 0.0031 |

Table 119. UFBGA(176+25) - Mechanical data (continued)

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| eee | - | - | 0.150 | - | - | 0.0059 |
| fff | - | - | 0.050 | - | - | 0.0020 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 94. UFBGA(176+25) - Recommended footprint


BGA_WLCSP_FT_V1
Table 120. UFBGA(176+25) - Recommended PCB design rules ( 0.65 mm pitch BGA)

| Dimension | Recommended values |
| :--- | :--- |
| Pitch | 0.65 mm |
| Dpad | 0.300 mm |
| Dsm | 0.400 mm typ. (depends on the soldermask registration tolerance) |
| Stencil opening | 0.300 mm |
| Stencil thickness | Between 0.100 mm and 0.125 mm |
| Pad trace width | 0.100 mm |

### 6.7 LQFP208 package information

This LQFP is a 208-ball, $28 \times 28 \mathrm{~mm}$ low-profile quad flat package.

Figure 95. LQFP208-Outline


1. Drawing is not to scale.

Table 121. LQFP208 - Mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.600 | -- | - | 0.0630 |
| A1 | 0.050 | - | 0.150 | 0.0020 | - | 0.0059 |
| A2 | 1.350 | 1.400 | 1.450 | 0.0531 | 0.0551 | 0.0571 |
| b | 0.170 | 0.220 | 0.270 | 0.0067 | 0.0087 | 0.0106 |
| c | 0.090 | - | 0.200 | 0.0035 | - | 0.0079 |
| D | 29.800 | 30.000 | 30.200 | 1.1732 | 1.1811 | 1.1890 |

Table 121. LQFP208 - Mechanical data (continued)

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| D1 | 27.800 | 28.000 | 28.200 | 1.0945 | 1.1024 | 1.1102 |
| D3 | - | 25.500 | - | - | 1.0039 | - |
| E | 29.800 | 30.000 | 30.200 | 1.1732 | 1.1811 | 1.1890 |
| E1 | 27.800 | 28.000 | 28.200 | 1.0945 | 1.1024 | 1.1102 |
| E3 | - | 25.500 | - | - | 1.0039 | - |
| e | - | 0.500 | - | - | 0.0197 | - |
| L | 0.450 | 0.600 | 0.750 | 0.0177 | 0.0236 | 0.0295 |
| L1 | - | 1.000 | - | - | 0.0394 | - |
| k | $0^{\circ}$ | $3.5^{\circ}$ | $7.0^{\circ}$ | $0^{\circ}$ | $3.5^{\circ}$ | $7.0^{\circ}$ |
| ccc | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to four decimal digits.

Figure 96. LQFP208-Recommended footprint


1. Dimensions are expressed in millimeters.

## Device marking for LQFP208

The following figure gives an example of topside marking orientation versus pin 1 identifier location. Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 97. LQFP208 marking example (package top view)


1. Parts marked as "ES", " $E$ " or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

### 6.8 TFBGA216 package information

This TFBGA is a 216 -ball, $13 \times 13 \mathrm{~mm}, 0.8 \mathrm{~mm}$ pitch, fine pitch ball grid array package.
Figure 98. TFBGA216-Outline


1. Drawing is not to scale.

Table 122. TFBGA216 - Mechanical data

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.100 | - | - | 0.0433 |
| A1 | 0.150 | - | - | 0.0059 | - | - |
| A2 | - | 0.760 | - | - | 0.0299 | - |
| b | 0.350 | 0.400 | 0.450 | 0.0138 | 0.0157 | 0.0177 |
| D | 12.850 | 13.000 | 13.150 | 0.5059 | 0.5118 | 0.5177 |
| D1 | - | 11.200 | - | - | 0.4409 | - |
| E | 12.850 | 13.000 | 13.150 | 0.5059 | 0.5118 | 0.5177 |
| E1 | - | 11.200 | - | - | 0.4409 | - |
| e | - | 0.800 | - | - | 0.0315 | - |
| F | - | 0.900 | - | - | 0.0354 | - |
| G | - | 0.900 | - | - | 0.0354 | - |

Table 122. TFBGA216 - Mechanical data (continued)

| Symbol | millimeters |  |  | inches $^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| ddd | - | - | 0.100 | - | - | 0.0039 |
| eee | - | - | 0.150 | - | - | 0.0059 |
| fff | - | - | 0.080 | - | - | 0.0031 |

1. Values in inches are converted from mm and rounded to four decimal digits.

Figure 99. TFBGA216-Recommended footprint


Table 123. TFBGA216 - Recommended PCB design rules ( 0.8 mm pitch)

| Dimension | Recommended values |
| :--- | :--- |
| Pitch | 0.8 mm |
| Dpad | 0.225 mm |
| Dsm | 0.290 mm typ. (depends on the soldermask registration tolerance) |
| Stencil opening | 0.250 mm |
| Stencil thickness | 0.100 mm |

## Device marking for TFBGA216

The following figure gives an example of topside marking orientation versus ball A1 identifier location. Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 100. TFBGA216 marking example (package top view)


MSv36546V1

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

### 6.9 Thermal characteristics

The maximum chip-junction temperature, $T_{J}$ max, in degrees Celsius, may be calculated using the following equation:

$$
\mathrm{T}_{J} \max =\mathrm{T}_{\mathrm{A}} \max +\left(\mathrm{P}_{\mathrm{D}} \max x \Theta_{\mathrm{JA}}\right)
$$

where:

- $\quad \mathrm{T}_{\mathrm{A}}$ max is the maximum ambient temperature in ${ }^{\circ} \mathrm{C}$,
- $\Theta_{J A}$ is the package junction-to-ambient thermal resistance, in ${ }^{\circ} \mathrm{C} / \mathrm{W}$,
- $P_{D} \max$ is the sum of $P_{I N T} \max$ and $P_{I / O} \max \left(P_{D} \max =P_{I N T} \max +P_{I / O} m a x\right)$,
- $\quad P_{I N T}$ max is the product of $I_{D D}$ and $V_{D D}$, expressed in Watts. This is the maximum chip internal power.
$\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ max represents the maximum power dissipation on output pins where:
$\mathrm{P}_{\mathrm{I} / \mathrm{O}} \max =\Sigma\left(\mathrm{V}_{\mathrm{OL}} \times \mathrm{I}_{\mathrm{OL}}\right)+\Sigma\left(\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OH}}\right) \times \mathrm{I}_{\mathrm{OH}}\right)$,
taking into account the actual $\mathrm{V}_{\mathrm{OL}} / \mathrm{I}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}} / \mathrm{I}_{\mathrm{OH}}$ of the $\mathrm{I} / \mathrm{Os}$ at low and high level in the application.

Table 124. Package thermal characteristics

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\Theta_{J A}$ | Thermal resistance junction-ambient LQFP100 | 43 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | Thermal resistance junction-ambient LQFP144 | 40 |  |
|  | Thermal resistance junction-ambient WLCSP168 | 31 |  |
|  | Thermal resistance junction-ambient LQFP176-24 $\times 24 \mathrm{~mm} / 0.5 \mathrm{~mm}$ pitch | 38 |  |
|  | Thermal resistance junction-ambient LQFP208-28×28 mm / 0.5 mm pitch | 19 |  |
|  | Thermal resistance junction-ambient UFBGA169-7 $\times 7 \mathrm{~mm} / 0.5 \mathrm{~mm}$ pitch | 52 |  |
|  | Thermal resistance junction-ambient UFBGA176-10×10 mm / 0.5 mm pitch | 39 |  |
|  | Thermal resistance junction-ambient TFBGA216-13 $\times 13 \mathrm{~mm} / 0.8 \mathrm{~mm}$ pitch | 29 |  |

## Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

## $7 \quad$ Part numbering

Table 125. Ordering information scheme


For a list of available options (speed, package, etc.) or for further information on any aspect of this device, contact your nearest ST sales office.

## Appendix A Recommendations when using internal reset OFF

When the internal reset is OFF, the following integrated features are no longer supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled.
- The brownout reset (BOR) circuitry must be disabled.
- The embedded programmable voltage detector (PVD) is disabled.
- $\quad V_{B A T}$ functionality is no more available and VBAT pin should be connected to $V_{D D}$.
- The over-drive mode is not supported.


## A. 1 Operating conditions

Table 126. Limitations depending on the operating power supply range
$\begin{array}{|l|c|c|c|c|c|}\hline \begin{array}{c}\text { Operating } \\ \text { power } \\ \text { supply } \\ \text { range }\end{array} & \begin{array}{c}\text { ADC } \\ \text { operation }\end{array} & \begin{array}{c}\text { Maximum Flash } \\ \text { memory access } \\ \text { frequency with no } \\ \text { wait states (ficlashmax }\end{array} & \begin{array}{c}\text { Maximum } \\ \text { Flash memory } \\ \text { access frequency } \\ \text { with wait states }\end{array} & \text { (1)(2) }\end{array}$ I/O operation $\left.\begin{array}{c}\text { Possible } \\ \text { Flash memory } \\ \text { operations }\end{array}\right]$

[^4]
## Revision history

Table 127. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 01-Sep-2015 | 1 | Initial release. |
| 13-Oct-2015 | 2 | Updated Table 4: Regulator ON/OFF and internal reset ON/OFF availability and Table 54: EMI characteristics. <br> Updated Figure 35: PLL output clock waveforms in center spread mode and Figure 36: PLL output clock waveforms in down spread mode. <br> Updated title of Section 6.8: TFBGA216 package information. |
| 08-Mar-2016 | 3 | Updated cover page with introduction of LQFP100 and LQFP144 packages. <br> Updated Section 1: Description and Section 1.1: Compatibility throughout the family. <br> Updated Figure 1: Incompatible board design for LQFP176 package and its footnote. <br> Updated Table 1: Device summary, Table 2: STM32F469xx features and peripheral counts, Table 4: Regulator ON/OFF and internal reset ON/OFF availability, Table 10: STM32F469xx pin and ball definitions, Table 11: FMC pin definition, Table 12: Alternate function, Table 17: General operating conditions, Table 55: ESD absolute maximum ratings, Table 76: ADC characteristics, Table 124: Package thermal characteristics and Table 125: Ordering information scheme. <br> Removed former Table 73: Ethernet DC electrical characteristics. <br> Added Figure 13: STM32F46x LQFP100 pinout and Figure 14: <br> STM32F46x LQFP144 pinout. <br> Updated Figure 17: STM32F46x UFBGA176 ballout, Figure 18: STM32F46x LQFP176 pinout and Figure 33: ACCHSI vs. temperature. <br> Added Section 6.1: LQFP100 package information and Section 6.2: LQFP144 package information. <br> Replaced former footnote 7 of Table 10: STM32F469xx pin and ball definitions with footnote 2. <br> Added footnote 3 to Table 14: Voltage characteristics. <br> Updated footnote 1 of Figure 56 and footnote 1 of Figure 57. |
| 02-Mar-2017 | 4 | Updated Table 12: Alternate function. <br> Corrected maximum characterized wakeup timing values for Stop mode in Table 34: Low-power mode wakeup timings. <br> Updated Figure 14: STM32F46x LQFP144 pinout. <br> Updated Device marking for LQFP100, Device marking for UFBGA169, Device marking for LQFP176, Device marking for LQFP176 and Device marking for LQFP176. <br> Updated footnotes of figures 82, 85, 89, 92, 97 and 100 in Section 6: Package information. |

Table 127. Document revision history (continued)

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 04-May-2018 | 5 | Updated Video Mode interfaces features, Section 2.14: Nested <br> vectored interrupt controller (NVIC) and Section 2.18: Power supply <br> schemes. <br> Updated Table 17: General operating conditions, Table 57: I/O current <br> injection susceptibility and Table 64: SPI dynamic characteristics. <br> Updated Figure 49: USB OTG full speed timings: definition of data <br> signal rise and fall time. |
| 18-Jan-2021 | 6 | Updated Table 2: STM32F469xx features and peripheral counts, <br> Table 109: LTDC characteristics and Table 119: UFBGA(176+25) - <br> Mechanical data. <br> Updated footnote 2 of Figure 41: Recommended NRST pin protection <br> and footnote 1 of Table 39: HSI oscillator characteristics. <br> Updated Section 6.2: LQFP144 package information. <br> Updated Figure 93: UFBGA(176+25) - Outline and Figure 94: <br> UFBGA(176+25) - Recommended footprint. <br> Minor text edits across the whole document. |

## IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2021 STMicroelectronics - All rights reserved


[^0]:    a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

[^1]:    1. Data based on characterization, tested in production.
[^2]:    1. $R_{E X T}$ value depends on the crystal characteristics.
[^3]:    1. Guaranteed based on test during characterization.
[^4]:    1. Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is required.
    2. Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the execution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state program execution.
    3. $V_{D D} / V_{D D A}$ minimum value of 1.7 V , with the use of an external power supply supervisor (refer to Section 2.19.1: Internal reset ON).
    4. Prefetch is not available. Refer to AN3430, available on www.st.com, for details on how to adjust performance and power.
