

28-Pin Flash Microcontrollers with XLP Technology

High-Performance RISC CPU

- C Compiler Optimized Architecture
- Only 49 Instructions
- Operating Speed:
 - DC 20 MHz clock input @ 2.5V
- DC 16 MHz clock input @ 1.8V
- DC 200 ns instruction cycle
- Interrupt Capability with Automatic Context Saving
- 16-Level Deep Hardware Stack with Optional Overflow/Underflow Reset
- Direct, Indirect and Relative Addressing modes:
 - Two full 16-bit File Select Registers (FSRs)
 - FSRs can read program and data memory

Memory

- Up to 7 Kbytes Linear Program Memory Addressing
- Up to 256 Linear Data Memory Addressing
- High-Endurance Flash Data Memory (HEF)
- 128B of nonvolatile data storage
- · 100K erase/write cycles

Flexible Oscillator Structure

- 16 MHz Internal Oscillator Block:
- Factory-calibrated to ± 1%, typical
- Software selectable frequency range from 16 MHz to 31 kHz
- · 31 kHz Low-Power Internal Oscillator
- External Oscillator Block with:
 - Four crystal/resonator modes up to 20 MHz
 - Three external clock modes up to 20 MHz
- Fail-Safe Clock Monitor:
- Allows for safe shutdown if peripheral clock stops
- Two-Speed Oscillator Start-up
- Oscillator Start-up Timer (OST)

Analog Features

- Analog-to-Digital Converter (ADC):
- 10-bit resolution
- Up to 17 channels
- Special Event Triggers
- Conversion available during Sleep
- Hardware Capacitive Voltage Divider (CVD)
 - Double sample conversions
 - Two-result registers
 - Inverted acquisition
 - 7-bit pre-charge timer
 - 7-bit acquisition timer
 - Two guard ring output drives
 - Adjustable sample and hold capacitor array
- · Voltage Reference module:
 - Fixed Voltage Reference (FVR) with 1.024V, 2.048V and 4.096V output levels
 - Integrated Temperature Indicator

eXtreme Low-Power (XLP) Management PIC16LF1512/3 with XLP

- Sleep mode: 20 nA @ 1.8V, typical
- Watchdog Timer: 300 nA @ 1.8V, typical
- Secondary Oscillator: 600 nA @ 32 kHz, 1.8V, typical
- Operating Current: 30 μA/MHz @ 1.8V, typical

Special Microcontroller Features

- Operating Voltage Range:
 - 2.3V-5.5V (PIC16F1512/3)
 - 1.8V-3.6V (PIC16LF1512/3)
- Self-Programmable under Software Control
- Power-on Reset (POR)
- Power-up Timer (PWRT)
- Programmable Low-Power Brown-out Reset (LPBOR)
- Extended Watchdog Timer (WDT)
- In-Circuit Serial Programming[™] (ICSP[™]) via Two Pins
- In-Circuit Debug (ICD) via Two Pins
- Enhanced Low-Voltage Programming (LVP)
- Programmable Code Protection
- Low-Power Sleep mode

Peripheral Highlights

- Up to 25 I/O Pins (1 input-only pin):
 - High current sink/source 25 mA/25 mA
 - Individually programmable weak pull-ups
 - Individually programmable interrupt-on-change
 - (IOC) pins
- Timer0: 8-Bit Timer/Counter with 8-Bit Prescaler
- Enhanced Timer1:
 - 16-bit timer/counter with prescaler
 - External Gate Input mode
 - Low-power 32 kHz secondary oscillator driver
- Timer2: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler
- Two Capture/Compare (CCP) modules:
- Master Synchronous Serial Port (MSSP) with SPI and I²C with:
 - 7-bit address masking
 - SMBus/PMBus[™] compatibility
- Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module:
 - RS-232, RS-485 and LIN compatible
 - Auto-Baud Detect
 - Auto-wake-up on start

PIC16(L)F151X/152X Family Types

| | × | ~ | | Flash | | A | C | | | | | | |
|---------------|------------------|---------------------------------|----------------------|------------------------------|---------------------|-------------|------------------|----------------------|--------|-----------------------------|-----|----------------------|-----|
| Device | Data Sheet Index | Program Memory Flash (words) | Data SRAM (bytes) | High Endurance Fi (bytes) | I/OS ⁽²⁾ | 10-bit (ch) | Advanced Control | Timers (8/16-bit) | EUSART | MSSP (I ² C/SPI) | ССР | Debug ⁽¹⁾ | ХГР |
| PIC16(L)F1512 | (1) | 2048 | 128 | 128 | 25 | 17 | Y | 2/1 | 1 | 1 | 2 | Ι | Y |
| PIC16(L)F1513 | (1) | 4096 | 256 | 128 | 25 | 17 | Y | 2/1 | 1 | 1 | 2 | Ι | Y |
| PIC16(L)F1516 | (2) | 8192 | 512 | 128 | 25 | 17 | Ν | 2/1 | 1 | 1 | 2 | Ι | Y |
| PIC16(L)F1517 | (2) | 8192 | 512 | 128 | 36 | 28 | Ν | 2/1 | 1 | 1 | 2 | _ | Y |
| PIC16(L)F1518 | (2) | 16384 | 1024 | 128 | 25 | 17 | Ν | 2/1 | 1 | 1 | 2 | | Y |
| PIC16(L)F1519 | (2) | 16384 | 1024 | 128 | 36 | 28 | Ν | 2/1 | 1 | 1 | 2 | Ι | Y |
| PIC16(L)F1526 | (3) | 8192 | 768 | 128 | 54 | 30 | Ν | 6/3 | 2 | 2 | 10 | I | Y |
| PIC16(L)F1527 | (3) | 16384 | 1536 | 128 | 54 | 30 | Ν | 6/3 | 2 | 2 | 10 | Ι | Y |

Note 1: I - Debugging, Integrated on Chip; H - Debugging, Requires Debug Header.

2: One pin is input-only.


Data Sheet Index: (Unshaded devices are described in this document.)

1: DS40001624 PIC16(L)F1512/13 Data Sheet, 28-Pin Flash, 8-bit MCUs.


2: DS40001452 PIC16(L)F1516/7/8/9 Data Sheet, 28/40/44-Pin Flash, 8-bit MCUs.

3: DS40001458 PIC16(L)F1526/27 Data Sheet, 64-Pin Flash, 8-bit MCUs.

FIGURE 1: 28-PIN SPDIP, SOIC, SSOP PACKAGE DIAGRAM FOR PIC16(L)F1512/3



© 2012-2016 Microchip Technology Inc.



| TABLI | ABLE 1: 28-PIN ALLOCATION TABLE (PIC16(L)F1512/3) | | | | | | | | | | |
|-------|---|-------------|---------------|-------------|---------------------|--------|-------------------|-----------|---------|----------------|--|
| 0/1 | 28-Pin SPDIP, SOIC, SSOP | 28-Pin UQFN | ٩/D | Timers | ССР | EUSART | MSSP | Interrupt | Pull-up | Basic | |
| RA0 | 2 | 27 | AN0 | _ | _ | _ | SS ⁽²⁾ | _ | _ | _ | |
| RA1 | 3 | 28 | AN1 | — | | _ | | | _ | _ | |
| RA2 | 4 | 1 | AN2 | — | _ | — | — | _ | — | — | |
| RA3 | 5 | 2 | AN3/VREF+ | — | | _ | | _ | — | — | |
| RA4 | 6 | 3 | _ | TOCKI | | _ | _ | — | — | — | |
| RA5 | 7 | 4 | AN4 | — | | _ | SS ⁽¹⁾ | _ | — | VCAP | |
| RA6 | 10 | 7 | _ | — | _ | — | — | — | _ | OSC2/CLKOUT | |
| RA7 | 9 | 6 | _ | | _ | — | — | — | _ | OSC1/CLKIN | |
| RB0 | 21 | 18 | AN12 | _ | _ | — | _ | INT/IOC | Y | _ | |
| RB1 | 22 | 19 | AN10 | | _ | — | — | IOC | Y | | |
| RB2 | 23 | 20 | AN8 | _ | — | — | — | IOC | Y | _ | |
| RB3 | 24 | 21 | AN9 | | CCP2 ⁽²⁾ | — | _ | IOC | Y | _ | |
| RB4 | 25 | 22 | AN11 ADOUT | — | _ | — | _ | IOC | Y | — | |
| RB5 | 26 | 23 | AN13 | T1G | _ | — | — | IOC | Y | — | |
| RB6 | 27 | 24 | ADGRDA | — | _ | — | — | IOC | Y | ICSPCLK/ICDCLK | |
| RB7 | 28 | 25 | ADGRDB | — | | _ | | IOC | Y | ICSPDAT/ICDDAT | |
| RC0 | 11 | 8 | _ | SOSCO/T1CKI | | _ | _ | _ | — | — | |
| RC1 | 12 | 9 | _ | SOSCI | CCP2 ⁽¹⁾ | — | — | — | _ | _ | |
| RC2 | 13 | 10 | AN14 | _ | CCP1 | — | — | — | _ | _ | |
| RC3 | 14 | 11 | AN15 | — | | — | SCK/SCL | _ | _ | _ | |
| RC4 | 15 | 12 | AN16 | — | _ | — | SDI/SDA | _ | _ | — | |
| RC5 | 16 | 13 | AN17 | — | _ | — | SDO | _ | _ | _ | |
| RC6 | 17 | 14 | AN18 | — | — | TX/CK | — | _ | _ | _ | |
| RC7 | 18 | 15 | AN19 | — | _ | RX/DT | _ | | — | _ | |
| RE3 | 1 | 26 | — | — | — | _ | — | — | Y | MCLR/Vpp | |
| VDD | 20 | 17 | — | — | — | — | — | — | _ | _ | |
| Vss | 8,19 | 5,16 | _ | | _ | | _ | _ | _ | _ | |
| NC | — | _ | _ | — | _ | — | _ | _ | _ | — | |

TABLE 1:28-PIN ALLOCATION TABLE (PIC16(L)F1512/3)

Note 1: Peripheral pin location selected using APFCON register. Default location.

2: Peripheral pin location selected using APFCON register. Alternate location.

Table of Contents

| 1.0 | Device Overview | 7 |
|-------|---|-----|
| 2.0 | Enhanced Mid-range CPU | |
| 3.0 | Memory Organization | |
| 4.0 | Device Configuration | |
| 5.0 | Oscillator Module (With Fail-Safe Clock Monitor) | |
| 6.0 | Resets | |
| 7.0 | Interrupts | |
| 8.0 | Power-Down Mode (Sleep) | |
| 9.0 | Low Dropout (LDO) Voltage Regulator | |
| 10.0 | Watchdog Timer (WDT) | |
| 11.0 | Flash Program Memory Control | 84 |
| 12.0 | I/O Ports | 100 |
| 13.0 | Interrupt-On-Change | |
| 14.0 | Fixed Voltage Reference (FVR) | 119 |
| 15.0 | Temperature Indicator Module | 121 |
| | Analog-to-Digital Converter (ADC) Module | |
| 17.0 | Timer0 Module | 157 |
| 18.0 | Timer1 Module with Gate Control | 160 |
| 19.0 | Timer2 Module | |
| 20.0 | Master Synchronous Serial Port (MSSP) Module | 175 |
| 21.0 | Capture/Compare/PWM Modules | 228 |
| 22.0 | Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) | |
| 23.0 | In-Circuit Serial Programming™ (ICSP™) | |
| 24.0 | Instruction Set Summary | |
| 25.0 | Electrical Specifications | |
| 26.0 | DC and AC Characteristics Graphs and Charts | |
| 27.0 | Development Support | |
| | Packaging Information | |
| | Aicrochip Website | |
| | omer Change Notification Service | |
| | omer Support | |
| Produ | uct Identification System | 360 |

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

The PIC16(L)F1512/3 are described within this data sheet. They are available in 28-pin packages. Figure 1-1 shows a block diagram of the PIC16(L)F1512/3 devices. Table 1-2 shows the pinout descriptions.

Reference Table 1-1 for peripherals available per device.

TABLE 1-1:DEVICE PERIPHERALSUMMARY

| Peripheral | | PIC16(L)F1512 | PIC16(L)F1513 | | | |
|-------------------------------|--------|---------------|---------------|--|--|--|
| Analog-to-Digital Converter (| ADC) | ٠ | • | | | |
| Fixed Voltage Reference (FV | /R) | ٠ | ٠ | | | |
| Temperature Indicator | | ٠ | • | | | |
| Capture/Compare/PWM Modules | | | | | | |
| | CCP1 | ٠ | • | | | |
| | CCP2 | • | • | | | |
| EUSARTs | | | | | | |
| | EUSART | ٠ | ٠ | | | |
| Master Synchronous Serial F | Ports | | | | | |
| | MSSP | ٠ | ٠ | | | |
| Timers | | | | | | |
| | Timer0 | ٠ | • | | | |
| | Timer1 | ٠ | • | | | |
| | Timer2 | • | • | | | |




TABLE 1-2: PIC16(L)F1512/3 PINOUT DESCRIPTION

| Name | Function | Input Type | Output Type | Description |
|---------------------------------|----------|------------------|----------------|---|
| RA0/AN0/SS ⁽²⁾ | RA0 | TTL | CMOS | General purpose I/O. |
| | AN0 | AN | _ | A/D Channel 0 input. |
| | SS | SS ST — Slave Se | | Slave Select input. |
| RA1/AN1 | RA1 | TTL | CMOS | General purpose I/O. |
| | AN1 | AN | _ | A/D Channel 1 input. |
| RA2/AN2 | RA2 | TTL | CMOS | General purpose I/O. |
| | AN2 | AN | _ | A/D Channel 2 input. |
| RA3/AN3/VREF+ | RA3 | TTL | CMOS | General purpose I/O. |
| | AN3 | AN | _ | A/D Channel 3 input. |
| | VREF+ | AN | — | A/D Positive Voltage Reference input. |
| RA4/T0CKI | RA4 | TTL | CMOS | General purpose I/O. |
| | T0CKI | ST | — | Timer0 clock input. |
| RA5/AN4/SS ⁽¹⁾ /VCAP | RA5 | TTL | CMOS | General purpose I/O. |
| | AN4 | AN | — | A/D Channel 4 input. |
| | SS | ST | — | Slave Select input. |
| | VCAP | Power | Power | Filter capacitor for Voltage Regulator (PIC16(L)F1512/3 only) |
| RA6/OSC2/CLKOUT | RA6 | TTL | CMOS | General purpose I/O. |
| | OSC2 | _ | XTAL | Crystal/Resonator (LP, XT, HS modes). |
| | CLKOUT | _ | CMOS | Fosc/4 output. |
| RA7/OSC1/CLKIN | RA7 | TTL | CMOS | General purpose I/O. |
| | OSC1 | XTAL | _ | Crystal/Resonator (LP, XT, HS modes). |
| | CLKIN | ST | — | External clock input (EC mode). |
| RB0/AN12/INT | RB0 | TTL | CMOS | General purpose I/O with IOC and WPU. |
| | AN12 | AN | — | A/D Channel 12 input. |
| | INT | ST | _ | External interrupt. |
| RB1/AN10 | RB1 | TTL | CMOS | General purpose I/O with IOC and WPU. |
| | AN10 | AN | _ | A/D Channel 10 input. |
| RB2/AN8 | RB2 | TTL | CMOS | General purpose I/O with IOC and WPU. |
| | AN8 | AN | | A/D Channel 8 input. |
| RB3/AN9/CCP2 ⁽²⁾ | RB3 | TTL | CMOS | General purpose I/O with IOC and WPU. |
| | AN9 | AN | | A/D Channel 9 input. |
| | CCP2 | ST | CMOS | Capture/Compare/PWM 2. |
| RB4/AN11/ADOUT | RB4 | TTL | CMOS | General purpose I/O with IOC and WPU. |
| | AN11 | AN | _ | A/D Channel 11 input. |
| | ADOUT | CMOS | | A/D with CVD output. |
| RB5/AN13/T1G | RB5 | TTL | CMOS | General purpose I/O with IOC and WPU. |
| | AN13 | AN | _ | A/D Channel 13 input. |
| | T1G | ST | | Timer1 Gate input. |
| RB6/ICSPCLK/ADGRDA | RB6 | TTL | CMOS | General purpose I/O with IOC and WPU. |
| | ICSPCLK | ST | CMOS | In-Circuit Data I/O. |
| | ADGRDA | _ | CMOS | Guard Ring output A. |

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C = Schmitt Trigger input with I^2C HV = High Voltage XTAL = Crystal

levels

Note 1: Peripheral pin location selected using APFCON register (Register 12-1). Default location.

2: Peripheral pin location selected using APFCON register (Register 12-1). Alternate location.

| TABLE 1-2: | PIC16(L)F1 | 512/3 PIN | ESCRI | PTION (CONTINUED) | |
|------------|------------|-----------|-------|-------------------|---|
| | | | | | _ |

| Name | Function | Input Type | Output Type | Description |
|-------------------------------|----------|------------------|----------------|---------------------------------------|
| RB7/ICSPDAT/ADGRDB | RB7 | TTL | CMOS | General purpose I/O with IOC and WPU. |
| | ICSPDAT | ST | CMOS | ICSP™ Data I/O. |
| | ·ADGRDB | _ | CMOS | Guard Ring output B. |
| RC0/SOSCO/T1CKI | RC0 | ST | CMOS | General purpose I/O. |
| | SOSCO | _ | XTAL | Secondary oscillator connection. |
| | T1CKI | ST | _ | Timer1 clock input. |
| RC1/SOSCI/CCP2 ⁽¹⁾ | RC1 | ST | CMOS | General purpose I/O. |
| | SOSCI | _ | XTAL | Secondary oscillator connection. |
| | CCP2 | ST | CMOS | Capture/Compare/PWM 2. |
| RC2/AN14/CCP1 | RC2 | ST | CMOS | General purpose I/O. |
| | AN14 | AN | _ | A/D Channel 14 input. |
| | CCP1 | ST | CMOS | Capture/Compare/PWM 1. |
| RC3/AN15/SCK/SCL | RC3 | ST | CMOS | General purpose I/O. |
| | AN15 | AN | | A/D Channel 15 input. |
| | SCK | ST | CMOS | SPI clock. |
| | SCL | I ² C | OD | I ² C clock. |
| RC4/AN16/SDI/SDA | RC4 | ST | CMOS | General purpose I/O. |
| | AN16 | AN | | A/D Channel 16 input. |
| | SDI | ST | | SPI data input. |
| | SDA | l ² C | OD | I ² C data input/output. |
| RC5/AN17/SDO | RC5 | ST | CMOS | General purpose I/O. |
| | AN17 | AN | | A/D Channel 17 input. |
| | SDO | _ | CMOS | SPI data output. |
| RC6/AN18/TX/CK | RC6 | ST | CMOS | General purpose I/O. |
| | AN18 | AN | | A/D Channel 18 input. |
| | TX | _ | CMOS | USART asynchronous transmit. |
| | СК | ST | CMOS | USART synchronous clock. |
| RC7/AN19/RX/DT | RC7 | ST | CMOS | General purpose I/O. |
| | AN19 | AN | | A/D Channel 19 input. |
| | RX | ST | | USART asynchronous input. |
| | DT | ST | CMOS | USART synchronous data. |
| RE3/MCLR/Vpp | RE3 | ST | | General purpose input with WPU. |
| | MCLR | ST | | Master Clear with internal pull-up. |
| | VPP | ΗV | _ | Programming voltage. |
| Vdd | Vdd | Power | — | Positive supply. |
| Vss | Vss | Power | — | Ground reference. |

 Legend:
 AN = Analog input or output
 CMOS = CMOS compatible input or output
 OD
 = Open-Drain

 TTL = TTL compatible input
 ST
 = Schmitt Trigger input with CMOS levels
 I²C
 = Schmitt Trigger input with I²C

 HV = High Voltage
 XTAL = Crystal
 Crystal
 Levels

Note 1: Peripheral pin location selected using APFCON register (Register 12-1). Default location.

2: Peripheral pin location selected using APFCON register (Register 12-1). Alternate location.

2.0 ENHANCED MID-RANGE CPU

This family of devices contain an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, Indirect, and Relative Addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

- Automatic Interrupt Context Saving
- 16-level Stack with Overflow and Underflow
- File Select Registers
- Instruction Set

2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See **Section 7.5 "Automatic Context Saving**", for more information.

2.2 16-Level Stack with Overflow and Underflow


These devices have an external stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register and, if enabled, will cause a software Reset. See **Section 3.4** "**Stack**" for more details.

2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one Data Pointer for all memory. When an FSR points to program memory, there is one additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can now also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See Section 3.5 "Indirect Addressing" for more details.

2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 24.0 "Instruction Set Summary**" for more details.



3.0 MEMORY ORGANIZATION

These devices contain the following types of memory:

- Program Memory
 - Configuration Words
 - Device ID
 - User ID
 - Flash Program Memory
- Data Memory
 - Core Registers
 - Special Function Registers
 - General Purpose RAM
 - Common RAM

The following features are associated with access and control of program memory and data memory:

- PCL and PCLATH
- Stack
- Indirect Addressing


TABLE 3-1: DEVICE SIZES AND ADDRESSES

3.1 **Program Memory Organization**

The enhanced mid-range core has a 15-bit program counter capable of addressing a 32K x 14 program memory space. Table 3-1 shows the memory sizes implemented for these devices. Accessing a location above these boundaries will cause a wrap-around within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 3-1 and Figure 3-2).

| Device | Program Memory Space (Words) | Last Program Memory Address | High-Endurance Flash Memory Address Range ⁽¹⁾ |
|---------------------------|---------------------------------|--------------------------------|---|
| PIC16F1512 PIC16LF1512 | 2,048 | 07FFh | 0780h-07FFh |
| PIC16F1513 PIC16LF1513 | 4,096 | 0FFFh | 0F80h-0FFFh |

Note 1: High-endurance Flash applies to low byte of each address in the range.



3.1.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

3.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

EXAMPLE 3-1: RETLW INSTRUCTION

| constants | |
|-------------------|---------------------|
| BRW | ;Add Index in W to |
| | ;program counter to |
| | ;select data |
| RETLW DATA0 | ;Index0 data |
| RETLW DATA1 | ;Index1 data |
| RETLW DATA2 | |
| RETLW DATA3 | |
| | |
| | |
| my_function | |
| ; LOTS OF CODE | |
| MOVLW DATA_IN | DEX |
| CALL constants | |
| ; THE CONSTANT IS | IN W |
| | |

The BRW instruction makes this type of table very simple to implement. If the code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available so the older table read method must be used.

3.1.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower eight bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The High directive will set bit<7> if a label points to a location in program memory.

EXAMPLE 3-2: ACCESSING PROGRAM MEMORY VIA FSR

| constants | |
|-------------------------|------------------|
| DW DATA0 | ;First constant |
| DW DATA1 | ;Second constant |
| DW DATA2 | |
| DW DATA3 | |
| my_function | |
| ; LOTS OF CODE | |
| MOVLW DATA_INDEX | |
| ADDLW LOW constan | nts |
| MOVWF FSR1L | |
| MOVLW HIGH consta | ants; MSb is set |
| | automatically |
| MOVWF FSR1H | |
| BTFSC STATUS, C | ;carry from |
| | ADDLW? |
| INCF FSR1H, f | ;yes |
| MOVIW 0[FSR1] | |
| ; THE PROGRAM MEMORY IS | 5 IN W |
| | |

3.2 Data Memory Organization

The data memory is partitioned in 32 memory banks with 128 bytes in a bank. Each bank consists of (Figure 3-3):

- 12 core registers
- 20 Special Function Registers (SFR)
- Up to 80 bytes of General Purpose RAM (GPR)
- · 16 bytes of common RAM

The active bank is selected by writing the bank number into the Bank Select Register (BSR). Unimplemented memory will read as '0'. All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). See **Section 3.5** "Indirect Addressing" for more information.

Data memory uses a 12-bit address. The upper seven bits of the address define the Bank address and the lower five bits select the registers/RAM in that bank.

3.2.1 CORE REGISTERS

The core registers contain the registers that directly affect the basic operation. The core registers occupy the first 12 addresses of every data memory bank (addresses x00h/x08h through x0Bh/x8Bh). These registers are listed below in Table 3-2. For detailed information, see Table 3-8.

| TABLE 3-2: CORE REGISTE |
|-------------------------|
|-------------------------|

| Addresses | BANKx | |
|--------------|--------|--|
| x00h or x80h | INDF0 | |
| x01h or x81h | INDF1 | |
| x02h or x82h | PCL | |
| x03h or x83h | STATUS | |
| x04h or x84h | FSR0L | |
| x05h or x85h | FSR0H | |
| x06h or x86h | FSR1L | |
| x07h or x87h | FSR1H | |
| x08h or x88h | BSR | |
| x09h or x89h | WREG | |
| x0Ah or x8Ah | PCLATH | |
| x0Bh or x8Bh | INTCON | |
| | | |

3.2.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- · the arithmetic status of the ALU
- · the Reset status

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the \overline{TO} and \overline{PD} bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 24.0 "Instruction Set Summary").

| Note 1: | The C and DC bits operate as Borrow |
|---------|---|
| | and Digit Borrow out bits, respectively, in |
| | subtraction. |

| | U-0 | U-0 | R-1/q | R-1/q | R/W-0/u | R/W-0/u | R/W-0/u |
|----------------|---|---|---|--|------------------|-------------------|------------------|
| _ | _ | _ | TO | PD | Z | DC ⁽¹⁾ | C ⁽¹⁾ |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Readab | ole bit | W = Writable | bit | U = Unimpler | nented bit, read | as '0' | |
| u = Bit is un | changed | x = Bit is unkr | iown | -n/n = Value a | at POR and BO | R/Value at all o | ther Resets |
| '1' = Bit is s | et | '0' = Bit is clea | ared | q = Value dep | pends on condit | ion | |
| | | | | | | | |
| bit 7-5 | Unimplemer | ted: Read as ' |)' | | | | |
| oit 4 | TO: Time-out | bit | | | | | |
| | | er-up, CLRWDT | | SLEEP instruc | tion | | |
| | 0 = A WDT ti | me-out occurre | d | | | | |
| oit 3 | PD: Power-d | own bit | | | | | |
| | | ver-up or by the tion of the SLEP | | | | | |
| | 0 = By execu | | | | | | |
| oit 2 | 0 = By execu Z: Zero bit | | | | | | |
| bit 2 | Z: Zero bit 1 = The resu | It of an arithmet | ic or logic op | eration is zero | | | |
| | Z: Zero bit 1 = The resu 0 = The resu | It of an arithmet It of an arithmet | ic or logic op ic or logic op | eration is zero | ero | | |
| | Z: Zero bit 1 = The resu 0 = The resu DC: Digit Ca | It of an arithmet It of an arithmet rry/Digit Borrow | ic or logic op ic or logic op bit ⁽¹⁾ | eration is zero eration is not ze | | | |
| bit 2 bit 1 | Z: Zero bit 1 = The resu 0 = The resu DC: Digit Ca 1 = A carry-o | It of an arithmet It of an arithmet ry/Digit Borrow ut from the 4th | ic or logic op ic or logic op bit ⁽¹⁾ low-order bit | eration is zero eration is not ze of the result oc | | | |
| bit 1 | Z: Zero bit 1 = The resu 0 = The resu DC: Digit Ca 1 = A carry-c 0 = No carry- | It of an arithmet It of an arithmet rry/Digit Borrow ut from the 4th out from the 4th | ic or logic op ic or logic op bit ⁽¹⁾ low-order bit | eration is zero eration is not ze of the result oc | | | |
| | Z : Zero bit 1 = The resu 0 = The resu DC : Digit Ca 1 = A carry-c 0 = No carry- C : Carry/Bor | It of an arithmet It of an arithmet rry/Digit Borrow ut from the 4th out from the 4th | ic or logic op ic or logic op bit ⁽¹⁾ low-order bit n low-order bi | eration is zero eration is not ze of the result oc it of the result | curred | | |

DECISTED 2 4. STATUS, STATUS DECISTED

second operand.

3.2.2 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh). The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

3.2.3 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh).


3.2.3.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See **Section 3.5.2** "Linear Data Memory" for more information.

3.2.4 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

FIGURE 3-3: BANKED MEMORY PARTITIONING



3.2.5 DEVICE MEMORY MAPS

The memory maps for PIC16(L)F1512/3 are as shown in Table 3-4 through Table 3-7.

TABLE 3-3: PIC16(L)F1512 MEMORY MAP (BANKS 0-7)

| | BANK 0 | | BANK 1 | | BANK 2 | | BANK 3 | | BANK 4 | | BANK 5 | | BANK 6 | | BANK 7 |
|--------------|---------------------------------|--------------|---|--------------|---------------------------------------|--------------|---------------------------------------|--------------|---------------------------------------|--------------|---------------------------------------|--------------|---------------------------------------|--------------|---------------------------------------|
| 000h | | 080h | | 100h | | 180h | | 200h | | 280h | | 300h | | 380h | |
| | Core Registers (Table 3-2) | | Core Registers (Table 3-2) | | Core Registers (Table 3-2) | | Core Registers (Table 3-2) | | Core Registers (Table 3-2) | | Core Registers (Table 3-2) | | Core Registers (Table 3-2) | | Core Registers (Table 3-2) |
| 00Bh | | 08Bh | | 10Bh | | 18Bh | | 20Bh | | 28Bh | | 30Bh | | 38Bh | |
| 00Ch | PORTA | 08Ch | TRISA | 10Ch | LATA | 18Ch | ANSELA | 20Ch | — | 28Ch | — | 30Ch | — | 38Ch | — |
| 00Dh | PORTB | 08Dh | TRISB | 10Dh | LATB | 18Dh | ANSELB | 20Dh | WPUB | 28Dh | _ | 30Dh | — | 38Dh | — |
| 00Eh | PORTC | 08Eh | TRISC | 10Eh | LATC | 18Eh | ANSELC | 20Eh | — | 28Eh | — | 30Eh | — | 38Eh | _ |
| 00Fh | _ | 08Fh | _ | 10Fh | _ | 18Fh | _ | 20Fh | — | 28Fh | — | 30Fh | — | 38Fh | _ |
| 010h | PORTE | 090h | TRISE | 110h | — | 190h | — | 210h | WPUE | 290h | — | 310h | — | 390h | _ |
| 011h | PIR1 | 091h | PIE1 | 111h | — | 191h | PMADRL | 211h | SSPBUF | 291h | CCPR1L | 311h | _ | 391h | _ |
| 012h | PIR2 | 092h | PIE2 | 112h | — | 192h | PMADRH | 212h | SSPADD | 292h | CCPR1H | 312h | — | 392h | _ |
| 013h | _ | 093h | _ | 113h | _ | 193h | PMDATL | 213h | SSPMSK | 293h | CCP1CON | 313h | _ | 393h | _ |
| 014h | _ | 094h | _ | 114h | | 194h | PMDATH | 214h | SSPSTAT | 294h | — | 314h | _ | 394h | IOCBP |
| 015h | TMR0 | 095h | OPTION_REG | 115h | — | 195h | PMCON1 | 215h | SSPCON1 | 295h | — | 315h | — | 395h | IOCBN |
| 016h | TMR1L | 096h | PCON | 116h | BORCON | 196h | PMCON2 | 216h | SSPCON2 | 296h | — | 316h | _ | 396h | IOCBF |
| 017h | TMR1H | 097h | WDTCON | 117h | FVRCON | 197h | VREGCON ⁽¹⁾ | 217h | SSPCON3 | 297h | — | 317h | _ | 397h | — |
| 018h | T1CON | 098h | — | 118h | _ | 198h | — | 218h | — | 298h | CCPR2L | 318h | _ | 398h | — |
| 019h | T1GCON | 099h | OSCCON | 119h | _ | 199h | RCREG | 219h | — | 299h | CCPR2H | 319h | _ | 399h | - |
| 01Ah | TMR2 | 09Ah | OSCSTAT | 11Ah | — | 19Ah | TXREG | 21Ah | — | 29Ah | CCP2CON | 31Ah | _ | 39Ah | — |
| 01Bh | PR2 | 09Bh | ADRES0L | 11Bh | — | 19Bh | SPBRGL | 21Bh | — | 29Bh | — | 31Bh | — | 39Bh | — |
| 01Ch | T2CON | 09Ch | ADRES0H | 11Ch | _ | 19Ch | SPBRGH | 21Ch | — | 29Ch | — | 31Ch | _ | 39Ch | - |
| 01Dh | — | 09Dh | ADCON0 | 11Dh | APFCON | 19Dh | RCSTA | 21Dh | _ | 29Dh | _ | 31Dh | _ | 39Dh | — |
| 01Eh | — | 09Eh | ADCON1 | 11Eh | _ | 19Eh | TXSTA | 21Eh | _ | 29Eh | — | 31Eh | | 39Eh | — |
| 01Fh | _ | 09Fh | _ | 11Fh | — | 19Fh | BAUDCON | 21Fh | — | 29Fh | — | 31Fh | — | 39Fh | — |
| 020h | General | 0A0h 0BFh | General Purpose Register 32 Bytes | 120h | Unimplemented | 1A0h | Unimplemented | 220h | Linimplemented | 2A0h | Linimplemented | 320h | Linimalomented | 3A0h | Unimplemented |
| | Purpose Register 80 Bytes | 0C0h | Unimplemented Read as '0' | | Unimplemented Read as '0' | | Unimplemented Read as '0' | | Unimplemented Read as '0' | | Unimplemented Read as '0' | | Unimplemented Read as '0' | | Unimplemented Read as '0' |
| 06Fh | | 0EFh | | 16Fh | | 1EFh | | 26Fh | | 2EFh | | 36Fh | | 3EFh | |
| 070h 07Fh | Common RAM | 0F0h 0FFh | Common RAM (Accesses 70h – 7Fh) | 170h 17Fh | Common RAM (Accesses 70h – 7Fh) | 1F0h 1FFh | Common RAM (Accesses 70h – 7Fh) | 270h 27Fh | Common RAM (Accesses 70h – 7Fh) | 2F0h 2FFh | Common RAM (Accesses 70h – 7Fh) | 370h 37Fh | Common RAM (Accesses 70h – 7Fh) | 3F0h 3FFh | Common RAM (Accesses 70h – 7Fh) |

Legend:= Unimplemented data memory locations, read as '0'.Note1:PIC16F1512 only.

TABLE 3-4: PIC16(L)F1513 MEMORY MAP (BANKS 0-7)

| | BANK 0 | • | BANK 1 | | BANK 2 | | BANK 3 | | BANK 4 | | BANK 5 | | BANK 6 | | BANK 7 |
|--------------|--|--------------|--|--------------|--|--------------|---------------------------------------|--------------|---------------------------------------|--------------|---------------------------------------|--------------|---------------------------------------|--------------|---------------------------------------|
| 000h | Core Registers (Table 3-2) | 080h | Core Registers (Table 3-2) | 100h | Core Registers (Table 3-2) | 180h | Core Registers (Table 3-2) | 200h | Core Registers (Table 3-2) | 280h | Core Registers (Table 3-2) | 300h | Core Registers (Table 3-2) | 380h | Core Registers (Table 3-2) |
| 00Bh | | 08Bh | | 10Bh | | 18Bh | | 20Bh | | 28Bh | | 30Bh | | 38Bh | |
| 00Ch | PORTA | 08Ch | TRISA | 10Ch | LATA | 18Ch | ANSELA | 20Ch | _ | 28Ch | _ | 30Ch | _ | 38Ch | _ |
| 00Dh | PORTB | 08Dh | TRISB | 10Dh | LATB | 18Dh | ANSELB | 20Dh | WPUB | 28Dh | _ | 30Dh | _ | 38Dh | _ |
| 00Eh | PORTC | 08Eh | TRISC | 10Eh | LATC | 18Eh | ANSELC | 20Eh | — | 28Eh | — | 30Eh | — | 38Eh | _ |
| 00Fh | _ | 08Fh | | 10Fh | _ | 18Fh | — | 20Fh | _ | 28Fh | _ | 30Fh | _ | 38Fh | _ |
| 010h | PORTE | 090h | TRISE | 110h | — | 190h | — | 210h | WPUE | 290h | — | 310h | _ | 390h | — |
| 011h | PIR1 | 091h | PIE1 | 111h | — | 191h | PMADRL | 211h | SSPBUF | 291h | CCPR1L | 311h | — | 391h | — |
| 012h | PIR2 | 092h | PIE2 | 112h | — | 192h | PMADRH | 212h | SSPADD | 292h | CCPR1H | 312h | — | 392h | — |
| 013h | — | 093h | _ | 113h | — | 193h | PMDATL | 213h | SSPMSK | 293h | CCP1CON | 313h | — | 393h | — |
| 014h | _ | 094h | — | 114h | _ | 194h | PMDATH | 214h | SSPSTAT | 294h | — | 314h | — | 394h | IOCBP |
| 015h | TMR0 | 095h | OPTION_REG | 115h | _ | 195h | PMCON1 | 215h | SSPCON1 | 295h | — | 315h | — | 395h | IOCBN |
| 016h | TMR1L | 096h | PCON | 116h | BORCON | 196h | PMCON2 | 216h | SSPCON2 | 296h | — | 316h | — | 396h | IOCBF |
| 017h | TMR1H | 097h | WDTCON | 117h | FVRCON | 197h | VREGCON ⁽¹⁾ | 217h | SSPCON3 | 297h | _ | 317h | — | 397h | _ |
| 018h | T1CON | 098h | — | 118h | _ | 198h | — | 218h | — | 298h | CCPR2L | 318h | — | 398h | — |
| 019h | T1GCON | 099h | OSCCON | 119h | — | 199h | RCREG | 219h | — | 299h | CCPR2H | 319h | — | 399h | — |
| 01Ah | TMR2 | 09Ah | OSCSTAT | 11Ah | — | 19Ah | TXREG | 21Ah | — | 29Ah | CCP2CON | 31Ah | — | 39Ah | — |
| 01Bh | PR2 | 09Bh | ADRES0L | 11Bh | — | 19Bh | SPBRG | 21Bh | — | 29Bh | | 31Bh | — | 39Bh | — |
| 01Ch | T2CON | 09Ch | ADRES0H | 11Ch | — | 19Ch | SPBRGH | 21Ch | — | 29Ch | — | 31Ch | — | 39Ch | — |
| 01Dh | _ | 09Dh | ADCON0 | 11Dh | APFCON | 19Dh | RCSTA | 21Dh | — | 29Dh | _ | 31Dh | — | 39Dh | — |
| 01Eh | _ | 09Eh | ADCON1 | 11Eh | _ | 19Eh | TXSTA | 21Eh | _ | 29Eh | _ | 31Eh | _ | 39Eh | — |
| 01Fh | — | 09Fh | — | 11Fh | — | 19Fh | BAUDCON | 21Fh | — | 29Fh | — | 31Fh | — | 39Fh | — |
| 020h | | 0A0h | | 120h | | 1A0h | | 220h | | 2A0h | | 320h | | 3A0h | |
| | General Purpose Register 80 Bytes | | General Purpose Register 80 Bytes | | General Purpose Register 80 Bytes | | Unimplemented Read as '0' |
| 06Fh | | 0EFh | | 16Fh | | 1EFh | | 26Fh | | 2EFh | | 36Fh | | 3EFh | |
| 070h 07Fh | Common RAM (Accesses 70h – 7Fh) | 0F0h 0FFh | Common RAM (Accesses 70h – 7Fh) | 170h 17Fh | Common RAM (Accesses 70h – 7Fh) | 1F0h 1FFh | Common RAM (Accesses 70h – 7Fh) | 270h 27Fh | Common RAM (Accesses 70h – 7Fh) | 2F0h 2FFh | Common RAM (Accesses 70h – 7Fh) | 370h 37Fh | Common RAM (Accesses 70h – 7Fh) | 3F0h 3FFh | Common RAM (Accesses 70h – 7Fh) |

Legend:= Unimplemented data memory locations, read as '0'.Note1:PIC16F1513 only.

TABLE 3-5:PIC16(L)F1512/3 MEMORY MAP (BANKS 8-30)

| | | - | • | | • | | | | | | | | | | |
|--------------|---------------------------------------|--------------|---------------------------------------|--------------|---------------------------------------|--------------|-------------------------------|--------------|---------------------------------------|--------------|---------------------------------------|--------------|---------------------------------------|--------------|-------------------------------|
| | BANK 8 | | BANK 9 | | BANK 10 | | BANK 11 | | BANK 12 | | BANK 13 | | BANK 14 | | BANK 15 |
| 400h | Core Registers (Table 3-2) | 480h | Core Registers (Table 3-2) | 500h | Core Registers (Table 3-2) | 580h | Core Registers (Table 3-2) | 600h | Core Registers (Table 3-2) | 680h | Core Registers (Table 3-2) | 700h | Core Registers (Table 3-2) | 780h | Core Registers (Table 3-2) |
| 40Bh | | 48Bh | | 50Bh | | 58Bh | | 60Bh | | 68Bh | | 70Bh | | 78Bh | |
| 40Ch 46Fh | Unimplemented Read as '0' | 48Ch 4EFh | Unimplemented Read as '0' | 50Ch 56Fh | Unimplemented Read as '0' | 58Ch 5EFh | Unimplemented Read as '0' | 60Ch 66Fh | Unimplemented Read as '0' | 68Ch 6EFh | Unimplemented Read as '0' | 70Ch 76Fh | See Table 3-6 | 78Ch 7EFh | Unimplemented Read as '0' |
| 470h 47Fh | Common RAM (Accesses 70h – 7Fh) | 4F0h 4FFh | Common RAM (Accesses 70h – 7Fh) | 570h 57Fh | Common RAM (Accesses 70h – 7Fh) | 5F0h 5FFh | (Accesses 70h – 7Fh) | 670h 67Fh | Common RAM (Accesses 70h – 7Fh) | 6F0h 6FFh | Common RAM (Accesses 70h – 7Fh) | 770h 77Fh | Common RAM (Accesses 70h – 7Fh) | 7F0h 7FFh | (Accesses 70h – 7Fh) |
| | DANK 46 | | DANK 47 | | | - | DANK 40 | - | BANK 20 | | DANK 24 | | BANK 22 | | DANK 02 |

| | BANK 16 | | BANK 17 | | BANK 18 | | BANK 19 | | BANK 20 | | BANK 21 | | BANK 22 | | BANK 23 |
|--------------|---------------------------------------|--------------|---------------------------------------|--------------|---------------------------------------|--------------|---------------------------------------|--------------|---------------------------------------|--------------|---------------------------------------|--------------|---------------------------------------|--------------|---------------------------------------|
| 800h | Core Registers (Table 3-2) | 880h | Core Registers (Table 3-2) | 900h | Core Registers (Table 3-2) | 980h | Core Registers (Table 3-2) | A00h | Core Registers (Table 3-2) | A80h | Core Registers (Table 3-2) | B00h | Core Registers (Table 3-2) | B80h | Core Registers (Table 3-2) |
| 80Bh | | 88Bh | | 90Bh | | 98Bh | | A0Bh | | A8Bh | | B0Bh | | B8Bh | |
| 80Ch | | 88Ch | | 90Ch | | 98Ch | | A0Ch | | A8Ch | | B0Ch | | B8Ch | |
| | Unimplemented Read as '0' |
| 86Fh | | 8EFh | | 96Fh | | 9EFh | | A6Fh | | AEFh | | B6Fh | | BEFh | |
| 870h 87Fh | Common RAM (Accesses 70h – 7Fh) | 8F0h 8FFh | Common RAM (Accesses 70h – 7Fh) | 970h 97Fh | Common RAM (Accesses 70h – 7Fh) | 9F0h 9FFh | Common RAM (Accesses 70h – 7Fh) | A70h A7Fh | Common RAM (Accesses 70h – 7Fh) | AF0h AFFh | Common RAM (Accesses 70h – 7Fh) | B70h B7Fh | Common RAM (Accesses 70h – 7Fh) | BF0h BFFh | Common RAM (Accesses 70h – 7Fh) |

| | BANK 24 | | BANK 25 | | BANK 26 | | BANK 27 | | BANK 28 | | BANK 29 | | BANK 30 | | BANK 31 |
|------|---------------------------------------|------|---------------------------------------|------|---------------------------------------|------|---------------------------------------|------|---------------------------------------|------|---------------------------------------|------|---------------------------------------|------|---------------------------------------|
| C00h | Core Registers (Table 3-2) | C80h | Core Registers (Table 3-2) | D00h | Core Registers (Table 3-2) | D80h | Core Registers (Table 3-2) | E00h | Core Registers (Table 3-2) | E80h | Core Registers (Table 3-2) | F00h | Core Registers (Table 3-2) | F80h | Core Registers (Table 3-2) |
| C0Bh | | C8Bh | | D0Bh | | D8Bh | | E0Bh | | E8Bh | | F0Bh | | F8Bh | |
| C0Ch | | C8Ch | | D0Ch | | D8Ch | | E0Ch | | E8Ch | | F0Ch | | F8Ch | |
| | Unimplemented Read as '0' | | See (Table 3-7) |
| C6Fh | | CEFh | | D6Fh | | DEFh | | E6Fh | | EEFh | | F6Fh | | FEFh | |
| C70h | Common RAM (Accesses 70h – 7Fh) | CF0h | Common RAM (Accesses 70h – 7Fh) | D70h | Common RAM (Accesses 70h – 7Fh) | DF0h | Common RAM (Accesses 70h – 7Fh) | E70h | Common RAM (Accesses 70h – 7Fh) | EF0h | Common RAM (Accesses 70h – 7Fh) | F70h | Common RAM (Accesses 70h – 7Fh) | FE0h | Common RAM (Accesses 70h – 7Fh) |
| C7Fh | , | CFFh | , | D7Fh | | DFFh | | E7Fh | , | EFFh | , | F7Fh | , | FEFh | , |

Legend: = Unimplemented data memory locations, read as '0'.

TABLE 3-6:PIC16(L)F1512/3 MEMORYMAP (BANK 14)

| | Bank 14 |
|--------------|---------------------------------------|
| 700h | Core Registers (Table 3-2) |
| 70Bh | |
| 70Ch 710h | Unimplemented Read as '0' |
| 711h | AADCON0 |
| 712h | AADCON1 |
| 713h | AADCON2 |
| 714h | AADCON3 |
| 715h | AADSTAT |
| 716h | AADPRE |
| 717h | AADACQ |
| 718h | AADGRD |
| 719h | AADCAP |
| 71Ah | AADRES0L |
| 71Bh | AADRES0H |
| 71Ch | AADRES1L |
| 71Dh | AADRES1H |
| 71Eh | |
| 71Fh | — |
| 720h 76Fh | Unimplemented Read as '0' |
| 770h | Common RAM (Accesses 70h – 7Fh) |
| 77Fh | |

TABLE 3-7:PIC16(L)F1512/3 MEMORYMAP (BANK 31)

| | Bank 31 |
|--------------|---------------------------------------|
| F80h F8Bh | Core Registers (Table 3-2) |
| F8Ch | Unimplemented Read as '0' |
| FE3h | |
| FE4h | STATUS_SHAD |
| FE5h | WREG_SHAD |
| FE6h | BSR_SHAD |
| FE7h | PCLATH_SHAD |
| FE8h | FSR0L_SHAD |
| FE9h | FSR0H_SHAD |
| FEAh | FSR1L_SHAD |
| FEBh | FSR1H_SHAD |
| FECh | - |
| FEDh | STKPTR |
| FEEh | TOSL |
| FEFh | TOSH |
| FF0h FFFh | Common RAM (Accesses 70h – 7Fh) |
| | |

Legend: = Unimplemented data memory locations, read as '0'.

Legend: = Unimplemented data memory locations, read as '0'.

3.2.6 CORE FUNCTION REGISTERS SUMMARY

The Core Function Registers listed in Table 3-8 can be addressed from any Bank.

| TABLE 3-8: | CORE FUNCTION REGISTERS SUMMARY |
|-------------------|---------------------------------|
| | |

| Addr | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets | |
|-----------------|--------|--------------|---|--------------|--------------|-------------|---------------|-----------|-----------|----------------------|---------------------------|--|
| Bank | 0-31 | | | | | | | | | | | |
| x00h or x80h | INDF0 | | this location ical register) | | nts of FSR0H | /FSR0L to a | ddress data r | nemory | | xxxx xxxx | uuuu uuuu | |
| x01h or x81h | INDF1 | | this location ical register) | | | xxxx xxxx | uuuu uuuu | | | | | |
| x02h or x82h | PCL | Program Co | am Counter (PC) Least Significant Byte 0000 0000 0 | | | | | | | | | |
| x03h or x83h | STATUS | _ | <u>TO</u> <u>PD</u> Z DC | | | | | | | | q quuu | |
| x04h or x84h | FSR0L | Indirect Dat | a Memory A | ddress 0 Lo | w Pointer | | | | | 0000 0000 | uuuu uuuu | |
| x05h or x85h | FSR0H | Indirect Dat | a Memory A | ddress 0 Hig | gh Pointer | | | | | 0000 0000 | 0000 0000 | |
| x06h or x86h | FSR1L | Indirect Dat | a Memory A | ddress 1 Lo | w Pointer | | | | | 0000 0000 | uuuu uuuu | |
| x07h or x87h | FSR1H | Indirect Dat | a Memory A | ddress 1 Hig | gh Pointer | | | | | 0000 0000 | 0000 0000 | |
| x08h or x88h | BSR | _ | _ | | BSR4 | BSR3 | BSR2 | BSR1 | BSR0 | 0 0000 | 0 0000 | |
| x09h or x89h | WREG | Working Re | egister | | | | | | | 0000 0000 | uuuu uuuu | |
| x0Ahor x8Ah | PCLATH | _ | Write Buffer for the upper 7 bits of the Program Counter -000 0000 -000 0 | | | | | | | | | |
| x0Bhor x8Bh | INTCON | GIE | PEIE | TMR0IE | INTE | INTF | IOCIF | 0000 0000 | 0000 0000 | | | |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', <math>r = reserved. Shaded locations are unimplemented, read as '0'.

3.2.7 SPECIAL FUNCTION REGISTERS SUMMARY

The Special Function Registers are listed in Table 3-9.

| TABL | LE 3-9: S | PECIAL | FUNCTI | ON REG | ISTER S | UMMAR | Y | | | | |
|------|-------------------------------------|---------------|------------------|---------------|----------------|-------------------------|--------------|---------|---------|----------------------|---------------------------------|
| Addr | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
| Ban | k 0 | | | | | | | | | | |
| 00Ch | PORTA | PORTA Dat | ta Latch whe | en written: P | ORTA pins wi | nen read | | | | xxxx xxxx | uuuu uuuu |
| 00Dh | PORTB | PORTB Dat | ta Latch whe | en written: P | ORTB pins w | hen read | | | | xxxx xxxx | uuuu uuuu |
| 00Eh | PORTC | PORTC Da | ta Latch whe | en written: P | ORTC pins w | hen read | | | | xxxx xxxx | uuuu uuuu |
| 00Fh | — | Unimpleme | nted | | | | | | | _ | _ |
| 010h | PORTE | _ | | — | _ | RE3 | _ | _ | — | x | u |
| 011h | PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 0000 | 0000 0000 |
| 012h | PIR2 | OSFIF | | — | _ | BCLIF | _ | _ | CCP2IF | 0 00 | 0 00 |
| 013h | — | Unimpleme | nted | | | | | | | _ | — |
| 014h | — | Unimpleme | nted | | | | | | | _ | — |
| 015h | TMR0 | Timer0 Mod | dule Register | | xxxx xxxx | uuuu uuuu | | | | | |
| 016h | TMR1L | Holding Re | gister for the | Least Signi | ficant Byte of | the 16-bit TI | VR1 Registe | r | | xxxx xxxx | uuuu uuuu |
| 017h | TMR1H | Holding Re | gister for the | Most Signif | icant Byte of | the 16-bit TM | IR1 Register | | | xxxx xxxx | uuuu uuuu |
| 018h | T1CON | TMR1C | S<1:0> | T1CKF | PS<1:0> | T1OSCEN | T1SYNC | _ | TMR10N | 0000 00-0 | uuuu uu-u |
| 019h | T1GCON | TMR1GE | T1GPOL | T1GTM | T1GSPM | T <u>1GGO</u> / DONE | T1GVAL | T1GS | S<1:0> | 00x0 0x00 | uuuu uxuu |
| 01Ah | TMR2 | Timer 2 Mo | dule Registe | er | | | | | | 0000 0000 | 0000 0000 |
| 01Bh | PR2 | Timer 2 Per | riod Register | | | | | | | 1111 1111 | 1111 1111 |
| 01Ch | T2CON | _ | | T2OUT | PS<3:0> | | TMR2ON | T2CKF | 'S<1:0> | -000 0000 | -000 0000 |
| 01Dh | — | Unimpleme | nted | | | | | | | _ | _ |
| 01Eh | _ | Unimpleme | nted | | | | | | | _ | _ |
| 01Fh | _ | Unimpleme | nted | | | | | | | _ | _ |
| Ban | k 1 | | | | | | | | | | |
| 08Ch | TRISA | PORTA Dat | ta Direction I | Register | | | | | | 1111 1111 | 1111 1111 |
| 08Dh | TRISB | PORTB Da | ta Direction | Register | | | | | | 1111 1111 | 1111 1111 |
| 08Eh | TRISC | | ta Direction | | | | | | | 1111 1111 | 1111 1111 |
| 08Fh | _ | Unimpleme | | 0 | | | | | | _ | _ |
| 090h | TRISE | | _ | _ | _ | (2) | _ | _ | _ | 1 | 1 |
| 091h | PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 0000 0000 |
| 092h | PIE2 | OSFIE | _ | _ | | BCLIE | | _ | CCP2IE | 0 00 | 0 00 |
| 093h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 094h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 095h | OPTION REG | WPUEN | INTEDG | TMR0CS | TMR0SE | PSA | | PS<2:0> | | 1111 1111 | 1111 1111 |
| 096h | PCON | STKOVF | STKUNF | _ | RWDT | RMCLR | RI | POR | BOR | 00-1 11qq | qq-q qquu |
| 097h | WDTCON | _ | _ | | v | VDTPS<4:0> | • | | SWDTEN | 01 0110 | |
| 098h | _ | Unimpleme | nted | L | | | | | L | _ | _ |
| 099h | OSCCON | _ | | IRCF | =<3:0> | | | SCS | <1:0> | -011 1-00 | -011 1-00 |
| 09Ah | OSCSTAT | SOSCR | | OSTS | HFIOFR | | | LFIOFR | HFIOFS | | q-qq0q |
| 09An | ADRES0L ⁽³⁾ | | Register Lov | | THOT | _ | _ | | 111013 | xxxx xxxx | uuuu uuuu |
| | ADRESOL ⁽³⁾ | | Register Lov | | | | | | | | |
| | ADRESOH(*) ADCON0 ⁽³⁾ | AVD Result | Register Hig | ji i | 040-4.0- | | | GO/DONE | | -000 0000 | uuuu uuuu -000 0000 |
| | ADCONU ⁽³⁾ | | | 4000-000 | CHS<4:0> | | | | ADON | | |
| 09Eh | ADCON19 | ADFM | ntad | ADCS<2:0> | 2 | — | — | ADPRE | EF<1:0> | 000000 | 000000 |
| 09Fh | — | Unimpleme | пеа | | | | | | | — | |

____.

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'. PIC16F1512/3 only. Unimplemented, read as '1'. Legend:

1:

Note

2:

This register is available in Bank 1 and Bank 14 under similar register names. See Table 16-4. 3:

| IADI | _E 3-9: 3 | SPECIAL | | | | | | | | I | 1 |
|--------------------|------------------------|-----------|--------------|---------------|----------------|---------------|-------|--------|----------|----------------------|---------------------------------|
| Addr | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
| Ban | k 2 | | | | | | | | | | |
| 10Ch | LATA | PORTA Dat | ta Latch | | | | | | | xxxx xxxx | uuuu uuuu |
| 10Dh | LATB | PORTB Da | ta Latch | | | | | | | xxxx xxxx | uuuu uuuu |
| 10Eh | LATC | PORTC Da | ta Latch | | | | | | | xxxx xxxx | uuuu uuuu |
| 10Fh to 115h | | Unimpleme | nted | | | | | | | _ | _ |
| 116h | BORCON | SBOREN | BORFS | | — | — | — | — | BORRDY | 10q | uuu |
| 117h | FVRCON | FVREN | FVRRDY | TSEN | TSRNG | _ | _ | ADFV | R<1:0> | 0q0000 | 0q0000 |
| 118h to 11Ch | | Unimpleme | nted | | | | | | | _ | _ |
| 11Dh | APFCON | | | | — | — | — | SSSEL | CCP2SEL | 00 | 00 |
| 11Eh | | Unimpleme | nted | | | | | | | — | _ |
| 11Fh | _ | Unimpleme | nted | | | | | | | _ | _ |
| Ban | k 3 | | | | | | | | | | |
| 18Ch | ANSELA | | _ | ANSA5 | _ | ANSA3 | ANSA2 | ANSA1 | ANSA0 | 1- 1111 | 1- 1111 |
| 18Dh | ANSELB | — | | ANSB5 | ANSB4 | ANSB3 | ANSB2 | ANSB1 | ANSB0 | 11 1111 | 11 1111 |
| 18Eh | ANSELC | ANSC7 | ANSC6 | ANSC5 | ANSC4 | ANSC3 | ANSC2 | _ | | 1111 1100 | 1111 1100 |
| 18Fh | | Unimpleme | nted | | | | | | | — | _ |
| 190h | | Unimpleme | nted | | | | | | | — | _ |
| 191h | PMADRL | Program M | emory Addre | ess Register | Low Byte | | | | | 0000 0000 | 0000 0000 |
| 192h | PMADRH | | Program M | emory Addre | ess Register I | ligh Byte | | | | 1000 0000 | 1000 0000 |
| 193h | PMDATL | Program M | emory Data | Register Lov | v Byte | | | | | xxxx xxxx | uuuu uuuu |
| 194h | PMDATH | | _ | Program M | emory Data F | Register High | Byte | | | xx xxxx | uu uuuu |
| 195h | PMCON1 | (2) | CFGS | LWLO | FREE | WRERR | WREN | WR | RD | 1000 x000 | 1000 q000 |
| 196h | PMCON2 | Program M | emory Contr | ol Register 2 | 2 | | | | | 0000 0000 | 0000 0000 |
| 197h | VREGCON ⁽¹⁾ | - | _ | _ | _ | _ | _ | VREGPM | Reserved | 01 | 01 |
| 198h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 199h | RCREG | USART Re | ceive Data F | Register | | | | | | 0000 0000 | 0000 0000 |
| 19Ah | TXREG | USART Tra | nsmit Data I | Register | | | | | | 0000 0000 | 0000 0000 |
| 19Bh | SPBRGL | | | | BRG< | <7:0> | | | | 0000 0000 | 0000 0000 |
| 19Ch | SPBRGH | | | | BRG< | 15:8> | | | | 0000 0000 | 0000 0000 |
| 19Dh | RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 0000 000x | 0000 000x |
| 19Eh | TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 0000 0010 | 0000 0010 |
| 19Fh | BAUDCON | ABDOVF | RCIDL | | SCKP | BRG16 | | WUE | ABDEN | 01-0 0-00 | 01 0 0 00 |

TABLE 3-9: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'. PIC16F1512/3 only.

1:

Note

Unimplemented, read as '1'. 2:

This register is available in Bank 1 and Bank 14 under similar register names. See Table 16-4. 3:

| IABL | _E 3-9: S | PECIAL | FUNCTI | ON REG | SISTER S | UMMAR | Y (CONI | INUED) | | | |
|--------------------|------------|------------|---------------|---------------------------|----------------|-------------|---------|--------|-------|----------------------|---------------------------------|
| Addr | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
| Ban | k 4 | | | | | | | | | | |
| 20Ch | | Unimpleme | nted | | | | | | | — | — |
| 20Dh | WPUB | WPUB7 | WPUB6 | WPUB5 | WPUB4 | WPUB3 | WPUB2 | WPUB1 | WPUB0 | 1111 1111 | 1111 1111 |
| 20Eh | _ | Unimpleme | nted | | | | | | | — | — |
| 20Fh | | Unimpleme | nted | | | | | | | — | — |
| 210h | WPUE | — | - | — | — | WPUE3 | — | — | — | 1 | 1 |
| 211h | SSPBUF | Synchronou | us Serial Por | t Receive B | uffer/Transmit | Register | | | | xxxx xxxx | uuuu uuuu |
| 212h | SSPADD | Synchronou | us Serial Por | rt (I ² C mode |) Address Re | gister | | | | 0000 0000 | 0000 0000 |
| 213h | SSPMSK | Synchronou | us Serial Por | t (I ² C mode |) Address Ma | sk Register | | | | 1111 1111 | 1111 1111 |
| 214h | SSPSTAT | SMP | CKE | D/A | Р | S | R/W | UA | BF | 0000 0000 | 0000 0000 |
| 215h | SSPCON1 | WCOL | SSPOV | SSPEN | CKP | | SSPM | <3:0> | | 0000 0000 | 0000 0000 |
| 216h | SSPCON2 | GCEN | ACKSTAT | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 0000 0000 | 0000 0000 |
| 217h | SSPCON3 | ACKTIM | PCIE | SCIE | BOEN | SDAHT | SBCDE | AHEN | DHEN | 0000 0000 | 0000 0000 |
| 218h to 21Fh | _ | Unimpleme | nted | | | | | | | _ | _ |
| Ban | k 5 | | | | | | | | | | |
| 28Ch to 290h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 291h | CCPR1L | Capture/Co | mpare/PWN | 1 Register 1 | (LSB) | | | | | xxxx xxxx | uuuu uuuu |
| 292h | CCPR1H | Capture/Co | mpare/PWN | 1 Register 1 | (MSB) | | | | | xxxx xxxx | uuuu uuuu |
| 293h | CCP1CON | — | — | DC1 | B<1:0> | | CCP1N | /<3:0> | | 00 0000 | 00 0000 |
| 294h to 297h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 298h | CCPR2L | Capture/Co | mpare/PWN | 1 Register 2 | (LSB) | | | | | xxxx xxxx | uuuu uuuu |
| 299h | CCPR2H | Capture/Co | mpare/PWN | 1 Register 2 | (MSB) | | | | | xxxx xxxx | uuuu uuuu |
| 29Ah | CCP2CON | _ | _ | DC2 | B<1:0> | | CCP2N | /<3:0> | | 00 0000 | 00 0000 |
| 29Bh to 29Fh | _ | Unimpleme | nted | | | | | | | _ | _ |
| Bank | K 6 | | | | | | | | | | ·1 |
| 30Ch to 31Fh | _ | Unimpleme | nted | | | | | | | _ | — |
| Bank | k 7 | | | | | | | | | | |
| 38Ch | | | | | | | | | | | |
| to 393h | _ | Unimpleme | nted | | | | | | | — | — |
| 394h | IOCBP | | | | IOCBP | | | | | 0000 0000 | |
| 395h | IOCBN | | | | IOCBN | | | | | 0000 0000 | |
| 396h | IOCBF | | | | IOCBF | <7:0> | | | | 0000 0000 | 0000 0000 |
| 397h to 39Fh | _ | Unimpleme | nted | | | | | | | _ | _ |

TABLE 3-9 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

PIC16F1512/3 only. Unimplemented, read as '1'. 1: 2:

Note

This register is available in Bank 1 and Bank 14 under similar register names. See Table 16-4. 3:

| TABI | _E 3-9: S | PECIAL | FUNCTI | ON REG | ISTER S | UMMAR | Y (CONT | INUED) | | • | |
|------------|-------------------------|-------------|--------------|--------------|---------------|--------------|---------|-----------|---------|----------------------|---------------------------------|
| Addr | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
| Ban | k 8-13 | | | | | | | | | | |
| x0Ch | | | | | | | | | | | |
| or x8Ch | | | | | | | | | | | |
| to v1Eb | — | Unimpleme | nted | | | | | | | — | — |
| x1Fh or | | | | | | | | | | | |
| x9Fh | | | | | | | | | | | |
| Bank | c 14 | | | | | | | | | | |
| 70ch to | _ | Unimpleme | nted | | | | | | | _ | _ |
| 710h | | | | | | | | | | | |
| 711h | AADCON0 ⁽³⁾ | — | | | CHS<4:0> | | | GO/DONE | ADON | -000 0000 | -000 0000 |
| 712h | AADCON1 ⁽³⁾ | ADFM | | ADCS<2:0> | > | _ | _ | ADPRE | EF<1:0> | 000000 | 000000 |
| 713h | AADCON2 | — | Т | RIGSEL<2: | 0> | — | — | — | — | -000 | -000 |
| 714h | AADCON3 | ADEPPOL | ADIPPOL | ADOLEN | ADOEN | ADOOEN | — | ADIPEN | ADDSEN | 0000 0-00 | 0000 0-00 |
| 715h | AADSTAT | — | - | — | — | — | ADCONV | ADST | G<1:0> | 000 | 000 |
| 716h | AADPRE | — | | | A | DPRE<6:0> | | | | -000 0000 | -000 0000 |
| 717h | AADACQ | — | | | A | DACQ<6:0> | | | | -000 0000 | -000 0000 |
| 718h | AADGRD | GRDBOE | GRDAOE | GRDPOL | _ | | _ | _ | — | 000 | 000 |
| 719h | AADCAP | — | — | — | — | — | AI | DDCAP<2:0 |)> | 000 | 000 |
| | AADRES0L ⁽³⁾ | | 0 Register L | | | | | | | xxxx xxxx | uuuu uuuu |
| | AADRES0H ⁽³⁾ | | 0 Register H | - | | | | | | XXXX XXXX | uuuu uuuu |
| | AADRES1L | | 1 Register L | | | | | | | XXXX XXXX | uuuu uuuu |
| - | AADRES1H | | 1 Register H | ligh | | | | | | XXXX XXXX | uuuu uuuu |
| 71Eh | | Unimpleme | nted | | | | | | | _ | _ |
| | k 15-30 | | | | | | | | | | |
| x0Ch or | | | | | | | | | | | |
| x8Ch | | | | | | | | | | | |
| to x1Fh | — | Unimpleme | nted | | | | | | | - | — |
| or | | | | | | | | | | | |
| x9Fh | | | | | | | | | | | |
| Ban | k 31 | | | | | | | | | | |
| F8Ch to | _ | Unimpleme | nted | | | | | | | _ | _ |
| FE3h | | | | | | | | | | | |
| FE4h | STATUS_SHAD | — | — | — | — | — | Z | DC | С | xxx | uuu |
| FE5h | WREG_SHAD | Working Re | gister Shad | ow | | | | | | xxxx xxxx | uuuu uuuu |
| FE6h | BSR_SHAD | — | — | — | Bank Select | Register Sha | adow | | | x xxxx | u uuuu |
| FE7h | PCLATH_SHAD | — | Program Co | ounter Latch | High Registe | er Shadow | | | | -xxx xxxx | uuuu uuuu |
| | FSR0L_SHAD | | | | w Pointer Sha | | | | | XXXX XXXX | uuuu uuuu |
| - | FSR0H_SHAD | | | | gh Pointer Sh | | | | | XXXX XXXX | uuuu uuuu |
| | FSR1L_SHAD | | | | w Pointer Sha | | | | | XXXX XXXX | uuuu uuuu |
| | FSR1H_SHAD | | | ddress 1 Hig | gh Pointer Sh | adow | | | | XXXX XXXX | uuuu uuuu |
| FECh | — | Unimpleme | nted | | - | | | | | — | — |
| | STKPTR | — | — | — | Current Stac | k Pointer | | | | 1 1111 | 1 1111 |
| FEEh | TOSL | Top of Stac | k Low Byte | | | | | | | XXXX XXXX | uuuu uuuu |
| FEFh | TOSH | — | Top of Stac | k High Byte | | | | | | -xxx xxxx | -uuu uuuu |

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'. PIC16F1512/3 only. Unimplemented, read as '1'. Legend:


Note 1: 2:

3: This register is available in Bank 1 and Bank 14 under similar register names. See Table 16-4.

3.3 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-4 shows the five situations for the loading of the PC.

FIGURE 3-4: LOADING OF PC IN DIFFERENT SITUATIONS



3.3.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the PC to be changed by writing the desired upper seven bits to the PCLATH register. When the lower eight bits are written to the PCL register, all 15 bits of the PC will change to the values contained in the PCLATH register and those being written to the PCL register.

3.3.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the PC (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note *AN556, Implementing a Table Read* (DS00556).

3.3.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

3.3.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

3.4 Stack

All devices have a 16-level x 15-bit wide hardware stack (refer to Figures 3-5 through 3-8). The stack space is not part of either program or data space. The PC is PUSHed onto the stack when CALL or CALLW instructions are executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer if the STVREN bit is programmed to '0' (Configuration Word 2). This means that after the stack has been PUSHed sixteen times, the seventeenth PUSH overwrites the value that was stored from the first PUSH. The eighteenth PUSH overwrites the second PUSH (and so on). The STKOVF and STKUNF flag bits will be set on an Overflow/Underflow, regardless of whether the Reset is enabled.

Note 1: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, CALLW, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

3.4.1 ACCESSING THE STACK

The stack is available through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. TOSH:TOSL register pair points to the TOP of the stack. Both registers are read/writable. TOS is split into TOSH and TOSL due to the 15-bit size of the PC. To access the stack, adjust the value of STKPTR, which will position TOSH:TOSL, then read/write to TOSH:TOSL. STKPTR is five bits to allow detection of overflow and underflow.

| Note: | Care should be taken when modifying the |
|-------|---|
| | STKPTR while interrupts are enabled. |

During normal program operation, CALL, CALLW and Interrupts will increment STKPTR while RETLW, RETURN, and RETFIE will decrement STKPTR. At any time STKPTR can be inspected to see how much stack is left. The STKPTR always points at the currently used place on the stack. Therefore, a CALL or CALLW will increment the STKPTR and then write the PC, and a return will unload the PC and then decrement STKPTR.

Reference Figure 3-5 through 3-8 for examples of accessing the stack.





FIGURE 3-5: ACCESSING THE STACK EXAMPLE 1

| RE 3-6: ACC | ESSING THE ST | ACK EXAMPLE | 2 |
|-------------|--|----------------|---|
| | | | _ |
| | 0x0F | | |
| | 0x0E | | |
| | 0x0D | | |
| | 0x0C | | |
| | 0x0B | | |
| | 0x0A | | |
| | 0x09 | | This figure shows the stack configuration |
| | 0x08 | | after the first CALL or a single interrupt. If a RETURN instruction is executed, the |
| | 0x07 | | return address will be placed in the Program Counter and the Stack Pointer |
| | 0x06 | | decremented to the empty state (0x1F). |
| | 0x05 | | _ |
| | 0x04 | | |
| | 0x03 | | |
| | 0x02 | | |
| | 0x01 | | |
| | 0x00 | Return Address | STKPTR = 0x00 |
| TOSH:TOSL | ESSING THE ST | | |
| | | | |
| | | | |
| | ESSING THE ST | | |
| | ESSING THE STA | | |
| | ESSING THE STA | | 3 After seven CALLS or six CALLS and an |
| | ESSING THE STA 0x0F 0x0E 0x0D 0x0C 0x0C 0x0B | | 3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions |
| | ESSING THE STA 0x0F 0x0E 0x0D 0x0C 0x0C 0x0B 0x0A | | 3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure |
| | ESSING THE STA 0x0F 0x0E 0x0D 0x0C 0x0C 0x0B 0x0A 0x0A 0x09 | | 3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses |
| | ESSING THE STA 0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x0A 0x09 0x08 | | 3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses |
| RE 3-7: ACC | ESSING THE STA 0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x09 0x08 0x07 | | 3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack. |
| | ESSING THE STA | ACK EXAMPLE | 3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses |
| RE 3-7: ACC | ESSING THE STA 0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x0A 0x0A 0x03 0x07 0x06 0x05 | ACK EXAMPLE | 3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack. |
| RE 3-7: ACC | ESSING THE STA 0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x09 0x08 0x07 0x06 0x05 0x04 | ACK EXAMPLE | 3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack. |
| RE 3-7: ACC | ESSING THE STA 0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x03 0x04 0x03 | ACK EXAMPLE | 3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack. |
| RE 3-7: ACC | ESSING THE STA 0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x09 0x0A 0x09 0x08 0x07 0x06 0x05 0x04 0x03 0x02 | ACK EXAMPLE | 3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack. |
| RE 3-7: ACC | ESSING THE STA 0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x03 0x04 0x03 | ACK EXAMPLE | 3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack. |

 $\ensuremath{\textcircled{}^{\odot}}$ 2012-2016 Microchip Technology Inc.

FIGURE 3-8: ACCESSING THE STACK EXAMPLE 4



3.4.2 OVERFLOW/UNDERFLOW RESET


If the STVREN bit in Configuration Word 2 is programmed to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

3.5 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:


- Traditional Data Memory
- Linear Data Memory
- Program Flash Memory



3.5.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.

FIGURE 3-10: TRADITIONAL DATA MEMORY MAP




3.5.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.


FIGURE 3-11: LINEAR DATA MEMORY MAP



3.5.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire program Flash memory is mapped to the upper half of the FSR address space. When the MSB of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower eight bits of each memory location is accessible via INDF. Writing to the program Flash memory cannot be accomplished via the FSR/INDF interface. All instructions that access program Flash memory via the FSR/INDF interface will require one additional instruction cycle to complete.

FIGURE 3-12: PROGRAM FLASH MEMORY MAP



4.0 DEVICE CONFIGURATION

Device Configuration consists of Configuration Words, Code Protection and Device ID.

4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 at 8007h and Configuration Word 2 at 8008h.

Note: The DEBUG bit in Configuration Word 2 is managed automatically by device development tools including debuggers and programmers. For normal device operation, this bit should be maintained as a '1'.

| REGISTER | 4-1: CON | FIGURATION | WORD 1 | | | | |
|------------------|--|--|--|--|---|---|-------|
| | | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | U-1 |
| | | FCMEN | IESO | CLKOUTEN | BOR | EN<1:0> | |
| | | bit 13 | | | | | bit 8 |
| | | | | | | | |
| R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 |
| CP | MCLRE | PWRTE | WD. | TE<1:0> | | FOSC<2:0> | |
| bit 7 | | | | | | | bit C |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | | P = Programma | able bit | U = Unimplemer | | | |
| '0' = Bit is cle | ared | '1' = Bit is set | | -n = Value when | blank or after | Bulk Erase | |
| bit 13 | 1 = Fail-Safe (| Safe Clock Monito Clock Monitor is e Clock Monitor is d | nabled | | | | |
| bit 12 | 1 = Internal/Ex | External Switcho ternal Switchove | r mode is enab | | | | |
| bit 11 | CLKOUTEN: <u>If FOSC Confi</u> This bit is <u>All other FOSC</u> | Clock Out Enable guration bits are s ignored, CLKOU ⁻ <u>C modes</u> : | bit set to LP, XT, H If function is dis | <u>S modes</u> : abled. Oscillator fu | | CLKOUT pin. | |
| | | OUT function is a | | ction on the CLKOL CLKOUT pin | Ji pin. | | |
| bit 10-9 | | : Brown-out Rese | | | | | |
| | | bled during operative operative operative operation operatio | | | | | |
| bit 8 | Unimplement | ed: Read as '1' | | | | | |
| bit 7 | CP: Code Pro | | | | | | |
| | | nemory code prote nemory code prote | | | | | |
| bit 6 | $\frac{\text{MCLRE: MCL}}{\text{If LVP bit = 1:}}$ This bit is $\frac{\text{If LVP bit = 0:}}{1 = \text{MCLR}}$ | R/VPP Pin Functio ignored. WPP pin function i | on Select bit s MCLR; Wea <u>k</u> | pull-up enabled. | bled; Weak pul | l-up under control of | |
| bit 5 | PWRTE: Powe 1 = PWRT dis 0 = PWRT er | | le bit | | | | |
| bit 4-3 | 11 = WDT ena 10 = WDT ena | abled while runnir ntrolled by the SW | ng and disabled | l in Sleep e WDTCON registe | r | | |
| bit 2-0 | FOSC<2:0>: 0 111 = ECH: F 110 = ECM: I 101 = ECL: E 100 = INTOS 011 = EXTRO 010 = HS oso 001 = XT oso | Dscillator Selectio External Clock, Hi External Clock, M External Clock, Lo iC oscillator: I/O fu C oscillator: Extern cillator: High-spee cillator: Crystal/res | gh-Power mod edium-Power n w-Power mode unction on CLK nal RC circuit c d crystal/reson sonator connec | (0-0.5 MHz): devic | device clock su e clock supplie pin ween OSC1 ar and OSC2 pir | upplied to CLKIN pin ed to CLKIN pin nd OSC2 pins ns | |

REGISTER 4-1: CONFIGURATION WORD 1

| REGISTER 4 | -2: CONI | FIGURATION | N WORD 2 | | | | |
|--------------------|---|--|--|--|--|--|-------|
| | | R/P-1 | R/P-1 | R/P-1 | R/P-1 | R/P-1 | U-1 |
| | | LVP | DEBUG | LPBOR | BORV | STVREN | _ |
| | | bit 13 | | • | | | bit |
| | | | | | | | |
| U-1 | U-1 | U-1 | R/P-1 | U-1 | U-1 | R/P-1 | R/P-1 |
| | — | — | VCAPEN ⁽¹⁾ | — | — | WRT< | |
| bit 7 | | | | | | | bit |
| Legend: | | | | | | | |
| R = Readable b | oit | P = Programm | able bit | U = Unimpleme | ented bit, read as | s '1' | |
| '0' = Bit is clear | ed | '1' = Bit is set | | -n = Value whe | n blank or after E | Bulk Erase | |
| bit 13 bit 12 | 1 = Low-voltag 0 = High-voltag DEBUG: In-Cir 1 = In-Circuit D | cuit Debugger N ebugger disable | enabled st be used for prog | ICSPDAT are ge | | | |
| bit 11 | LPBOR: Low-F | | d | | | | |
| bit 10 | 1 = Brown-out | Reset voltage (| ge Selection bit ⁽²⁾ /BOR), low trip poi /BOR), high trip po | | | | |
| bit 9 | 1 = Stack Over | flow or Underflo | erflow Reset Enat w will cause a Re w will not cause a | set | | | |
| bit 8-5 | Unimplemente | ed: Read as '1' | | | | | |
| bit 4 | <u>If PIC16LF1512</u> These bits <u>If PIC16F1512/</u> 0 = VCAF | 2/3 (regulator dis s are ignored. Al /3 (regulator ena | I VCAP pin function <u>bled)</u> : enabled on RA5 | | | | |
| bit 3-2 | Unimplemente | | | | | | |
| bit 1-0 | WRT<1:0>: Fla 2 kW Flash me 11 = Wri 10 = 000 01 = 000 00 = 000 4 kW Flash me 11 = Wri 10 = 000 | ash Memory Sel mory (PIC16(L)) ite protection off Dh to 1FFh write Dh to 3FFh write Dh to 7FFh write mory (PIC16(L)) ite protection off Dh to 1FFh write Dh to 7FFh write | -protected, 200h t -protected, 400h t -protected, no ado E1513 only): -protected, 200h t -protected, 800h t | o 7FFh may be i o 7FFh may be i dresses may be o FFFh may be o FFFh may be | modified by PMC modified by PMC modified by PMC modified by PMC | CON control CON control CON control CON control | |

4.2 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection is controlled independently. Internal access to the program memory is unaffected by any code protection setting.

4.2.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the \overline{CP} bit in Configuration Words. When $\overline{CP} = 0$, external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See Section 4.3 "Write Protection" for more information.

4.3 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as bootloader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Words define the size of the program memory block that is protected.

4.4 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See Section 11.4 "User ID, Device ID and Configuration Word Access" for more information on accessing these memory locations. For more information on checksum calculation, see the "*PIC16(L)F151X/152X Memory Programming Specification*" (DS41442).

4.5 Device ID and Revision ID

The memory location 8006h is where the Device ID and Revision ID are stored. The upper nine bits hold the Device ID. The lower five bits hold the Revision ID. See **Section 11.4 "User ID, Device ID and Configuration Word Access**" for more information on accessing these memory locations. Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

REGISTER 4-3: DEVICEID: DEVICE ID REGISTER

| | | R | R | R | R | R | R |
|-------|----------|--------|---|-----|----------|---|-------|
| | | | | DEV | <8:3> | | |
| | | bit 13 | | | | | bit 8 |
| R | R | R | R | R | R | R | R |
| | DEV<2:0> | | | | REV<4:0> | | |
| bit 7 | | | • | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '1' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | P = Programmable bit |
| | | |

bit 13-5 **DEV<8:0>:** Device ID bits

| Device | DEVICEID<13:0> Values | | | | | |
|-------------|-----------------------|----------|--|--|--|--|
| Device | DEV<8:0> | REV<4:0> | | | | |
| PIC16F1512 | 01 0111 000 | x xxxx | | | | |
| PIC16F1513 | 01 0110 010 | x xxxx | | | | |
| PIC16LF1512 | 01 0111 001 | x xxxx | | | | |
| PIC16LF1513 | 01 0111 010 | x xxxx | | | | |

bit 4-0 **REV<4:0>:** Revision ID bits

These bits are used to identify the revision (see Table under DEV<8:0> above).

5.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

5.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 5-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be supplied from one of two internal oscillators, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources
- Fast start-up oscillator allows internal circuits to power up and stabilize before switching to the 16 MHz HFINTOSC

The oscillator module can be configured in one of eight clock modes.

- 1. ECL External Clock Low-Power mode (0 MHz to 0.5 MHz)
- 2. ECM External Clock Medium Power mode (0.5 MHz to 4 MHz)
- 3. ECH External Clock High-Power mode (4 MHz to 20 MHz)
- 4. LP 32 kHz Low-Power Crystal mode.
- 5. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode (up to 4 MHz)
- 6. HS High Gain Crystal or Ceramic Resonator mode (4 MHz to 20 MHz)
- 7. RC External Resistor-Capacitor (RC).
- 8. INTOSC Internal oscillator (31 kHz to 16 MHz).

Clock Source modes are selected by the FOSC<2:0> bits in the Configuration Words. The FOSC bits determine the type of oscillator that will be used when the device is first powered.

The EC clock mode relies on an external logic level signal as the device clock source. The LP, XT and HS clock modes require an external crystal or resonator to be connected to the device. Each mode is optimized for a different frequency range. The RC clock mode requires an external resistor and capacitor to set the oscillator frequency.

The INTOSC internal oscillator block produces a low and high frequency clock source, designated LFINTOSC and HFINTOSC. (see Internal Oscillator Block, Figure 5-1). A wide selection of device clock frequencies may be derived from these two clock sources.




FIGURE 5-1: SIMPLIFIED PIC[®] MCU CLOCK SOURCE BLOCK DIAGRAM

5.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC) mode circuits.

Internal clock sources are contained within the oscillator module. The internal oscillator block has two internal oscillators that are used to generate the internal system clock sources: the 16 MHz High-Frequency Internal Oscillator and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See **Section 5.3** "Clock Switching" for additional information.

5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in the Configuration Words to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
 - Secondary oscillator during run-time, or
 - An external clock source determined by the value of the FOSC bits.

See Section 5.3 "Clock Switching" for more information.

5.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.


EC mode has three power modes to select from through Configuration Words:

- High power, 4-20 MHz (FOSC = 111)
- Medium power, 0.5-4 MHz (FOSC = 110)
- Low power, 0-0.5 MHz (FOSC = 101)

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.



EXTERNAL CLOCK (EC) MODE OPERATION



5.2.1.2 LP, XT, HS Modes

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 5-3). The three modes select a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).


XT Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

HS Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.

Figure 5-3 and Figure 5-4 show typical circuits for quartz crystal and ceramic resonators, respectively.


FIGURE 5-3:

QUARTZ CRYSTAL OPERATION (LP, XT OR HS MODE)



- and recommended application.2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
- **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
 - AN826, Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices (DS00826)
 - AN849, Basic PIC[®] Oscillator Design (DS00849)
 - AN943, Practical PIC[®] Oscillator Analysis and Design (DS00943)
 - AN949, Making Your Oscillator Work (DS00949)

FIGURE 5-4: CERAMIC RESONATOR OPERATION



3: An additional parallel feedback resistor (RP) may be required for proper ceramic resonator operation.

5.2.1.3 Oscillator Start-up Timer (OST)


If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended unless either FSCM or Two-Speed Start-up are enabled, in which case code will continue to execute while the OST is counting. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see Section 5.4 "Two-Speed Clock Start-up Mode").

5.2.1.4 Secondary Oscillator

The secondary oscillator is a separate crystal oscillator that is associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the SOSCO and SOSCI device pins.

The secondary oscillator can be used as an alternate system clock source and can be selected during run-time using clock switching. Refer to **Section 5.3 "Clock Switching"** for more information.



- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
 - AN826, Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices (DS00826)
 - AN849, Basic PIC[®] Oscillator Design (DS00849)
 - AN943, Practical PIC[®] Oscillator Analysis and Design (DS00943)
 - AN949, Making Your Oscillator Work (DS00949)
 - TB097, Interfacing a Micro Crystal MS1V-T1K 32.768 kHz Tuning Fork Crystal to a PIC16F690/SS (DS91097)
 - AN1288, Design Practices for Low-Power External Oscillators (DS01288)


5.2.1.5 External RC Mode

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required.

The RC circuit connects to OSC1. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. The function of the OSC2/CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

Figure 5-6 shows the external RC mode connections.





The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- threshold voltage variation
- component tolerances
- · packaging variations in capacitance

The user also needs to take into account variation due to tolerance of the external RC components used.

5.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in Configuration Words to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to the internal oscillator during run-time. See Section 5.3 "Clock Switching"for more information.

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT is available for general purpose I/O or CLKOUT.

The function of the OSC2/CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

The internal oscillator block has two independent oscillators that provides the internal system clock source.

- 1. The **HFINTOSC** (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz.
- The LFINTOSC (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source.

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). The frequency derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.4 "Internal Oscillator Clock Switch Timing" for more information.

The HFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

A fast start-up oscillator allows internal circuits to power up and stabilize before switching to HFINTOSC.

The High-Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running.

The High-Frequency Internal Oscillator Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

5.2.2.2 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.4 "Internal Oscillator Clock Switch Timing" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The Low-Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running.

5.2.2.3 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The output of the 16 MHz HFINTOSC and 31 kHz LFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register select the frequency output of the internal oscillators. One of the following frequencies can be selected via software:

- HFINTOSC
 - 16 MHz
 - 8 MHz
 - 4 MHz
 - 2 MHz
 - 1 MHz
 - 500 kHz (default after Reset)
 - 250 kHz
 - 125 kHz
 - 62.5 kHz
 - 31.25 kHz
- LFINTOSC
- 31 kHz

| Note: | Following any Reset, the IRCF<3:0> bits | | | | | | | | |
|-------|--|--|--|--|--|--|--|--|--|
| | of the OSCCON register are set to '0111' | | | | | | | | |
| | and the frequency selection is set to | | | | | | | | |
| | 500 kHz. The user can modify the IRCF | | | | | | | | |
| | bits to select a different frequency. | | | | | | | | |

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

5.2.2.4 Internal Oscillator Clock Switch Timing

When switching between the HFINTOSC and the LFINTOSC, the new oscillator may already be shut down to save power (see Figure 5-7). If this is the case, there is a delay after the IRCF<3:0> bits of the OSCCON register are modified before the frequency selection takes place. The OSCSTAT register will reflect the current active status of the HFINTOSC and LFINTOSC oscillators. The sequence of a frequency selection is as follows:

- 1. IRCF<3:0> bits of the OSCCON register are modified.
- 2. If the new clock is shut down, a clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. The current clock is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. The new clock is now active.
- 6. The OSCSTAT register is updated as required.
- 7. Clock switch is complete.

See Figure 5-7 for more details.

If the internal oscillator speed is switched between two clocks of the same source, there is no start-up delay before the new frequency is selected. Clock switching time delays are shown in Table 5-1.

Start-up delay specifications are located in the oscillator tables of **Section 25.0** "Electrical **Specifications**".

| FIGURE 5-7: | INTERNAL OSCILLATOR SWITCH TIMING |
|--------------|--|
| | |
| HFINTOSC → | LFINTOSC (FSCM and WDT disabled) |
| HFINTOSC | Oscillator Delay ⁽¹⁾ 2-cycle Sync Running |
| LFINTOSC | |
| IRCF <3:0> | $\neq 0$ $= 0$ |
| System Clock | |
| | LFINTOSC (Either FSCM or WDT enabled) |
| | |
| HFINTOSC | |
| LFINTOSC | |
| IRCF <3:0> | $\neq 0$ $\chi = 0$ |
| System Clock | |
| | |
| LFINTOSC → | |
| LFINTOSC | LFINTOSC turns off unless WDT or FSCM is enabled |
| HFINTOSC | Oscillator Delay ⁽¹⁾ 2-cycle Sync Running |
| IRCF <3:0> | |
| | |
| System Clock | |
| Note 1: See | e Table 5-1 for more information. |

5.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bits of the OSCCON register. The following clock sources can be selected using the SCS bits:

- Default system oscillator determined by FOSC bits in Configuration Words
- Secondary oscillator 32 kHz crystal
- Internal Oscillator Block (INTOSC)

5.3.1 SYSTEM CLOCK SELECT (SCS) BITS

The System Clock Select (SCS) bits of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bits of the OSCCON register = 00, the system clock source is determined by value of the FOSC<2:0> bits in the Configuration Words.
- When the SCS bits of the OSCCON register = 01, the system clock source is the secondary oscillator.
- When the SCS bits of the OSCCON register = 1x, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<3:0> bits of the OSCCON register. After a Reset, the SCS bits of the OSCCON register are always cleared.
 - Note: Any automatic clock switch, which may occur from Two-Speed Start-up or Fail-Safe Clock Monitor, does not update the SCS bits of the OSCCON register. The user can monitor the OSTS bit of the OSCSTAT register to determine the current system clock source.

When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 5-1.

5.3.2 OSCILLATOR START-UP TIMER STATUS (OSTS) BIT

The Oscillator Start-up Timer Status (OSTS) bit of the OSCSTAT register indicates whether the system clock is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Words, or from the internal clock source. In particular, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes. The OST does not reflect the status of the secondary oscillator.

5.3.3 SECONDARY OSCILLATOR

The secondary oscillator is a separate crystal oscillator associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the SOSCO and SOSCI device pins.

The secondary oscillator is enabled using the T1OSCEN control bit in the T1CON register. See **Section 18.0 "Timer1 Module with Gate Control"** for more information about the Timer1 peripheral.

5.3.4 SECONDARY OSCILLATOR READY (SOSCR) BIT

The user must ensure that the secondary oscillator is ready to be used before it is selected as a system clock source. The Secondary Oscillator Ready (SOSCR) bit of the OSCSTAT register indicates whether the secondary oscillator is ready to be used. After the SOSCR bit is set, the SCS bits can be configured to select the secondary oscillator.

5.4 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device. This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC internal oscillator block as the clock source and go back to Sleep without waiting for the external oscillator to become stable.

Two-Speed Start-up provides benefits when the oscillator module is configured for LP, XT or HS modes. The Oscillator Start-up Timer (OST) is enabled for these modes and must count 1024 oscillations before the oscillator can be used as the system clock source.

If the oscillator module is configured for any mode other than LP, XT or HS mode, then Two-Speed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

If the OST count reaches 1024 before the device enters Sleep mode, the OSTS bit of the OSCSTAT register is set and program execution switches to the external oscillator. However, the system may never operate from the external oscillator if the time spent awake is very short.

| Note: | Executing a SLEEP instruction will abort |
|-------|---|
| | the oscillator start-up time and will cause |
| | the OSTS bit of the OSCSTAT register to |
| | remain clear. |

TABLE 5-1: OSCILLATOR SWITCHING DELAYS

Switch From Switch To Oscillator Delay Any clock source LFINTOSC 1 cycle of each clock source HFINTOSC 2 μs (approx.) ECH, ECM, ECL, EXTRC 2 cycles LP, XT, HS 1024 Clock Cycles (OST) Secondary Oscillator 1024 Secondary Oscillator Cycles

5.4.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO (of the Configuration Words) = 1; Internal/External Switchover bit (Two-Speed Start-up mode enabled).
- SCS (of the OSCCON register) = 00.
- FOSC<2:0> bits in the Configuration Words configured for LP, XT or HS mode.

Two-Speed Start-up mode is entered after:

- Power-on Reset (POR) and, if enabled, after Power-up Timer (PWRT) has expired, or
- · Wake-up from Sleep.

Note: If FSCM is enabled, Two-Speed Start-up will automatically be enabled.

5.4.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- 2. Instructions begin execution by the internal oscillator at the frequency set in the IRCF<3:0> bits of the OSCCON register.
- 3. OST enabled to count 1024 clock cycles.
- 4. OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- 7. System clock is switched to external clock source.

$INTOSC \longrightarrow for the second seco$

FIGURE 5-8: TWO-SPEED START-UP


5.4.3 CHECKING TWO-SPEED CLOCK STATUS

Checking the state of the OSTS bit of the OSCSTAT register will confirm if the microcontroller is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Words, or the internal oscillator.

5.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM can detect oscillator failure any time after the Oscillator Start-up Timer (OST) has expired. The FSCM is enabled by setting the FCMEN bit in the Configuration Words. The FSCM is applicable to all external Oscillator modes (LP, XT, HS, EC, RC and secondary oscillator).

FIGURE 5-9: FSCM BLOCK DIAGRAM



5.5.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 5-9. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the external clock goes low.

5.5.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to an internal clock source and sets the bit flag OSFIF of the PIR2 register. Setting this flag will generate an interrupt if the OSFIE bit of the PIE2 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation.

The internal clock source chosen by the FSCM is determined by the IRCF<3:0> bits of the OSCCON register. This allows the internal oscillator to be configured before a failure occurs.

5.5.3 FAIL-SAFE CONDITION CLEARING


The Fail-Safe condition is cleared after a Reset or changing the SCS bits of the OSCCON register. When the SCS bits are changed, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON. When the OST times out, the Fail-Safe condition is cleared and the device will be operating from the external clock source. The Fail-Safe condition must be cleared before the OSFIF flag can be cleared.

5.5.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC or RC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. When the FSCM is enabled, the Two-Speed Start-up is also enabled. Therefore, the device will always be executing code while the OST is operating.

Note: Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the Status bits in the OSCSTAT register to verify the oscillator start-up and that the system clock switchover has successfully completed.





5.6 Oscillator Control Registers

| U-0 | R/W-0/0 | R/W-1/1 | R/W-1/1 | R/W-1/1 | U-0 | R/W-0/0 | R/W-0/0 | | |
|-----------------------------|--------------------------|---|-------------|-----------------|------------------|------------------|--------------|--|--|
| _ | | IRCF | <3:0> | | _ | SCS | <1:0> | | |
| bit 7 | | | | | | | bit | | |
| Lonondi | | | | | | | | | |
| Legend: R = Reada | bla bit | W = Writable | h it | | aantad hit raas | | | | |
| | | | | | nented bit, read | | | | |
| u = Bit is u | • | x = Bit is unkr | | -n/n = value a | at POR and BO | R/value at all o | other Resets | | |
| '1' = Bit is s | set | '0' = Bit is clea | ared | | | | | | |
| bit 7 | Unimpleme | ented: Read as ' | 0' | | | | | | |
| bit 6-3 | - | Internal Oscillat | | Select bits | | | | | |
| | 1111 = 16 | | . , | | | | | | |
| | 1110 = 8 N | /Hz | | | | | | | |
| | | 1101 = 4 MHz | | | | | | | |
| | 1100 = 2 MHz | | | | | | | | |
| | | 1011 = 1 MHz $1010 = 500 \text{ kHz}^{(1)}$ | | | | | | | |
| | 1010 = 500 1001 = 250 | | | | | | | | |
| | 1001 = 250 1000 = 125 | | | | | | | | |
| | |) kHz (default up | on Reset) | | | | | | |
| | 0110 = 250 | • • | on Reset) | | | | | | |
| | 0101 = 125 | | | | | | | | |
| | 0100 = 62. | | | | | | | | |
| | 001x = 31. | 25 kHz | | | | | | | |
| | 000x = 31 | kHz LF | | | | | | | |
| bit 2 | Unimpleme | ented: Read as ' | 0' | | | | | | |
| bit 1-0 | SCS<1:0>: | System Clock S | elect bits | | | | | | |
| | | al oscillator block | | | | | | | |
| | | dary oscillator | | | | | | | |
| | 00 = Clock | determined by F | OSC<2:0> in | Configuration W | /ords. | | | | |
| Note 1: | Duplicate freque | ncv derived from | HFINTOSC. | | | | | | |
| | | ·, | | | | | | | |

REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

| R-1/q | U-0 | R-q/q | R-0/q | U-0 | U-0 | R-0/0 | R-0/q | | | | | |
|----------------|-----------|--|------------------|---------------|---------------------------|-----------------|--------------|--|--|--|--|--|
| SOSCR | | OSTS | HFIOFR | — | _ | LFIOFR | HFIOFS | | | | | |
| bit 7 | | | | | | | bit | | | | | |
| | | | | | | | | | | | | |
| Legend: | | | | | | | | | | | | |
| R = Readal | ole bit | W = Writable | bit | | mented bit, rea | | | | | | | |
| u = Bit is ur | nchanged | x = Bit is unk | nown | | | OR/Value at all | other Resets | | | | | |
| '1' = Bit is s | et | '0' = Bit is cle | ared | q = Conditior | nal | | | | | | | |
| | | | | | | | | | | | | |
| bit 7 | | econdary Oscilla | tor Ready bit | | | | | | | | | |
| | If T1OSCE | | roady | | | | | | | | | |
| | | Secondary oscillator is ready Secondary oscillator is not ready | | | | | | | | | | |
| | | <u>If T10SCEN = 0</u> : | | | | | | | | | | |
| | 1 = Timer | 1 clock source is | always ready | | | | | | | | | |
| bit 6 | Unimpleme | ented: Read as ' | 0' | | | | | | | | | |
| bit 5 | OSTS: Osc | illator Start-up Ti | mer Status bit | | | | | | | | | |
| | | ng from the clock | | | | figuration Word | S | | | | | |
| | | ng from an interr | · · | | 00) | | | | | | | |
| bit 4 | | igh-Frequency Ir | nternal Oscillat | tor Ready bit | | | | | | | | |
| | | OSC is ready OSC is not ready | , | | | | | | | | | |
| bit 3-2 | | ented: Read as ' | | | | | | | | | | |
| bit 1 | • | | | or Ready bit | | | | | | | | |
| | | LFIOFR: Low-Frequency Internal Oscillator Ready bit 1 = LFINTOSC is ready | | | | | | | | | | |
| | | OSC is not ready | , | | | | | | | | | |
| bit 0 | HFIOFS: H | igh-Frequency Ir | nternal Oscillat | or Stable bit | | | | | | | | |
| | | OSC 16 MHz os | | | the INTOSC | | | | | | | |
| | 0 = HFINT | | | | · · · · · · · · · · · · · | | | | | | | |

REGISTER 5-2: OSCSTAT: OSCILLATOR STATUS REGISTER

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|---------|-------|--------------------|-----------|--------|---------|--------|--------|--------|---------------------|
| OSCCON | | | IRCF<3:0> | | | | SCS | <1:0> | 54 |
| OSCSTAT | SOSCR | — | OSTS | HFIOFR | _ | _ | LFIOFR | HFIOFS | 55 |
| PIE2 | OSFIE | _ | _ | _ | BCLIE | - | _ | CCP2IE | 71 |
| PIR2 | OSFIF | — | _ | _ | BCLIF | | — | CCP2IF | 73 |
| T1CON | TMR10 | S<1:0> T1CKPS<1:0> | | | T1OSCEN | T1SYNC | | TMR10N | 168 |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

TABLE 5-3: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

| Name | Bits | Bit -/7 | Bit -/6 | Bit 13/5 | Bit 12/4 | Bit 11/3 | Bit 10/2 | Bit 9/1 | Bit 8/0 | Register on Page |
|---------|--------|---------|---------|----------|----------|-----------|----------|-----------|---------|---------------------|
| | 13:8 — | | — | | IESO | CLKOUTEN | BOREI | N<1:0> | — | 07 |
| CONFIG1 | 7:0 | CP | MCLRE | PWRTE | WDTE | WDTE<1:0> | | FOSC<2:0> | | 37 |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.


6.0 RESETS

There are multiple ways to reset this device:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Low-Power Brown-out Reset (LPBOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- · Stack Underflow
- · Programming mode exit

To allow VDD to stabilize, an optional power-up timer can be enabled to extend the Reset time after a BOR or POR event.

FIGURE 6-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 6-1.

6.1 **Power-on Reset (POR)**

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

6.1.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a nominal 64 ms timeout on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in Configuration Words.

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note *AN607, "Power-up Trouble Shooting"* (DS00607).

6.2 Brown-Out Reset (BOR)

The BOR circuit holds the device in Reset when VDD reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Words. The four operating modes are:

- BOR is always on
- BOR is off when in Sleep
- · BOR is controlled by software
- · BOR is always off

Refer to Table 6-1 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Words.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below VBOR for a duration greater than parameter TBORDC, the device will reset. See Figure 6-2 for more information.

| | BOIL OF EILATI | | | |
|------------|----------------|-------------|----------|---|
| BOREN<1:0> | SBOREN | Device Mode | BOR Mode | Instruction Execution upon: Release of POR or Wake-up from Sleep |
| 11 | Х | Х | Active | Waits for BOR ready ⁽¹⁾ (BORRDY = 1) |
| 10 | Awake | Awake | Active | Waits for BOR ready (BORRDY = 1) |
| 10 | A | Sleep | Disabled | Waits for BOR ready (BORRD F - 1) |
| 01 | 1 | Х | Active | Waits for BOR ready ⁽¹⁾ (BORRDY = 1) |
| 01 | 0 | Х | Disabled | Begins immediately (BORRDY = x) |
| 00 | Х | Х | Disabled | begins inimediately (BORRDT - X) |

TABLE 6-1: BOR OPERATING MODES

Note 1: In these specific cases, "Release of POR" and "Wake-up from Sleep", there is no delay in start-up. The BOR ready flag, (BORRDY = 1), will be set before the CPU is ready to execute instructions because the BOR circuit is forced on by the BOREN<1:0> bits.

6.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Words are programmed to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

6.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Words are programmed to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.


6.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Words are programmed to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device startup is not delayed by the BOR ready condition or the VDD level.

BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.





REGISTER 6-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

| REGISTER 6-1: BORCON: BROWN-OUT RESET CONTROL REGISTER | | | | | | | | |
|--|---|-------------------|------|---------------|------------------|--------|-------------|--|
| R/W-1/u | R/W-0/u | U-0 | U-0 | U-0 | U-0 | U-0 | R-q/u | |
| SBOREN | BORFS | — | _ | — | — | — | BORRDY | |
| bit 7 bit 0 | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, read | as '0' | | |
| u = Bit is unch | anged | x = Bit is unkr | iown | • | at POR and BOF | | ther Resets | |
| '1' = Bit is set | <u> </u> | '0' = Bit is clea | ared | a = Value der | pends on conditi | on | | |
| bit 7 SBOREN: Software Brown-out Reset Enable bit If BOREN <1:0> in Configuration Words ≠ 01: SBOREN is read/write, but has no effect on the BOR. If BOREN <1:0> in Configuration Words = 01: 1 = BOR Enabled 0 = BOR Disabled bit 6 BORFS: Brown-out Reset Fast Start bit ⁽¹⁾ If BOREN<1:0> = 11 (Always on) or BOREN<1:0> = 00 (Always off) BORFS is Read/Write, but has no effect. | | | | | | | | |
| | If BOREN <1:0> = 10 (Disabled in Sleep) or BOREN<1:0> = 01 (Under software control): 1 = Band gap is forced on always (covers sleep/wake-up/operating cases) 0 = Band gap operates normally, and may turn off | | | | | | | |
| bit 5-1 | Unimplemen | ted: Read as ' |)' | | | | | |
| bit 0 | it 0 BORRDY: Brown-out Reset Circuit Ready Status bit 1 = The Brown-out Reset circuit is active 0 = The Brown-out Reset circuit is inactive | | | | | | | |
| Note 1: BOREN<1:0> bits are located in Configuration Words. | | | | | | | | |

6.3 Low-Power Brown-out Reset (LPBOR)

The Low-Power Brown-Out Reset (LPBOR) is an essential part of the Reset subsystem. Refer to Figure 6-1 to see how the BOR interacts with other modules.

The LPBOR is used to monitor the external VDD pin. When too low of a voltage is detected, the device is held in Reset. When this occurs, a register bit ($\overline{\text{BOR}}$) is changed to indicate that a BOR Reset has occurred. The same bit is set for both the BOR and the LPBOR. Refer to Register 6-2.

6.3.1 ENABLING LPBOR

The LPBOR is controlled by the LPBOREN bit of Configuration Words. When the device is erased, the LPBOR module defaults to disabled.

6.3.1.1 LPBOR Module Output

The output of the LPBOR module is a signal indicating whether or not a Reset is to be asserted. This signal is to be OR'd together with the Reset signal of the BOR module to provide the generic BOR signal which goes to the PCON register and to the power control block.

6.4 MCLR

The $\overline{\text{MCLR}}$ is an optional external input that can reset the device. The $\overline{\text{MCLR}}$ function is controlled by the MCLRE bit of Configuration Words and the LVP bit of Configuration Words (Register 4-2).

TABLE 6-2: MCLR CONFIGURATION

| MCLRE | LVP | MCLR |
|-------|-----|----------|
| 0 | 0 | Disabled |
| 1 | 0 | Enabled |
| x | 1 | Enabled |

6.4.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

6.4.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See Section 12.5 "PORTE Registers" for more information.

6.5 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The TO and PD bits in the STATUS register are changed to indicate the WDT Reset. See Section 10.0 "Watchdog Timer (WDT)" for more information.

6.6 RESET Instruction

A RESET instruction will cause a device Reset. The \overline{RI} bit in the PCON register will be set to '0'. See Table 6-3 for default conditions after a RESET instruction has occurred.

6.7 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Words. See **Section 3.4.2** "Overflow/Underflow **Reset**" for more information.

6.8 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

6.9 Power-Up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the $\overrightarrow{\text{PWRTE}}$ bit of Configuration Words.

6.10 Start-up Sequence


Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- 2. Oscillator start-up timer runs to completion (if required for oscillator source).
- 3. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for more information.

The Power-up Timer and oscillator start-up timer run independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer and oscillator start-up timer will expire. Upon bringing MCLR high, the device will begin execution immediately (see Figure 6-3). This is useful for testing purposes or to synchronize more than one device operating in parallel.





6.11 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON register are updated to indicate the cause of the Reset. Table 6-3 and Table 6-4 show the Reset conditions of these registers.

| STKOVF | STKUNF | RWDT | RMCLR | RI | POR | BOR | то | PD | Condition |
|--------|--------|------|-------|----|-----|-----|----|----|---|
| 0 | 0 | 1 | 1 | 1 | 0 | x | 1 | 1 | Power-on Reset |
| 0 | 0 | 1 | 1 | 1 | 0 | x | 0 | x | Illegal, $\overline{\text{TO}}$ is set on $\overline{\text{POR}}$ |
| 0 | 0 | 1 | 1 | 1 | 0 | x | x | 0 | Illegal, \overline{PD} is set on \overline{POR} |
| 0 | 0 | u | 1 | 1 | u | 0 | 1 | 1 | Brown-out Reset |
| u | u | 0 | u | u | u | u | 0 | u | WDT Reset |
| u | u | u | u | u | u | u | 0 | 0 | WDT Wake-up from Sleep |
| u | u | u | u | u | u | u | 1 | 0 | Interrupt Wake-up from Sleep |
| u | u | u | 0 | u | u | u | u | u | MCLR Reset during normal operation |
| u | u | u | 0 | u | u | u | 1 | 0 | MCLR Reset during Sleep |
| u | u | u | u | 0 | u | u | u | u | RESET Instruction Executed |
| 1 | u | u | u | u | u | u | u | u | Stack Overflow Reset (STVREN = 1) |
| u | 1 | u | u | u | u | u | u | u | Stack Underflow Reset (STVREN = 1) |

TABLE 6-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

TABLE 6-4: RESET CONDITION FOR SPECIAL REGISTERS⁽²⁾

| Condition | Program Counter | STATUS Register | PCON Register |
|------------------------------------|-----------------------|--------------------|------------------|
| Power-on Reset | 0000h | 1 1000 | 00-1 110x |
| MCLR Reset during normal operation | 0000h | u uuuu | uu-u Ouuu |
| MCLR Reset during Sleep | 0000h | 1 Ouuu | uu-u Ouuu |
| WDT Reset | 0000h | 0 uuuu | uu-0 uuuu |
| WDT Wake-up from Sleep | PC + 1 | 0 Ouuu | uu-u uuuu |
| Brown-out Reset | 0000h | 1 luuu | 00-1 11u0 |
| Interrupt Wake-up from Sleep | PC + 1 ⁽¹⁾ | 1 Ouuu | uu-u uuuu |
| RESET Instruction Executed | 0000h | u uuuu | uu-u u0uu |
| Stack Overflow Reset (STVREN = 1) | 0000h | u uuuu | lu-u uuuu |
| Stack Underflow Reset (STVREN = 1) | 0000h | u uuuu | ul-u uuuu |

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and Global Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

2: If a Status bit is not implemented, that bit will be read as '0'.

6.12 Power Control (PCON) Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Reset Instruction Reset (RI)
- MCLR Reset (RMCLR)
- Watchdog Timer Reset (RWDT)
- Stack Underflow Reset (STKUNF)
- Stack Overflow Reset (STKOVF)

The PCON register bits are shown in Register 6-2.

REGISTER 6-2: PCON: POWER CONTROL REGISTER

| R/W/HS-0/q | R/W/HS-0/q | U-0 | R/W/HC-1/q | R/W/HC-1/q | R/W/HC-1/q | R/W/HC-q/u | R/W/HC-q/u |
|------------|------------|-----|------------|------------|------------|------------|------------|
| STKOVF | STKUNF | - | RWDT | RMCLR | RI | POR | BOR |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | | | | |
|-----------------------------------|---|---------------------------|---|--|--|--|--|
| HC = Bit is cle | ared by hardwa | are | HS = Bit is set by hardware | | | | |
| R = Readable bit W = Writable bit | | | U = Unimplemented bit, read as '0' | | | | |
| u = Bit is unch | anged | x = Bit is unknown | -m/n = Value at POR and BOR/Value at all other Resets | | | | |
| '1' = Bit is set | | '0' = Bit is cleared | q = Value depends on condition | | | | |
| | | | | | | | |
| bit 7 | STKOVF: Sta | ack Overflow Flag bit | | | | | |
| | 1 = A Stack | Overflow occurred | | | | | |
| | 0 = A Stack | Overflow has not occurred | or cleared by firmware | | | | |
| bit 6 | STKUNF: Sta | ack Underflow Flag bit | | | | | |
| | | Underflow occurred | | | | | |
| | | Underflow has not occurre | d or cleared by firmware | | | | |
| bit 5 | <u> </u> | ted: Read as '0' | | | | | |
| bit 4 | | hdog Timer Reset Flag bit | | | | | |
| | | • | ccurred or set to '1' by firmware | | | | |
| | | log Timer Reset has occur | red (cleared by hardware) | | | | |
| bit 3 | | LR Reset Flag bit | | | | | |
| | | Reset has not occurred or | set to '1' by firmware · '0' in hardware when a MCLR Reset occurs) | | | | |
| bit 2 | | | | | | | |
| DIL Z | | struction Flag bit | xecuted or set to '1' by firmware | | | | |
| | | | uted (cleared by hardware) | | | | |
| bit 1 | | -on Reset Status bit | | | | | |
| | | r-on Reset occurred | | | | | |
| | 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs) | | | | | | |
| bit 0 | | -out Reset Status bit | , | | | | |
| | 1 = No Browi | n-out Reset occurred | | | | | |
| | | | be set in software after a Power-on Reset or Brown-out Reset | | | | |
| | occurs) | | | | | | |
| | | | | | | | |

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|--------|--------|--------|-------|------------|-------|-------|-------|--------|---------------------|
| BORCON | SBOREN | BORFS | _ | | — | | | BORRDY | 58 |
| PCON | STKOVF | STKUNF | | RWDT | RMCLR | RI | POR | BOR | 62 |
| STATUS | — | _ | | TO | PD | Z | DC | С | 18 |
| WDTCON | _ | _ | | WDTPS<4:0> | | | | SWDTEN | 82 |

TABLE 6-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

Legend: — = unimplemented, reads as '0'. Shaded cells are not used by Resets.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

7.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.


This chapter contains the following information for Interrupts:

- · Operation
- Interrupt Latency
- Interrupts During Sleep
- INT Pin
- · Automatic Context Saving

Many peripherals produce interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 7-1.

FIGURE 7-1: INTERRUPT LOGIC



7.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- · GIE bit of the INTCON register
- Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIEx register)

The INTCON, PIR1 and PIR2 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- · Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Critical registers are automatically saved to the shadow registers (See Section 7.5 "Automatic Context Saving")
- PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.

For additional information on a specific interrupt's operation, refer to its peripheral chapter.


| Note 1: | Individual | inte | rrupt | flag | bits | s are | e set, |
|---------|-------------|------|-------|-------|------|-------|--------|
| | regardless | of | the | state | of | any | other |
| | enable bits | | | | | | |


2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

7.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is three or four instruction cycles. For asynchronous interrupts, the latency is three to five instruction cycles, depending on when the interrupt occurs. See Figure 7-2 and Figure 7-3 for more details.







5: INTF is enabled to be set any time during the Q4-Q1 cycles.

7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to the Section 8.0 "Power-Down Mode (Sleep)" for more details.

7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION_REG register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

7.6 Interrupt Control Registers

7.6.1 INTCON REGISTER

The INTCON register is a readable and writable register that contains the various enable and flag bits for TMR0 register overflow, interrupt-on-change and external INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

| R/W-0/0 | R-0/0 |
|---------|---------|---------|---------|---------|---------|---------|-------|
| GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

| bit 7 | GIE: Global Interrupt Enable bit |
|-------|---|
| | 1 = Enables all active interrupts0 = Disables all interrupts |
| bit 6 | PEIE: Peripheral Interrupt Enable bit 1 = Enables all active peripheral interrupts 0 = Disables all peripheral interrupts |
| bit 5 | TMR0IE: Timer0 Overflow Interrupt Enable bit 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt |
| bit 4 | INTE: INT External Interrupt Enable bit 1 = Enables the INT external interrupt 0 = Disables the INT external interrupt |
| bit 3 | IOCIE: Interrupt-on-Change Interrupt Enable bit 1 = Enables the interrupt-on-change 0 = Disables the interrupt-on-change |
| bit 2 | TMR0IF: Timer0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed 0 = TMR0 register did not overflow |
| bit 1 | INTF: INT External Interrupt Flag bit 1 = The INT external interrupt occurred 0 = The INT external interrupt did not occur |
| bit 0 | IOCIF: Interrupt-on-Change Interrupt Flag bit⁽¹⁾ 1 = When at least one of the interrupt-on-change pins changed state 0 = None of the interrupt-on-change pins have changed state |
| | |

Note 1: The IOCIF Flag bit is read-only and cleared when all the interrupt-on-change flags in the IOCBF register have been cleared by software.

7.6.2 PIE1 REGISTER

The PIE1 register contains the interrupt enable bits, as shown in Register 7-2.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

| REGISTER | 7-2: PIE1: | PERIPHERA | | PT ENABLE | REGISTER 1 | | | | |
|------------------|--------------------------------|--|----------------|-----------------|------------------|------------------|-------------|--|--|
| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | | |
| TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | | |
| bit 7 | | | | | | | bit (| | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable | | W = Writable | | • | mented bit, read | | | | |
| u = Bit is unc | • | x = Bit is unkr | | -n/n = Value a | at POR and BO | R/Value at all c | ther Resets | | |
| '1' = Bit is set | | '0' = Bit is cle | ared | | | | | | |
| bit 7 | TMR1GIE: T | imer1 Gate Inte | rrupt Enable I | pit | | | | | |
| | | the Timer1 Gat the Timer1 Gat | | | | | | | |
| bit 6 | ADIE: A/D C | onverter (ADC) | Interrupt Ena | ble bit | | | | | |
| | | the ADC interru | | | | | | | |
| bit 5 | RCIE: USAR | RCIE: USART Receive Interrupt Enable bit | | | | | | | |
| | | the USART rec the USART rec | | | | | | | |
| bit 4 TXIE: US | | T Transmit Inte | rrupt Enable b | it | | | | | |
| | | the USART trar the USART tra | | | | | | | |
| bit 3 | SSPIE: Sync | hronous Serial | Port (MSSP) | Interrupt Enabl | e bit | | | | |
| | | the MSSP inter the MSSP inter | | | | | | | |
| bit 2 | CCP1IE: CC | P1 Interrupt En | able bit | | | | | | |
| | 1 = Enables the CCP1 interrupt | | | | | | | | |
| | | the CCP1 inter | • | | | | | | |
| bit 1 | | R2 to PR2 Mat | • | | | | | | |
| | | the Timer2 to P the Timer2 to F | | | | | | | |
| bit 0 | | er1 Overflow Ir | | • | | | | | |
| | | the Timer1 over | • | | | | | | |
| | | the Timer1 ove | | | | | | | |

REGISTER 7-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

7.6.3 PIE2 REGISTER

The PIE2 register contains the interrupt enable bits, as shown in Register 7-3.

| Note: | Bit PEIE of the INTCON register must be |
|-------|---|
| | set to enable any peripheral interrupt. |

| R/W-0/0 | U-0 | U-0 | U-0 | R/W-0/0 | U-0 | U-0 | R/W-0/0 |
|---------|-----|-----|-----|---------|-----|-----|---------|
| OSFIE | — | — | — | BCLIE | — | | CCP2IE |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |
| '1' = Bit is set | '0' = Bit is cleared | |

| bit 7 | OSFIE: Oscillator Fail Interrupt Enable bit |
|---------|--|
| | 1 = Enables the oscillator fail interrupt |
| | 0 = Disables the oscillator fail interrupt |
| bit 6-4 | Unimplemented: Read as '0' |
| bit 3 | BCLIE: MSSP Bus Collision Interrupt Enable bit |
| | 1 = Enables the MSSP bus collision interrupt |
| | 0 = Disables the MSSP bus collision interrupt |
| bit 2-1 | Unimplemented: Read as '0' |
| bit 0 | CCP2IE: CCP2 Interrupt Enable bit |
| | 1 = Enables the CCP2 interrupt |
| | 0 = Disables the CCP2 interrupt |

7.6.4 PIR1 REGISTER

The PIR1 register contains the interrupt flag bits, as shown in Register 7-4.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 7-4: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

| R/W-0/0 | R/W-0/0 | R-0/0 | R-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|---------|---------|-------|-------|---------|---------|---------|---------|
| TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

| bit 7 | TMR1GIF: Timer1 Gate Interrupt Flag bit |
|----------------|---|
| | 1 = Interrupt is pending |
| | 0 = Interrupt is not pending |
| bit 6 | ADIF: A/D Converter Interrupt Flag bit |
| | 1 = Interrupt is pending |
| | 0 = Interrupt is not pending |
| bit 5 | RCIF: USART Receive Interrupt Flag bit |
| | 1 = Interrupt is pending |
| | 0 = Interrupt is not pending |
| bit 4 | TXIF: USART Transmit Interrupt Flag bit |
| | 1 = Interrupt is pending |
| | 0 = Interrupt is not pending |
| 1.11.0 | |
| bit 3 | SSPIF: Synchronous Serial Port (MSSP) Interrupt Flag bit |
| bit 3 | 1 = Interrupt is pending |
| bit 3 | |
| bit 3 | 1 = Interrupt is pending |
| | 1 = Interrupt is pending0 = Interrupt is not pending |
| | 1 = Interrupt is pending 0 = Interrupt is not pending CCP1IF: CCP1 Interrupt Flag bit |
| | 1 = Interrupt is pending 0 = Interrupt is not pending CCP1IF: CCP1 Interrupt Flag bit 1 = Interrupt is pending |
| bit 2 | 1 = Interrupt is pending 0 = Interrupt is not pending CCP1IF: CCP1 Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending |
| bit 2 | 1 = Interrupt is pending 0 = Interrupt is not pending CCP1IF: CCP1 Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending TMR2IF: Timer2 to PR2 Interrupt Flag bit |
| bit 2 | 1 = Interrupt is pending 0 = Interrupt is not pending CCP1IF: CCP1 Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending TMR2IF: Timer2 to PR2 Interrupt Flag bit 1 = Interrupt is pending |
| bit 2 bit 1 | 1 = Interrupt is pending 0 = Interrupt is not pending CCP1IF: CCP1 Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending TMR2IF: Timer2 to PR2 Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending |
| bit 2 bit 1 | 1 = Interrupt is pending 0 = Interrupt is not pending CCP1IF: CCP1 Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending TMR2IF: Timer2 to PR2 Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending TMR1IF: Timer1 Overflow Interrupt Flag bit |

7.6.5 PIR2 REGISTER

The PIR2 register contains the interrupt flag bits, as shown in Register 7-5.

| Note: | Interrupt flag bits are set when an interrupt | | | | | | | | | |
|-------|---|--|--|--|--|--|--|--|--|--|
| | condition occurs, regardless of the state of | | | | | | | | | |
| | its corresponding enable bit or the Global | | | | | | | | | |
| | Enable bit, GIE, of the INTCON register. | | | | | | | | | |
| | User software should ensure the | | | | | | | | | |
| | appropriate interrupt flag bits are clear prior | | | | | | | | | |
| | to enabling an interrupt. | | | | | | | | | |

REGISTER 7-5: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

| R/W-0/0 | U-0 | U-0 | U-0 | R/W-0/0 | U-0 | U-0 | R/W-0/0 |
|---------|-----|-----|-----|---------|-----|-----|---------|
| OSFIF | — | — | _ | BCLIF | — | | CCP2IF |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

| bit 7 | OSFIF: Oscillator Fail Interrupt Flag bit 1 = Interrupt is pending |
|---------|--|
| | 0 = Interrupt is not pending |
| bit 6-4 | Unimplemented: Read as '0' |
| bit 3 | BCLIF: MSSP Bus Collision Interrupt Flag bit |
| | 1 = Interrupt is pending |
| | 0 = Interrupt is not pending |
| bit 2-1 | Unimplemented: Read as '0' |
| bit 0 | CCP2IF: CCP2 Interrupt Flag bit |
| | 1 = Interrupt is pending |
| | 0 = Interrupt is not pending |
| | |

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|------------|---------|--------|--------|--------|-------|---------|--------|--------|---------------------|
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 69 |
| OPTION_REG | WPUEN | INTEDG | TMR0CS | TMR0SE | PSA | PS<2:0> | | | 159 |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 70 |
| PIE2 | OSFIE | | — | — | BCLIE | — | | CCP2IE | 71 |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 72 |
| PIR2 | OSFIF | | | _ | BCLIF | — | | CCP2IF | 73 |

TABLE 7-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by interrupts.

8.0 POWER-DOWN MODE (SLEEP)

The Power-Down mode is entered by executing a SLEEP instruction.

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running, if enabled for operation during Sleep.
- 2. PD bit of the STATUS register is cleared.
- 3. $\overline{\text{TO}}$ bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 5. 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep.
- 6. Secondary oscillator is unaffected and peripherals that operate from it may continue operation in Sleep.
- 7. ADC is unaffected, if the dedicated FRC clock is selected.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or highimpedance).
- 9. Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- I/O pins should not be floating
- External circuitry sinking current from I/O pins
- · Internal circuitry sourcing current from I/O pins
- Current draw from pins with internal weak pull-ups
- Modules using 31 kHz LFINTOSC
- · Modules using secondary oscillator

I/O pins that are high-impedance inputs should be pulled to VDD or VSS externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include the FVR module. See Section 14.0 "Fixed Voltage Reference (FVR)" for more information on this module.

8.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. POR Reset
- 4. Watchdog Timer, if enabled
- 5. Any external interrupt
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to Section 6.11 "Determining the Cause of a Reset".

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will then call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

8.1.1 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
 - SLEEP instruction will execute as a NOP
 - WDT and WDT prescaler will not be cleared
 - TO bit of the STATUS register will not be set
 - PD bit of the STATUS register will not be cleared

- If the interrupt occurs **during or after** the execution of a **SLEEP** instruction
 - SLEEP instruction will be completely executed
 - Device will immediately wake-up from Sleep
 - WDT and WDT prescaler will be cleared
 - TO bit of the STATUS register will be set
 - PD bit of the STATUS register will be cleared

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

| CLKIN ⁽¹ CLKOUT ⁽² | 1 | Q1 Q2 Q3 Q4 ^^ | | Tost(3) | | Q1 Q2 Q3 Q4 /~_/~_/~ | 01 02 03 04 | Q1 Q2 Q3 Q4 /_/_/_/ |
|---|---|---|----------------------------------|------------------|-----------------------|-------------------------|-----------------|---------------------------|
| Interrupt flag | | | / | F | Interrupt Laten | су ⁽⁴⁾ | | |
| GIE bit (INTCON reg | .); | | Processor in | · · · · | ' <u>'</u> '' ' | <u> </u> | ¦ | ¦ |
| Instruction Flow PC | v' X PC | PC + 1 | X PC | + 2 | X PC + 2 | X PC + 2 | X 0004h | X 0005h |
| Instruction J Fetched | Inst(PC) = Sleep | Inst(PC + 1) | í i i | | Inst(PC + 2) | i | Inst(0004h) | Inst(0005h) |
| Instruction J Executed | Inst(PC - 1) | Sleep | 1 1 1 | | Inst(PC + 1) | Forced NOP | Forced NOP | Inst(0004h) |
| Note 1: 2: 3: 4: | External clock. Hig CLKOUT is shown Tost = 1024 Tosc. "Two-Speed Clock GIE = 1 assumed. | here for timing re This delay does r k Start-up Mode" | ference. not apply to E). | C, RC ar | | | | |

FIGURE 8-1: WAKE-UP FROM SLEEP THROUGH INTERRUPT

8.2 Low-Power Sleep Mode

The PIC16F1512/3 device contains an internal Low Dropout (LDO) voltage regulator, which allows the device I/O pins to operate at voltages up to 5.5V while the internal device logic operates at a lower voltage. The LDO and its associated reference circuitry must remain active when the device is in Sleep mode. The PIC16F1512/3 allows the user to optimize the operating current in Sleep, depending on the application requirements.

A Low-Power Sleep mode can be selected by setting the VREGPM bit of the VREGCON register. With this bit set, the LDO and reference circuitry are placed in a low-power state when the device is in Sleep.

8.2.1 SLEEP CURRENT VS. WAKE-UP TIME

In the default operating mode, the LDO and reference circuitry remain in the normal configuration while in Sleep. The device is able to exit Sleep mode quickly since all circuits remain active. In Low-Power Sleep mode, when waking up from Sleep, an extra delay time is required for these circuits to return to the normal configuration and stabilize.

The Low-Power Sleep mode is beneficial for applications that stay in Sleep mode for long periods of time. The normal mode is beneficial for applications that need to wake from Sleep quickly and frequently.

8.2.2 PERIPHERAL USAGE IN SLEEP

Some peripherals that can operate in Sleep mode will not operate properly with the Low-Power Sleep mode selected. The LDO will remain in the Normal Power mode when those peripherals are enabled. The Low-Power Sleep mode is intended for use with these peripherals:

- Brown-Out Reset (BOR)
- Watchdog Timer (WDT)
- · External interrupt pin/interrupt-on-change pins
- Timer1 (with external clock source)
- CCP (Capture mode)

| Note: | The PIC16LF1512/3 does not have a |
|-------|--|
| | configurable Low-Power Sleep mode. |
| | |
| | PIC16LF1512/3 is an unregulated device |
| | and is always in the lowest power state |
| | when in Sleep, with no wake-up time |
| | penalty. This device has a lower maximum |
| | VDD and I/O voltage than the |
| | PIC16F1512/3. See Section 25.0 |
| | "Electrical Specifications" for more |
| | information. |

8.3 Power Control Registers

REGISTER 8-1: VREGCON: VOLTAGE REGULATOR CONTROL REGISTER⁽¹⁾

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0/0 | R/W-1/1 | | |
|---|-----|-------------------|---|------------------------------------|-----|---------|----------|--|--|
| — | — | — | — | — | — | VREGPM | Reserved | | |
| bit 7 | | · | | | | • | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimplemented bit, read as '0' | | | | | |
| u = Bit is unchanged x = Bit is unknown | | | -n/n = Value at POR and BOR/Value at all other Resets | | | | | | |
| '1' = Bit is set | | '0' = Bit is clea | ared | | | | | | |

| bit 7-2 | Unimplemented: Read as '0' | |
|---------|--|--|
| bit 1 | VREGPM: Voltage Regulator Power Mode Selection bit | |
| | 1 = Low-Power Sleep mode enabled in Sleep ⁽²⁾ | |
| | Draws lowest current in Sleep, slower wake-up | |
| | 0 = Normal-Power mode enabled in Sleep ⁽²⁾ | |
| | Draws higher current in Sleep, faster wake-up | |
| bit 0 | Reserved: Read as '1'. Maintain this bit set. | |
| Note 1: | PIC16F1512/3 only. | |

2: See Section 25.0 "Electrical Specifications".

PIC16(L)F1512/3

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page | |
|------------------------|---------|--------|--------|--------|--------|--------|--------|----------|---------------------|--|
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 69 | |
| IOCBF | IOCBF7 | IOCBF6 | IOCBF5 | IOCBF4 | IOCBF3 | IOCBF2 | IOCBF1 | IOCBF0 | 117 | |
| IOCBN | IOCBN7 | IOCBN6 | IOCBN5 | IOCBN4 | IOCBN3 | IOCBN2 | IOCBN1 | IOCBN0 | 117 | |
| IOCBP | IOCBP7 | IOCBP6 | IOCBP5 | IOCBP4 | IOCBP3 | IOCBP2 | IOCBP1 | IOCBP0 | 117 | |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 70 | |
| PIE2 | OSFIE | _ | _ | - | BCLIE | — | — | CCP2IE | 71 | |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 72 | |
| PIR2 | OSFIF | _ | _ | _ | BCLIF | — | — | CCP2IF | 73 | |
| STATUS | _ | _ | _ | TO | PD | Z | DC | С | 18 | |
| VREGCON ⁽¹⁾ | — | — | — | — | — | — | VREGPM | Reserved | 77 | |
| WDTCON | — | _ | | l. | | SWDTEN | 82 | | | |

TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Legend: — = unimplemented, read as '0'. Shaded cells are not used in Power-Down mode.

Note 1: PIC16F1512/3 only.

9.0 LOW DROPOUT (LDO) VOLTAGE REGULATOR

The PIC16F1512/3 has an internal Low Dropout Regulator (LDO) which provides operation above 3.6V. The LDO regulates a voltage for the internal device logic while permitting the VDD and I/O pins to operate at a higher voltage. There is no user enable/disable control available for the LDO, it is always active. The PIC16LF1512/3 operates at a maximum VDD of 3.6V and does not incorporate an LDO.

A device I/O pin may be configured as the LDO voltage output, identified as the VCAP pin. Although not required, an external low-ESR capacitor may be connected to the VCAP pin for additional regulator stability.

The VCAPEN bit of Configuration Words determines which pin is assigned as the VCAP pin. Refer to Table 9-1.

TABLE 9-1: VCAPEN SELECT BIT

| VCAPEN | Pin |
|--------|-----|
| 0 | RA5 |

On power-up, the external capacitor will load the LDO voltage regulator. To prevent erroneous operation, the device is held in Reset while a constant current source charges the external capacitor. After the cap is fully charged, the device is released from Reset. For more information on the constant current rate, refer to the LDO Regulator Characteristics Table in Section 25.0 "Electrical Specifications".

TABLE 9-2: SUMMARY OF CONFIGURATION WORD WITH LDO

| Name | Bits | Bit -/7 | Bit -/6 | Bit 13/5 | Bit 12/4 | Bit 11/3 | Bit 10/2 | Bit 9/1 | Bit 8/0 | Register on Page |
|---------|------|---------|---------|----------|----------|----------|----------|---------|---------|---------------------|
| | 13:8 | | LVP | DEBUG | LPBOR | BORV | STVREN | — | 20 | |
| CONFIG2 | 7:0 | _ | - | - | VCAPEN | _ | _ | WRT | <1:0> | 38 |

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by LDO.

Note 1: PIC16F1512/3 only.


10.0 WATCHDOG TIMER (WDT)

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- · Independent clock source
- · Multiple operating modes
 - WDT is always on
 - WDT is off when in Sleep
 - WDT is controlled by software
 - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (nominal)
- Multiple Reset conditions
- Operation during Sleep





10.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator. Time intervals in this chapter are based on a nominal interval of 1 ms. See **Section 25.0 "Electrical Specifications**" for the LFINTOSC tolerances.

10.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Words. See Table 10-1.

10.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Words are set to '11', the WDT is always on.

WDT protection is active during Sleep.

10.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Words are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

10.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Words are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 10-2 for more details.

| WDTE<1:0> | SWDTEN | Device Mode | WDT Mode |
|-----------|--------|----------------|-------------|
| 11 | Х | Х | Active |
| 1.0 | х | Awake | Active |
| 10 | | Sleep | Disabled |
| 0.1 | 1 | х | Active |
| 01 | 0 | ^ | Disabled |
| 00 | Х | Х | Disabled |

TABLE 10-2: WDT CLEARING CONDITIONS

10.3 Time-Out Period

The WDTPS bits of the WDTCON register set the time-out period from 1 ms to 256 seconds (nominal). After a Reset, the default time-out period is two seconds.

10.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- Any Reset
- CLRWDT instruction is executed
- Device enters Sleep
- · Device wakes up from Sleep
- · Oscillator fail
- · WDT is disabled
- · Oscillator Start-up Timer (OST) is running

See Table 10-2 for more information.

10.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting.

When the device exits Sleep, the WDT is cleared again. The WDT remains clear until the OST, if enabled, completes. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for more information on the OST.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The TO and PD bits in the STATUS register are changed to indicate the event. See **Section 3.0** "**Memory Organization**" and The STATUS register (Register 3-1) for more information.

| Conditions | WDT | | | | | | |
|---|------------------------------|--|--|--|--|--|--|
| WDTE<1:0> = 00 | | | | | | | |
| WDTE<1:0> = 01 and SWDTEN = 0 | | | | | | | |
| WDTE<1:0> = 10 and enter Sleep | Cleared | | | | | | |
| CLRWDT Command | Cleared | | | | | | |
| Oscillator Fail Detected | | | | | | | |
| Exit Sleep + System Clock = SOSC, EXTRC, INTOSC, EXTCLK | | | | | | | |
| Exit Sleep + System Clock = XT, HS, LP | Cleared until the end of OST | | | | | | |
| Change INTOSC divider (IRCF bits) | Unaffected | | | | | | |
| | | | | | | | |

PIC16(L)F1512/3

10.6 Watchdog Control Register

REGISTER 10-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

| U-0 | U-0 | R/W-0/0 | R/W-1/1 | R/W-0/0 | R/W-1/1 | R/W-1/1 | R/W-0/0 |
|----------------|--------------------------|--|------------------------|------------------|------------------|-----------------|--------------|
| | — | | | WDTPS<4:0 | > | | SWDTEN |
| oit 7 | | | | | | | bit |
| | | | | | | | |
| _egend: | | | | | | | |
| R = Readab | ole bit | W = Writable | bit | U = Unimpler | nented bit, read | d as '0' | |
| u = Bit is un | changed | x = Bit is unki | nown | -m/n = Value | at POR and BO | DR/Value at all | other Resets |
| '1' = Bit is s | et | '0' = Bit is cle | ared | | | | |
| bit 7-6 | Unimpleme | ented: Read as ' | ٥' | | | | |
| bit 5-1 | - | 0>: Watchdog Ti | | plact hits(1) | | | |
| | | Prescale Rate | | | | | |
| | | leserved. Result | e in minimum | interval (1·32) | | | |
| | • · | | 5 11 1 11111111111UIII | 1.32) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 10011 = R | eserved. Result | s in minimum | interval (1:32) | | | |
| | 10010 = 1 | :8388608 (2 ²³) (| Interval 256s | nominal) | | | |
| | | :4194304 (2 ²²) (| | | | | |
| | 10000 = 1 | :2097152 (2 ²¹) (| Interval 64s n | ominal) | | | |
| | 01111 = 1 | :1048576 (2 ²⁰) (| Interval 32s n | ominal) | | | |
| | 01110 = 1 | :524288 (2 ¹⁹) (Ir :262144 (2 ¹⁸) (Ir | iterval 165 no | minal) vinal) | | | |
| | 01101 = 1 01100 = 1 | :131072 (2 ¹⁷) (Ir | iterval 4s non | ninal) | | | |
| | | :65536 (Interval | | , | | | |
| | | :32768 (Interval | , | , | | | |
| | 01001 = 1 | :16384 (Interval | 512 ms nomir | nal) | | | |
| | | :8192 (Interval 2 | | | | | |
| | | :4096 (Interval 1 | | | | | |
| | | :2048 (Interval 6 :1024 (Interval 3 | | , | | | |
| | | :512 (Interval 16 | |) | | | |
| | | :256 (Interval 8 i | , | | | | |
| | | :128 (Interval 4 ı | | | | | |
| | | :64 (Interval 2 m | | | | | |
| | 00000 = 1 | :32 (Interval 1 m | s nominal) | | | | |
| bit 0 | SWDTEN: S | Software Enable | /Disable for W | atchdog Timer | bit | | |
| | If WDTE<1: | | | | | | |
| | This bit is ig | | | | | | |
| | If WDTE<1: | | | | | | |
| | 1 = WDT is 0 = WDT is | | | | | | |
| | If WDTE<1: | | | | | | |
| | This bit is ig | | | | | | |



| | 0011111 | | | | | | | | | | |
|--------|---------|-------|------------|-------|-------|-------|-------|-------|---------------------|--|--|
| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page | | |
| OSCCON | | | IRCF<3:0> | | | | SCS | <1:0> | 54 | | |
| STATUS | — | — | — | TO | PD | Z | DC | С | 18 | | |
| WDTCON | | — | WDTPS<4:0> | | | | | | 82 | | |

TABLE 10-3: SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Watchdog Timer.

TABLE 10-4: SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

| Name | Bits | Bit -/7 | Bit -/6 | Bit 13/5 | Bit 12/4 | Bit 11/3 | Bit 10/2 | Bit 9/1 | Bit 8/0 | Register on Page |
|---------|------|---------|---------|----------|----------|----------|------------|---------|---------|---------------------|
| | 13:8 | - | _ | FCMEN | IESO | CLKOUTEN | BOREN<1:0> | | — | 07 |
| CONFIG1 | 7:0 | CP | MCLRE | PWRTE | WDTE | E<1:0> | FOSC<2:0> | | | 37 |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Watchdog Timer.

11.0 FLASH PROGRAM MEMORY CONTROL

The Flash program memory is readable and writable during normal operation over the full VDD range. Program memory is indirectly addressed using Special Function Registers (SFRs). The SFRs used to access program memory are:

- PMCON1
- PMCON2
- PMDATL
- PMDATH
- PMADRL
- PMADRH

When accessing the program memory, the PMDATH:PMDATL register pair forms a 2-byte word that holds the 14-bit data for read/write, and the PMADRH:PMADRL register pair forms a 2-byte word that holds the 15-bit address of the program memory location being read.

The write time is controlled by an on-chip timer. The write/ erase voltages are generated by an on-chip charge pump rated to operate over the operating voltage range of the device.

The Flash program memory can be protected in two ways; by code protection (CP bit in Configuration Words) and write protection (WRT<1:0> bits in Configuration Words).

Code protection $(\overline{CP} = 0)^{(1)}$, disables access, reading and writing, to the Flash program memory via external device programmers. Code protection does not affect the self-write and erase functionality. Code protection can only be reset by a device programmer performing a Bulk Erase to the device, clearing all Flash program memory, Configuration bits and User IDs.

Write protection prohibits self-write and erase to a portion or all of the Flash program memory as defined by the bits WRT<1:0>. Write protection does not affect a device programmers ability to read, write or erase the device.

| Note 1: | Code | protection | of | the | entire | Fla | sh |
|---------|---------|-------------------|------|--------|---------|-----|-----|
| | progra | m m <u>em</u> ory | ar | ray i | s enab | led | by |
| | clearin | g the CP bit | of C | Config | uration | Wor | ds. |

11.1 PMADRL and PMADRH Registers

The PMADRH:PMADRL register pair can address up to a maximum of 32K words of program memory. When selecting a program address value, the MSB of the address is written to the PMADRH register and the LSB is written to the PMADRL register.

11.1.1 PMCON1 AND PMCON2 REGISTERS

PMCON1 is the control register for Flash program memory accesses.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared by hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to occur. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and execute the appropriate error handling routine.

The PMCON2 register is a write-only register. Attempting to read the PMCON2 register will return all '0's.

To enable writes to the program memory, a specific pattern (the unlock sequence), must be written to the PMCON2 register. The required unlock sequence prevents inadvertent writes to the program memory write latches and Flash program memory.

11.2 Flash Program Memory Overview

It is important to understand the Flash program memory structure for erase and programming operations. Flash program memory is arranged in rows. A row consists of a fixed number of 14-bit program memory words. A row is the minimum size that can be erased by user software.

After a row has been erased, the user can reprogram all or a portion of this row. Data to be written into the program memory row is written to 14-bit wide data write latches. These write latches are not directly accessible to the user, but may be loaded via sequential writes to the PMDATH:PMDATL register pair.

See Table 11-1 for Erase Row size and the number of write latches for Flash program memory.

Note: If the user wants to modify only a portion of a previously programmed row, then the contents of the entire row must be read and saved in RAM prior to the erase. Then, new data and retained data can be written into the write latches to reprogram the row of Flash program memory. However, any unprogrammed locations can be written without first erasing the row. In this case, it is not necessary to save and rewrite the other previously programmed locations.

TABLE 11-1:FLASH MEMORY
ORGANIZATION BY DEVICE

| Device | Row Erase (words) | Write Latches (words) |
|-----------------|----------------------|-----------------------------|
| PIC16(L)F1512/3 | 32 | 32 |

11.2.1 READING THE FLASH PROGRAM MEMORY

To read a program memory location, the user must:

- 1. Write the desired address to the PMADRH:PMADRL register pair.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Then, set control bit RD of the PMCON1 register.


Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF PMCON1, RD" instruction to be ignored. The data is available in the very next cycle, in the PMDATH:PMDATL register pair; therefore, it can be read as two bytes in the following instructions.

PMDATH:PMDATL register pair will hold this value until another read or until it is written to by the user.


| Note: | The two instructions following a program | | | | | | |
|-------|--|--|--|--|--|--|--|
| | memory read are required to be NOPS. | | | | | | |
| | This prevents the user from executing a | | | | | | |
| | two-cycle instruction on the next | | | | | | |
| | instruction after the RD bit is set. | | | | | | |

FIGURE 11-1:

FLASH PROGRAM MEMORY READ FLOWCHART



PIC16(L)F1512/3



EXAMPLE 11-1: FLASH PROGRAM MEMORY READ

* This code block will read 1 word of program

- * memory at the memory address:
- PROG_ADDR_HI : PROG_ADDR_LO
- * data will be returned in the variables;
- * PROG_DATA_HI, PROG_DATA_LO

| BANKSEL MOVLW MOVWF MOVLW MOVUL | PMADRL PROG_ADDR_LO PMADRL PROG_ADDR_HI PMADRH | ; ; ; | Select Bank for PMCON registers Store LSB of address Store MSB of address |
|---|--|-------------|--|
| BCF BSF NOP NOP | PMCON1,CFGS PMCON1,RD | ; ; | Do not select Configuration Space Initiate read Ignored (Figure 11-2) Ignored (Figure 11-2) |
| MOVF MOVWF MOVF MOVWF | PMDATL,W PROG_DATA_LO PMDATH,W PROG_DATA_HI | ;; | Get LSB of word Store in user location Get MSB of word Store in user location |

FIGURE 11-2: FLASH PROGRAM MEMORY READ CYCLE EXECUTION

11.2.2 FLASH MEMORY UNLOCK SEQUENCE

The unlock sequence is a mechanism that protects the Flash program memory from unintended self-write programming or erasing. The sequence must be executed and completed without interruption to successfully complete any of the following operations:

- Row Erase
- Load program memory write latches
- Write of program memory write latches to program memory
- Write of program memory write latches to User IDs

The unlock sequence consists of the following steps:


- 1. Write 55h to PMCON2
- 2. Write AAh to PMCON2
- 3. Set the WR bit in PMCON1
- 4. NOP instruction
- 5. NOP instruction

Once the WR bit is set, the processor will always force two NOP instructions. When an Erase Row or Program Row operation is being performed, the processor will stall internal operations (typical 2 ms), until the operation is complete and then resume with the next instruction. When the operation is loading the program memory write latches, the processor will always force the two NOP instructions and continue uninterrupted with the next instruction.

Since the unlock sequence must not be interrupted, global interrupts should be disabled prior to the unlock sequence and re-enabled after the unlock sequence is completed.

FIGURE 11-3:

FLASH PROGRAM MEMORY UNLOCK SEQUENCE FLOWCHART



PIC16(L)F1512/3

11.2.3 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:


- 1. Load the PMADRH:PMADRL register pair with any address within the row to be erased.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Set the FREE and WREN bits of the PMCON1 register.
- 4. Write 55h, then AAh, to PMCON2 (Flash programming unlock sequence).
- 5. Set control bit WR of the PMCON1 register to begin the erase operation.

See Example 11-2.

After the "BSF PMCON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions immediately following the WR bit set instruction. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the PMCON1 write instruction.

FIGURE 11-4: FLASH PROGRAM

MEMORY ERASE FLOWCHART



EXAMPLE 11-2: ERASING ONE ROW OF PROGRAM MEMORY

- ; This row erase routine assumes the following:
- ; 1. A valid address within the erase row is loaded in ADDRH:ADDRL
- ; 2. ADDRH and ADDRL are located in shared data memory $0\,\mathrm{x}70$ $0\,\mathrm{x}7F$ (common RAM)

| | BCF BANKSEL MOVF MOVWF MOVF | INTCON,GIE PMADRL ADDRL,W PMADRL ADDRH,W | <pre>; Disable ints so required sequences will execute properly ; Load lower 8 bits of erase address boundary ; Load upper 6 bits of erase address boundary</pre> |
|----------------------|--|--|--|
| | MOVWF BCF BSF BSF | PMADRH PMCON1,CFGS PMCON1,FREE PMCON1,WREN | ; Not configuration space ; Specify an erase operation ; Enable writes |
| Required Sequence | MOVLW MOVWF MOVWF BSF NOP NOP | 55h PMCON2 0AAh PMCON2 PMCON1,WR | <pre>; Start of required sequence to initiate erase ; Write 55h ; ; Write AAh ; Set WR bit to begin erase ; NOP instructions are forced as processor starts ; row erase of program memory. ; ; ; The processor stalls until the erase process is complete ; after erase processor continues with 3rd instruction</pre> |
| | BCF BSF | PMCON1,WREN INTCON,GIE | ; Disable writes ; Enable interrupts |

11.2.4 WRITING TO FLASH PROGRAM MEMORY

Program memory is programmed using the following steps:

- 1. Load the address in PMADRH:PMADRL of the row to be programmed.
- 2. Load each write latch with data.
- 3. Initiate a programming operation.
- 4. Repeat steps 1 through 3 until all data is written.


Before writing to program memory, the word(s) to be written must be erased or previously unwritten. Program memory can only be erased one row at a time. No automatic erase occurs upon the initiation of the write.

Program memory can be written one or more words at a time. The maximum number of words written at one time is equal to the number of write latches. See Figure 11-5 (row writes to program memory with 32 write latches) for more details.

The write latches are aligned to the Flash row address boundary defined by the upper 10-bits of PMADRH:PMADRL, (PMADRH<6:0>:PMADRL<7:5>) with the lower 5-bits of PMADRL, (PMADRL<7:5>) determining the write latch being loaded. Write operations do not cross these boundaries. At the completion of a program memory write operation, the data in the write latches is reset to contain 0x3FFF. The following steps should be completed to load the write latches and program a row of program memory. These steps are divided into two parts. First, each write latch is loaded with data from the PMDATH:PMDATL using the unlock sequence with LWLO = 1. When the last word to be loaded into the write latch is ready, the LWLO bit is cleared and the unlock sequence executed. This initiates the programming operation, writing all the latches into Flash program memory.

- Note: The special unlock sequence is required to load a write latch with data or initiate a Flash programming operation. If the unlock sequence is interrupted, writing to the latches or program memory will not be initiated.
- 1. Set the WREN bit of the PMCON1 register.
- 2. Clear the CFGS bit of the PMCON1 register.
- Set the LWLO bit of the PMCON1 register. When the LWLO bit of the PMCON1 register is '1', the write sequence will only load the write latches and will not initiate the write to Flash program memory.
- 4. Load the PMADRH:PMADRL register pair with the address of the location to be written.
- 5. Load the PMDATH:PMDATL register pair with the program memory data to be written.
- Execute the unlock sequence (Section 11.2.2 "Flash Memory Unlock Sequence"). The write latch is now loaded.
- 7. Increment the PMADRH:PMADRL register pair to point to the next location.
- 8. Repeat steps 5 through 7 until all but the last write latch has been loaded.
- Clear the LWLO bit of the PMCON1 register. When the LWLO bit of the PMCON1 register is '0', the write sequence will initiate the write to Flash program memory.
- 10. Load the PMDATH:PMDATL register pair with the program memory data to be written.
- 11. Execute the unlock sequence (Section 11.2.2 "Flash Memory Unlock Sequence"). The entire program memory latch content is now written to Flash program memory.
 - Note: The program memory write latches are reset to the blank state (0x3FFF) at the completion of every write or erase operation. As a result, it is not necessary to load all the program memory write latches. Unloaded latches will remain in the blank state.

An example of the complete write sequence is shown in Example 11-3. The initial address is loaded into the PMADRH:PMADRL register pair; the data is loaded using indirect addressing.




DS40001624D-page 91

PIC16(L)F1512/3

PIC16(L)F1512/3





EXAMPLE 11-3: WRITING TO FLASH PROGRAM MEMORY


; This write routine assumes the following: ; 1. 64 bytes of data are loaded, starting at the address in DATA_ADDR ; 2. Each word of data to be written is made up of two adjacent bytes in DATA_ADDR, ; stored in little endian format ; 3. A valid starting address (the least significant bits = 00000) is loaded in ADDRH: ADDRL ; 4. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F (common RAM) ; BCF INTCON,GIE ; Disable ints so required sequences will execute properly ; Bank 3 BANKSEL PMADRH MOVF ADDRH,W ; Load initial address MOVWF PMADRH MOVF ADDRL,W MOVWF PMADRL LOW DATA_ADDR ; Load initial data address MOVLW MOVWF FSROL ; MOVLW HIGH DATA_ADDR ; Load initial data address MOVWF FSR0H ; PMCON1,CFGS ; Not configuration space BCF BSF PMCON1,WREN ; Enable writes PMCON1,LWLO ; Only Load Write Latches BSF LOOP MOVIW FSR0++ ; Load first data byte into lower MOVWF PMDATT. ; ; Load second data byte into upper MOVIW FSR0++ MOVWF PMDATH MOVF ; Check if lower bits of address are '00000' PMADRL,W ; Check if we're on the last of 32 addresses XORLW 0x1F ANDLW 0x1F BTFSC STATUS,Z ; Exit if last of 32 words, GOTO START_WRITE ; MOVLW 55h ; Start of required write sequence: MOVWF PMCON2 ; Write 55h Required Sequence MOVLW 0AAh MOVWF PMCON2 ; Write AAh BSF ; Set WR bit to begin write PMCON1,WR NOP ; NOP instructions are forced as processor ; loads program memory write latches NOP INCF PMADRL, F ; Still loading latches Increment address GOTO LOOP ; Write next latches START_WRITE BCF PMCON1,LWLO ; No more loading latches - Actually start Flash program ; memory write MOVLW 55h ; Start of required write sequence: MOVWF PMCON2 ; Write 55h Required Sequence MOVLW 0AAh ; MOVWF PMCON2 ; Write AAh BSF PMCON1,WR ; Set WR bit to begin write NOP ; NOP instructions are forced as processor writes ; all the program memory write latches simultaneously NOP ; to program memory. ; After NOPs, the processor ; stalls until the self-write process in complete ; after write processor continues with 3rd instruction PMCON1,WREN BCF ; Disable writes BSF INTCON,GIE ; Enable interrupts

11.3 Modifying Flash Program Memory

When modifying existing data in a program memory row, and data within that row must be preserved, it must first be read and saved in a RAM image. Program memory is modified using the following steps:

- 1. Load the starting address of the row to be modified.
- 2. Read the existing data from the row into a RAM image.
- 3. Modify the RAM image to contain the new data to be written into program memory.
- 4. Load the starting address of the row to be rewritten.
- 5. Erase the program memory row.
- 6. Load the write latches with data from the RAM image.
- 7. Initiate a programming operation.

FIGURE 11-7: FLASH PROGRAM MEMORY MODIFY FLOWCHART



11.4 User ID, Device ID and Configuration Word Access

Instead of accessing program memory, the User ID's, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1 in the PMCON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 11-1.

When read access is initiated on an address outside the parameters listed in Table 11-2, the PMDATH:PMDATL register pair is cleared, reading back '0's.

TABLE 11-1:USER ID, DEVICE ID AND CONFIGURATION WORD ACCESS (CFGS = 1)

| Address | Function | Read Access | Write Access |
|-------------|---|-------------|--------------|
| 8000h-8003h | User IDs | Yes | Yes |
| 8006h | Device ID/Revision ID | Yes | No |
| 8007h-8008h | 8007h-8008h Configuration Words 1 and 2 | | No |


EXAMPLE 11-4: CONFIGURATION WORD AND DEVICE ID ACCESS

| * * * | This code block will read 1 word of program memory at the memory address: PROG_ADDR_LO (must be 00h-08h) data will be returned in the variables; PROG_DATA_HI, PROG_DATA_LO | | | | | |
|-------------|---|--------------|------------------------------|--|--|--|
| | BANKSEL | PMADRL | ; Select correct Bank | | | |
| | MOVLW | PROG_ADDR_LO | ; | | | |
| | MOVWF | PMADRL | ; Store LSB of address | | | |
| | CLRF | PMADRH | ; Clear MSB of address | | | |
| | BSF | PMCON1,CFGS | ; Select Configuration Space | | | |
| | BCF | INTCON,GIE | ; Disable interrupts | | | |
| | BSF | PMCON1, RD | ; Initiate read | | | |
| | NOP | | ; Executed (See Figure 11-2) | | | |
| | NOP | | ; Ignored (See Figure 11-2) | | | |
| | BSF | INTCON,GIE | ; Restore interrupts | | | |
| | MOVF | PMDATL,W | ; Get LSB of word | | | |
| | MOVWF | PROG_DATA_LO | ; Store in user location | | | |
| | MOVF | PMDATH,W | ; Get MSB of word | | | |
| | MOVWF | PROG_DATA_HI | ; Store in user location | | | |
| | | | | | | |

11.5 Write Verify

It is considered good programming practice to verify that program memory writes agree with the intended value. Since program memory is stored as a full page then the stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

FIGURE 11-8: FLASH PROGRAM MEMORY VERIFY FLOWCHART



11.6 Flash Program Memory Control Registers

R/W-x/u R/W-x/u R/W-x/u R/W-x/u R/W-x/u R/W-x/u R/W-x/u R/W-x/u PMDAT<7:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n/n = Value at POR and BOR/Value at all other Resets u = Bit is unchanged x = Bit is unknown '1' = Bit is set '0' = Bit is cleared

REGISTER 11-2: PMDATL: PROGRAM MEMORY DATA LOW BYTE REGISTER

bit 7-0 **PMDAT<7:0>**: Read/write value for Least Significant bits of program memory

REGISTER 11-3: PMDATH: PROGRAM MEMORY DATA HIGH BYTE REGISTER

| U-0 | U-0 | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u |
|-------|-----|---------|---------|---------|----------|---------|---------|
| — | — | | | PMDA | \T<13:8> | | |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-6 Unimplemented: Read as '0'

bit 5-0 PMDAT<13:8>: Read/write value for Most Significant bits of program memory

REGISTER 11-4: PMADRL: PROGRAM MEMORY ADDRESS LOW BYTE REGISTER

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|-------------|------------|---------|---------|---------|---------|---------|---------|
| | PMADR<7:0> | | | | | | |
| bit 7 bit 0 | | | | | | | |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0 PMADR<7:0>: Specifies the Least Significant bits for program memory address

REGISTER 11-5: PMADRH: PROGRAM MEMORY ADDRESS HIGH BYTE REGISTER

| 11.4 | D/M/ 0/0 | | | D/M/ 0/0 | D/M/ 0/0 | | D/M/ 0/0 | |
|---|-----------------------------------|---------|-------------------|------------------------------------|---------------------|---------|----------|--|
| U-1 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | |
| — | | | | PMADR<14:8> | | | | |
| bit 7 | • | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable bit | R = Readable bit W = Writable bit | | | U = Unimplemented bit, read as '0' | | | | |
| u = Bit is unchanged x = Bit is unknown | | /n | -n/n = Value at F | POR and BOR/Va | lue at all other Re | esets | | |
| '1' = Bit is set '0' = Bit is cleared | | | d | | | | | |

bit 7 Unimplemented: Read as '1'

bit 6-0 **PMADR<14:8>**: Specifies the Most Significant bits for program memory address

| U-1 ⁽¹⁾ | R/W-0/0 | R/W-0/0 | R/W/HC-0/0 | R/W/HC-x/q ⁽²⁾ | R/W-0/0 | R/S/HC-0/0 | R/S/HC-0/0 | | | |
|--------------------|--|---|------------------|---------------------------|--------------------|----------------------|------------------|--|--|--|
| _ | CFGS | LWLO | FREE | WRERR | WREN | WR | RD | | | |
| bit 7 | | | | | | | bit | | | |
| Legend: | | | | | | | | | | |
| R = Readable | bit | W = Writable b | bit | U = Unimpleme | ented bit, read as | s 'O' | | | | |
| S = Bit can on | ly be set | x = Bit is unkn | own | -n/n = Value at | POR and BOR/ | Value at all other I | Resets | | | |
| '1' = Bit is set | | '0' = Bit is clea | red | HC = Bit is clea | ared by hardware | 9 | | | | |
| hit 7 | Unimploment | ad. Bood on '1' | | | | | | | | |
| bit 7 | • | ed: Read as '1' | | | | | | | | |
| bit 6 | 0 | uration Select bi | | ID Registers | | | | | | |
| | | lash program me | | i Di Registers | | | | | | |
| bit 5 | | Write Latches Or | - | | | | | | | |
| | 1 = Only the | addressed progr | am memory write | e latch is loaded/ | updated on the | next WR commar | ıd | | | |
| | | | | h is loaded/updat | ed and a write of | all program mem | ory write latche | | | |
| | | tiated on the nex | | | | | | | | |
| bit 4 | FREE: Program Flash Erase Enable bit | | | | | | | | | |
| | 1 = Performs an erase operation on the next WR command (hardware cleared upon completion) 0 = Performs a write operation on the next WR command | | | | | | | | | |
| bit 3 | | • | | | | | | | | |
| | | WRERR: Program/Erase Error Flag bit 1 = Condition indicates an improper program or erase sequence attempt or termination (bit is set automatically | | | | | | | | |
| | , | et attempt (write | , | , | | , | | | | |
| | 0 = The prog | ram or erase ope | eration complete | d normally. | | | | | | |
| bit 2 | • | am/Erase Enable | | | | | | | | |
| | | ogram/erase cyc | | | | | | | | |
| hit 1 | WR: Write Co | rogramming/eras | ang of program i | 10511 | | | | | | |
| bit 1 | | a program Flash | program/erase o | neration | | | | | | |
| | | | | leared by hardwa | are once operatio | on is complete. | | | | |
| | • | bit can only be s | | • | | · · · · · | | | | |
| | 0 = Program/ | 0 = Program/erase operation to the Flash is complete and inactive. | | | | | | | | |
| bit 0 | RD: Read Cor | ntrol bit | | | | | | | | |
| | | | read. Read takes | s one cycle. RD is | s cleared in hard | lware. The RD bit | can only be se | | | |
| | • | red) in software. initiate a progra | m Flash read | | | | | | | |
| Note 1. | | | n nash leau. | | | | | | | |
| | nimplemented bit, he WRERR bit is a | | hy hardware whe | en a program me | mory write or er | ase operation is s | tarted (WR = 1 | | | |
| | he LWLO bit is ian | - | - | | - | | | | | |

DECISTED 44 C. DMCON4, DDOCDAM MEMORY CONTROL 4 DECISTED

3: The LWLO bit is ignored during a program memory erase operation (FREE = 1).

| W-0/0 | W-0/0 | W-0/0 | W-0/0 | W-0/0 | W-0/0 | W-0/0 | W-0/0 |
|------------------|--------|-------------------|------------|----------------|------------------|------------------|--------------|
| | | Prog | ram Memory | Control Regist | er 2 | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit | t | W = Writable b | pit | U = Unimpler | nented bit, read | l as '0' | |
| S = Bit can only | be set | x = Bit is unkn | own | -n/n = Value a | at POR and BO | R/Value at all c | other Resets |
| '1' = Bit is set | | '0' = Bit is clea | ired | | | | |

REGISTER 11-7: PMCON2: PROGRAM MEMORY CONTROL 2 REGISTER

bit 7-0 Flash Memory Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the PMCON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes.

TABLE 11-2: SUMMARY OF REGISTERS ASSOCIATED WITH FLASH PROGRAM MEMORY

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|--------|-----------------|-----------------------------------|--------|-------|-----------|--------|-------|-------|---------------------|
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 69 |
| PMCON1 | _ | CFGS | LWLO | FREE | WRERR | WREN | WR | RD | 98 |
| PMCON2 | | Program Memory Control Register 2 | | | | | | | 99 |
| PMADRL | | | | PMAD | RL<7:0> | | | | 97 |
| PMADRH | _ | | | F | MADRH<6:0 | > | | | 97 |
| PMDATL | | PMDATL<7:0> | | | | | | 97 | |
| PMDATH | — — РМDATH<5:0> | | | | | | 97 | | |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Flash program memory module.

TABLE 11-3: SUMMARY OF CONFIGURATION WORD WITH FLASH PROGRAM MEMORY

| Name | Bits | Bit -/7 | Bit -/6 | Bit 13/5 | Bit 12/4 | Bit 11/3 | Bit 10/2 | Bit 9/1 | Bit 8/0 | Register on Page |
|---------|------|---------|---------|----------|-----------------------|----------|------------|-----------|---------|---------------------|
| | 13:8 | _ | | FCMEN | IESO | CLKOUTEN | BOREN<1:0> | | | 07 |
| CONFIG1 | 7:0 | CP | MCLRE | PWRTE | WDTE | =<1:0> | | FOSC<2:0> | | 37 |
| 0015100 | 13:8 | | - | LVP | DEBUG | LPBOR | BORV | STVREN | | |
| CONFIG2 | 7:0 | | | | VCAPEN ⁽¹⁾ | _ | | WRT | <1:0> | 38 |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Flash program memory.

PIC16(L)F1512/3

12.0 I/O PORTS

Each port has three standard registers for its operation. These registers are:

- TRISx registers (data direction)
- PORTx registers (reads the levels on the pins of the device)
- LATx registers (output latch)

Some ports may have one or more of the following additional registers. These registers are:

- ANSELx (analog select)
- WPUx (weak pull-up)

In general, when a peripheral is enabled on a port pin, that pin cannot be used as a general purpose output. However, the pin can still be read.

TABLE 12-1: PORT AVAILABILITY PER DEVICE


| Device | PORTA | РОКТВ | PORTC | PORTE |
|---------------|-------|-------|-------|-------|
| PIC16(L)F1512 | • | • | • | ٠ |
| PIC16(L)F1513 | • | ٠ | ٠ | • |

The Data Latch (LATx registers) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same effect as a write to the corresponding PORTx register. A read of the LATx register reads of the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports that support analog inputs have an associated ANSELx register. When an ANSEL bit is set, the digital input buffer associated with that bit is disabled. Disabling the input buffer prevents analog signal levels on the pin between a logic high and low from causing excessive current in the logic input circuitry. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 12-1.

FIGURE 12-1: GENERIC I/O PORT OPERATION



EXAMPLE 12-1: INITIALIZING PORTA

; This code example illustrates ; initializing the PORTA register. The ; other ports are initialized in the same ; manner.

| BANKSEL | PORTA | ; |
|---------|-------------|------------------------|
| CLRF | PORTA | ;Init PORTA |
| BANKSEL | LATA | ;Data Latch |
| CLRF | LATA | ; |
| BANKSEL | ANSELA | ; |
| CLRF | ANSELA | ;digital I/O |
| BANKSEL | TRISA | ; |
| MOVLW | B'00111000' | ;Set RA<5:3> as inputs |
| MOVWF | TRISA | ;and set RA<2:0> as |
| | | ;outputs |
| | | |

12.1 Alternate Pin Function

The Alternate Pin Function Control (APFCON) register is used to steer specific peripheral input and output functions between different pins. The APFCON register is shown in Register 12-1. For this device family, the following functions can be moved between different pins.

- SS (Slave Select)
- CCP2

These bits have no effect on the values of any TRIS register. PORT and TRIS overrides will be routed to the correct pin. The unselected pin will be unaffected.

REGISTER 12-1: APFCON: ALTERNATE PIN FUNCTION CONTROL REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0/0 | R/W-0/0 |
|-------|-----|-----|-----|-----|-----|---------|---------|
| _ | _ | _ | _ | _ | _ | SSSEL | CCP2SEL |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|---------------------------|--|--------------------------------|---|
| R = Readable | e bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unc | hanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is se | t | '0' = Bit is cleared | |
| bit 7-2 bit 1 bit 0 | SSSEL: Pin So 0 = <u>SS</u> funct 1 = <u>SS</u> funct CCP2SEL: Pir 0 = CCP2 fu | ion is on RA5 ion is on RA0 | |

12.2 PORTA Registers

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 12-3). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). Example 12-1 shows how to initialize PORTA.

Reading the PORTA register (Register 12-2) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATA).

The TRISA register (Register 12-3) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

12.2.1 ANSELA REGISTER

The ANSELA register (Register 12-5) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no effect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELA bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

12.2.2 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 12-2.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input functions, such as ADC, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown in Table 12-2.

| Pin Name | Function Priority ⁽¹⁾ |
|----------|------------------------------------|
| RA0 | RA0 |
| RA1 | RA1 |
| RA2 | RA2 |
| RA3 | RA3 |
| RA4 | RA4 |
| RA5 | VCAP (PIC16F1512/3 only) RA5 |
| RA6 | CLKOUT OSC2 RA6 |
| RA7 | RA7 |

TABLE 12-2: PORTA OUTPUT PRIORITY

Note 1: Priority listed from highest to lowest.

| R/W-x/x | R/W-x/x | R/W-x/x | R/W-x/x | R/W-x/x | R/W-x/x | R/W-x/x | R/W-x/x | | |
|------------------|---------|-------------------|---------|---|------------------|---------|---------|--|--|
| RA7 | RA6 | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | | |
| bit 7 | | | | · | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | nented bit, read | as '0' | | | |
| u = Bit is unch | anged | x = Bit is unkn | iown | -n/n = Value at POR and BOR/Value at all other Resets | | | | | |
| '1' = Bit is set | | '0' = Bit is clea | ared | | | | | | |
| | | | | | | | | | |

REGISTER 12-2: PORTA: PORTA REGISTER

bit 7-0 RA<7:0>: PORTA I/O Value bits⁽¹⁾ 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 12-3: TRISA: PORTA TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0 **TRISA<7:0>:** PORTA Tri-State Control bits

1 = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | | |
|------------------|---------|-------------------|---------|---|------------------|----------|---------|--|--|
| LATA7 | LATA6 | LATA5 | LATA4 | LATA3 | LATA2 | LATA1 | LATA0 | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimplen | nented bit, read | l as '0' | | | |
| u = Bit is uncha | anged | x = Bit is unkr | nown | -n/n = Value at POR and BOR/Value at all other Resets | | | | | |
| '1' = Bit is set | | '0' = Bit is clea | ared | | | | | | |

REGISTER 12-4: LATA: PORTA DATA LATCH REGISTER

LATA<7:0>: PORTA Output Latch Value bits⁽¹⁾ bit 7-0

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is the return of actual I/O pin values.

REGISTER 12-5: ANSELA: PORTA ANALOG SELECT REGISTER

| U-0 | U-0 | R/W-1/1 | U-0 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 |
|-------|-----|---------|-----|---------|---------|---------|---------|
| _ | — | ANSA5 | — | ANSA3 | ANSA2 | ANSA1 | ANSA0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

| bit 7-6 | Unimplemented: Read as '0' |
|---------|---|
| bit 5 | ANSA5: Analog Select between Analog or Digital Function on pins RA5, respectively |
| | 0 = Digital I/O. Pin is assigned to port or digital special function. |
| | 1 = Analog input. Pin is assigned as analog input ⁽¹⁾ . Digital input buffer disabled. |
| bit 4 | Unimplemented: Read as '0' |
| hit 2 0 | ANSA -2:0>: Analog Soloct between Analog or Digital Eurotion on ping PA-2:0>, respect |

- ANSA<3:0>: Analog Select between Analog or Digital Function on pins RA<3:0>, respectively bit 3-0 0 = Digital I/O. Pin is assigned to port or digital special function.
 - 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.
- Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|------------|--------|--------|--------|--------|--------|--------|---------|---------|---------------------|
| ANSELA | | — | ANSA5 | _ | ANSA3 | ANSA2 | ANSA1 | ANSA0 | 104 |
| APFCON | _ | — | — | _ | _ | — | SSSEL | CCP2SEL | 101 |
| LATA | LATA7 | LATA6 | LATA5 | LATA4 | LATA3 | LATA2 | LATA1 | LATA0 | 104 |
| OPTION_REG | WPUEN | INTEDG | TMR0CS | TMR0SE | PSA | | PS<2:0> | | 159 |
| PORTA | RA7 | RA6 | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | 103 |
| TRISA | TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 103 |

TABLE 12-3: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

TABLE 12-4: SUMMARY OF CONFIGURATION WORD WITH PORTA

| Name | Bits | Bit -/7 | Bit -/6 | Bit 13/5 | Bit 12/4 | Bit 11/3 | Bit 10/2 | Bit 9/1 | Bit 8/0 | Register on Page |
|---------|----------|---------|---------|----------|----------|----------|-------------|-----------|---------|---------------------|
| CONFIG1 | 13:8 | _ | _ | FCMEN | IESO | CLKOUTEN | BOREN<1:0.> | | _ | 07 |
| CONFIGT | 7:0 CP M | | MCLRE | PWRTE | WDTE | =<1:0> | | FOSC<2:0> | | 37 |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by PORTA.

12.3 PORTB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB (Register 12-7). Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 12-1 shows how to initialize an I/O port.

Reading the PORTB register (Register 12-6) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATB).

The TRISB register (Register 12-7) controls the PORTB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

12.3.1 ANSELB REGISTER

The ANSELB register (Register 12-9) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELB bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELB bits has no effect on digital output functions. A pin with TRIS clear and ANSELB set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELB bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

12.3.2 PORTB FUNCTIONS AND OUTPUT PRIORITIES

Each PORTB pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 12-5.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority. Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions override other port functions and are included in Table 12-5.

| Pin Name | Function Priority ⁽¹⁾ |
|----------|----------------------------------|
| RB0 | RB0 |
| RB1 | RB1 |
| RB2 | RB2 |
| RB3 | CCP2 RB3 |
| RB4 | RB4 |
| RB5 | RB5 |
| RB6 | ICDCLK RB6 |
| RB7 | ICDDAT RB7 |

TABLE 12-5: PORTB OUTPUT PRIORITY

Note 1: Priority listed from highest to lowest.

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | |
|----------------------|---------|--------------------|---------|---|---------|---------|---------|--|
| RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | |
| bit 7 | | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimplemented bit, read as '0' | | | | |
| u = Bit is unchanged | | x = Bit is unknown | | -n/n = Value at POR and BOR/Value at all other Resets | | | | |
| '1' = Bit is set | | '0' = Bit is clea | ared | | | | | |
| | | | | | | | , | |

REGISTER 12-6: PORTB: PORTB REGISTER

bit 7-0 **RB<7:0>**: PORTB General Purpose I/O Pin bits⁽¹⁾ 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

Note 1: Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is the return of actual I/O pin values.

REGISTER 12-7: TRISB: PORTB TRI-STATE REGISTER

| R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | |
|---------|-----------------|---------|---------|---------|---------|---------|---------|--|
| TRISB7 | 7 TRISB6 TRISB5 | | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | |
| bit 7 b | | | | | | | | |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0

TRISB<7:0>: PORTB Tri-State Control bits

1 = PORTB pin configured as an input (tri-stated)

0 = PORTB pin configured as an output

REGISTER 12-8: LATB: PORTB DATA LATCH REGISTER

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u |
|---------|-------------------|---------|---------|---------|---------|---------|---------|
| LATB7 | LATB7 LATB6 LATB5 | | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 |
| bit 7 | | | • | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0 LATB<7:0>: PORTB Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is the return of actual I/O pin values.

| U-0 | U-0 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | | |
|-------------------|--------------|---------------------|---------|---|---------|---------|---------|--|--|
| — | — | ANSB5 | ANSB4 | ANSB3 | ANSB2 | ANSB1 | ANSB0 | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable bit | t | W = Writable bit | : | U = Unimplemented bit, read as '0' | | | | | |
| u = Bit is unchan | ged | x = Bit is unknow | wn | -n/n = Value at POR and BOR/Value at all other Resets | | | | | |
| '1' = Bit is set | | '0' = Bit is cleare | ed | | | | | | |
| | | | | | | | | | |
| bit 7-6 | Unimplemente | ed: Read as '0' | | | | | | | |

REGISTER 12-9: ANSELB: PORTB ANALOG SELECT REGISTER

| bit 7-0 | Unimplemented. Read as 0 |
|---------|---|
| bit 5-0 | ANSB<5:0>: Analog Select between Analog or Digital Function on pins RB<5:0>, respectively |
| | 0 = Digital I/O. Pin is assigned to port or digital special function. |
| | 1 = Analog input. Pin is assigned as analog input ⁽¹⁾ . Digital input buffer disabled. |
| | |

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

REGISTER 12-10: WPUB: WEAK PULL-UP PORTB REGISTER

| R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 |
|---------|-------------------|---------|---------|---------|---------|---------|---------|
| WPUB7 | WPUB7 WPUB6 WPUB5 | | WPUB4 | WPUB3 | WPUB2 | WPUB1 | WPUB0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0 WPUB<7:0>: Weak Pull-up Register bits

1 = Pull-up enabled

0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|------------|--------|--------|--------|--------|--------|--------|---------|---------|---------------------|
| ANSELB | _ | _ | ANSB5 | ANSB4 | ANSB3 | ANSB2 | ANSB1 | ANSB0 | 108 |
| APFCON | _ | — | | _ | _ | _ | SSSEL | CCP2SEL | 101 |
| LATB | LATB7 | LATB6 | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 | 107 |
| OPTION_REG | WPUEN | INTEDG | TMR0CS | TMR0SE | PSA | | PS<2:0> | | |
| PORTB | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | 107 |
| TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 107 |
| WPUB | WPUB7 | WPUB6 | WPUB5 | WPUB4 | WPUB3 | WPUB2 | WPUB1 | WPUB0 | 108 |

TABLE 12-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTB.

12.4 PORTC Registers

PORTC is an 8-bit wide bidirectional port. The corresponding data direction register is TRISC (Register 12-12). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 12-1 shows how to initialize an I/O port.

Reading the PORTC register (Register 12-11) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATC).

The TRISC register (Register 12-12) controls the PORTC pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISC register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

12.4.1 ANSELC REGISTER

The ANSELC register (Register 12-14) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELC bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELC bits has no effect on digital output functions. A pin with TRIS clear and ANSELC set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

| Note: | The ANSELC bits default to the Analog |
|-------|--|
| | mode after Reset. To use any pins as |
| | digital general purpose or peripheral |
| | inputs, the corresponding ANSEL bits |
| | must be initialized to '0' by user software. |

12.4.2 PORTC FUNCTIONS AND OUTPUT PRIORITIES

Each PORTC pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 12-7.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions override other port functions and are included in Table 12-7.

| TABLE 12-7: PO | RTC OUTPUT PRIORITY |
|----------------|---------------------|
|----------------|---------------------|

| Pin Name | Function Priority ⁽¹⁾ |
|----------|----------------------------------|
| RC0 | SOSCO RC0 |
| RC1 | SOSCI CCP2 RC1 |
| RC2 | CCP1 RC2 |
| RC3 | SCL SCK RC3 ⁽²⁾ |
| RC4 | SDA RC4 ⁽²⁾ |
| RC5 | SDO RC5 |
| RC6 | CK TX RC6 |
| RC7 | DT RC7 |

Note 1: Priority listed from highest to lowest.

2: RC3 and RC4 read the I^2C ST input when I^2C mode is enabled.

REGISTER 12-11: PORTC: PORTC REGISTER

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u |
|-----------------|---------|-----------------|---------|----------------|------------------|------------------|-------------|
| RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 |
| bit 7 | | | | | | | bit 0 |
| <u> </u> | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimplen | nented bit, read | as '0' | |
| u = Bit is unch | anged | x = Bit is unkr | nown | -n/n = Value a | at POR and BO | R/Value at all o | ther Resets |
| | | | | | | | |

bit 7-0 RC<7:0>: PORTC General Purpose I/O Pin bits⁽¹⁾ 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

Note 1: Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is the return of actual I/O pin values.

REGISTER 12-12: TRISC: PORTC TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0 TRISC<7:0>: PORTC Tri-State Control bits

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

REGISTER 12-13: LATC: PORTC DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATC7 | LATC6 | LATC5 | LATC4 | LATC3 | LATC2 | LATC1 | LATC0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0 LATC<7:0>: PORTC Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is the return of actual I/O pin values.

| R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | U-0 | U-0 |
|---|---------|---|---------|--------------|------------------|----------|-------|
| ANSC7 | ANSC6 | ANSC3 | ANSC3 | ANSC3 | ANSC2 | — | — |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | nented bit, read | 1 as '0' | |
| u = Bit is unchanged x = Bit is unknown | | -n/n = Value at POR and BOR/Value at all other Resets | | | | | |
| '1' = Bit is set | | '0' = Bit is clea | ared | | | | |

REGISTER 12-14: ANSELC: PORTC ANALOG SELECT REGISTER

| bit 7-2 | ANSC<7:0>: Analog Select between Analog or Digital Function on pins RC<7:0>, respectively 0 = Digital I/O. Pin is assigned to port or digital special function. 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled. |
|---------|---|
| bit 1-0 | Unimplemented: Read as '0' |

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

TABLE 12-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|--------|--------|--------|--------|--------|--------|--------|--------|---------|---------------------|
| ANSELC | ANSC7 | ANSC6 | ANSC5 | ANSC4 | ANSC3 | ANSC2 | _ | — | 108 |
| APFCON | _ | — | _ | _ | _ | _ | SSSEL | CCP2SEL | 101 |
| LATC | LATC7 | LATC6 | LATC5 | LATC4 | LATC3 | LATC2 | LATC1 | LATC0 | 107 |
| PORTC | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | 107 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 107 |

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

12.5 PORTE Registers

PORTE is a 4-bit wide, bidirectional port. The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). The exception is RE3, which is input only and its TRIS bit will always read as '1'. Example 12-1 shows how to initialize an I/O port.

Reading the PORTE register (Register 12-15) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATE). RE3 reads '0' when MCLRE = 1.

12.5.1 PORTE FUNCTIONS AND OUTPUT PRIORITIES

PORTE has no peripheral outputs, so the PORTE output has no priority function.

REGISTER 12-15: PORTE: PORTE REGISTER

| | U-0 |
|-------|-------|
| | |
| bit 7 | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

| bit 7-4 | Unimplemented: Read as '0' |
|---------|---|
| bit 3 | RE<3>: PORTE I/O Value bit (RE3 is read-only) |
| bit 2-0 | Unimplemented: Read as '0' |

REGISTER 12-16: TRISE: PORTE TRI-STATE REGISTER

| U-0 | U-0 | U-0 | U-0 | U-1 | U-0 | U-0 | U-0 |
|-------|-----|-----|-----|-----|-----|-----|-------|
| — | _ | _ | _ | (1) | _ | _ | — |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

| bit 7-4 | Unimplemented: Read as '0' |
|---------|----------------------------|
| bit 3 | Unimplemented: Read as '1' |

bit 2-0 Unimplemented: Read as '0'

Note 1: Unimplemented, read as '1'.

| U-0 | U-0 | U-0 | U-0 | R/W-1/1 | U-0 | U-0 | U-0 | | |
|------------------|---|-------------------|------|---|------------------|--------|-------|--|--|
| _ | _ | — | _ | WPUE3 | — | _ | — | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable | R = Readable bit W = Writable bit | | | | mented bit, read | as '0' | | | |
| u = Bit is uncha | = Bit is unchanged x = Bit is unknown | | | -n/n = Value at POR and BOR/Value at all other Resets | | | | | |
| '1' = Bit is set | | '0' = Bit is clea | ared | | | | | | |
| bit 7-4 | Unimplemen | ted: Read as ' | י' | | | | | | |
| | - | | | | | | | | |
| bit 3 | WPUE: Weak Pull-up Register bit | | | | | | | | |
| | 1 = Pull-up enabled 0 = Pull-up disabled | | | | | | | | |
| | • | | | | | | | | |
| bit 2-0 | Unimplemented: Read as '0' | | | | | | | | |

REGISTER 12-17: WPUE: WEAK PULL-UP PORTE REGISTER^(1,2)

Note 1: Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|-----------|-------|-------|-------|-----------------------|-------|------------|-------|-------|---------------------|
| A(A)DCON0 | | | | CHS<4:0> GO/DONE ADON | | | | | |
| CCPxCON | | | DCxB | <1:0> | | CCPxM<3:0> | | | |
| PORTE | _ | _ | _ | _ | RE3 | _ | — | — | 113 |
| TRISE | | _ | _ | _ | (1) | | — | | 113 |
| WPUE | | | _ | _ | WPUE3 | | — | | 114 |

TABLE 12-9: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Legend: x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by PORTE.

Note 1: Unimplemented, read as '1'.

TABLE 12-10: SUMMARY OF CONFIGURATION WORD WITH PORTE

| Name | Bits | Bit -/7 | Bit -/6 | Bit 13/5 | Bit 12/4 | Bit 11/3 | Bit 10/2 | Bit 9/1 | Bit 8/0 | Register on Page |
|---------|------|---------|---------|----------|----------|----------|------------|---------|---------|---------------------|
| | 13:8 | _ | _ | FCMEN | IESO | CLKOUTEN | BOREN<1:0> | | — | |
| CONFIG1 | 7:0 | CP | MCLRE | PWRTE | WDTE | E<1:0> | FOSC<2:0> | | | 37 |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by PORTE.

13.0 INTERRUPT-ON-CHANGE

The PORTB pins can be configured to operate as Interrupt-On-Change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual PORTB pin, or combination of PORTB pins, can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-Change enable (Master Switch)
- Individual pin configuration
- · Rising and falling edge detection
- Individual pin interrupt flags

Figure 13-1 is a block diagram of the IOC module.

13.1 Enabling the Module

To allow individual PORTB pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

13.2 Individual Pin Configuration

For each PORTB pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated IOCBPx bit of the IOCBP register is set. To enable a pin to detect a falling edge, the associated IOCBNx bit of the IOCBN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both the IOCBPx bit and the IOCBNx bit of the IOCBP and IOCBN registers, respectively.

13.3 Interrupt Flags

The IOCBFx bits located in the IOCBF register are status flags that correspond to the interrupt-on-change pins of PORTB. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCBFx bits.

13.4 Clearing Interrupt Flags

The individual status flags, (IOCBFx bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.

EXAMPLE 13-1: CLEARING INTERRUPT FLAGS (PORTA EXAMPLE)


MOVLW 0xff XORWF IOCAF, W ANDWF IOCAF, F

13.5 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCBF register will be updated prior to the first instruction executed out of Sleep.

PIC16(L)F1512/3



13.6 Interrupt-On-Change Registers

REGISTER 13-1: IOCBP: INTERRUPT-ON-CHANGE PORTB POSITIVE EDGE REGISTER

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|---|---------|-------------------|----------------|----------------|--------------------|-----------|---------|
| IOCBP7 | IOCBP6 | IOCBP5 | IOCBP4 | IOCBP3 | IOCBP2 | IOCBP1 | IOCBP0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable b | bit | W = Writable b | oit | U = Unimplem | nented bit, read a | is '0' | |
| u = Bit is unchanged x = Bit is unknown | | | -n/n = Value a | t POR and BOR/ | Value at all oth | er Resets | |
| '1' = Bit is set | | '0' = Bit is clea | rod | | | | |

bit 7-0

IOCBP<7:0>: Interrupt-on-Change PORTB Positive Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a positive going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 13-2: IOCBN: INTERRUPT-ON-CHANGE PORTB NEGATIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCBN7 | IOCBN6 | IOCBN5 | IOCBN4 | IOCBN3 | IOCBN2 | IOCBN1 | IOCBN0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0

IOCBN<7:0>: Interrupt-on-Change PORTB Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCBFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 13-3: IOCBF: INTERRUPT-ON-CHANGE PORTB FLAG REGISTER

| R/W/HS-0/0 |
|------------|------------|------------|------------|------------|------------|------------|------------|
| IOCBF7 | IOCBF6 | IOCBF5 | IOCBF4 | IOCBF3 | IOCBF2 | IOCBF1 | IOCBF0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | HS - Bit is set in hardware |

bit 7-0

IOCBF7:0>: Interrupt-on-Change PORTB Flag bits

1 = An enabled change was detected on the associated pin.

- Set when IOCBPx = 1 and a rising edge was detected on RBx, or when IOCBNx = 1 and a falling edge was detected on RBx.
- 0 = No change was detected, or the user cleared the detected change.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|--------|--------|--------|--------|--------|--------|--------|--------|--------|---------------------|
| ANSELB | — | _ | ANSB5 | ANSB4 | ANSB3 | ANSB2 | ANSB1 | ANSB0 | 104 |
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 69 |
| IOCBF | IOCBP7 | IOCBP6 | IOCBP5 | IOCBP4 | IOCBP3 | IOCBP2 | IOCBP1 | IOCBP0 | 117 |
| IOCBN | IOCBN7 | IOCBN6 | IOCBN5 | IOCBN4 | IOCBN3 | IOCBN2 | IOCBN1 | IOCBN0 | 117 |
| IOCBP | IOCBF7 | IOCBF6 | IOCBF5 | IOCBF4 | IOCBF3 | IOCBF2 | IOCBF1 | IOCBF0 | 117 |
| TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 103 |

TABLE 13-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by interrupt-on-change.

14.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- · ADC input channel
- · ADC positive reference
- · Comparator positive input

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

14.1 Independent Gain Amplifiers

The output of the FVR supplied to the ADC module is routed through a programmable gain amplifier. The amplifier can be configured to amplify the reference voltage by 1x, 2x or 4x, to produce the three possible voltage levels.

The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference **Section 16.0** "**Analog-to-Digital Converter** (**ADC**) **Module**" for additional information.

To minimize current consumption when the FVR is disabled, the FVR buffers should be turned off by clearing the Buffer Gain Selection bits.

14.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set. See **Section 25.0** "Electrical Specifications" for the minimum delay requirement.

FIGURE 14-1: VOLTAGE REFERENCE BLOCK DIAGRAM




TABLE 14-1: PERIPHERALS REQUIRING THE FIXED VOLTAGE REFERENCE (FVR)

| Peripheral | Conditions | Description |
|------------|---|--|
| HFINTOSC | FOSC<2:0> = 100 and IRCF<3:0> = 000x | INTOSC is active and device is not in Sleep |
| | BOREN<1:0> = 11 | BOR always enabled |
| BOR | BOREN<1:0> = 10 and BORFS = 1 | BOR disabled in Sleep mode, BOR Fast Start enabled. |
| | BOREN<1:0> = 01 and BORFS = 1 | BOR under software control, BOR Fast Start enabled |
| LDO | All PIC16F1512/3 devices, when VREGPM = 1 and not in Sleep | The device runs off of the low-power regulator when in Sleep mode. |

14.3 FVR Control Registers

REGISTER 14-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

| R/W-0/0 |) R-q/q | R/W-0/0 | R/W-0/0 | U-0 | U-0 | R/W-0/0 | R/W-0/0 |
|---|---|--|------------|---------------|--------------------|---------|--------------|
| FVREN | I FVRRDY ⁽¹⁾ | TSEN | TSRNG | | — | ADFV | R<1:0> |
| bit 7 | | | | | | · | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Reada | ble bit | W = Writable | bit | U = Unimpler | mented bit, read | as '0' | |
| u = Bit is u | nchanged | x = Bit is unkr | nown | | at POR and BOI | | other Resets |
| '1' = Bit is s | set | '0' = Bit is clea | ared | q = Value dep | pends on condition | ion | |
| bit 7 FVREN: Fixed Voltage Reference Enable bit 0 = Fixed Voltage Reference is disabled 1 = Fixed Voltage Reference is enabled | | | | | | | |
| bit 6 | FVRRDY: Fixed Voltage Reference Ready Flag bit ⁽¹⁾ 0 = Fixed Voltage Reference output is not ready or not enabled 1 = Fixed Voltage Reference output is ready for use | | | | | | |
| bit 5 | 0 = Tempera | erature Indicato ture Indicator is ture Indicator is | s disabled | | | | |
| bit 4 | TSRNG: Temperature Indicator Range Selection bit 0 = VOUT = VDD - 2VT (Low Range) 1 = VOUT = VDD - 4VT (High Range) | | | | | | |
| bit 3-2 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 1-0 | bit 1-0 ADFVR<1:0>: ADC Fixed Voltage Reference Selection bits 00 = ADC Fixed Voltage Reference Peripheral output is off 01 = ADC Fixed Voltage Reference Peripheral output is 1x (1.024V) 10 = ADC Fixed Voltage Reference Peripheral output is 2x (2.048V) ⁽²⁾ 11 = ADC Fixed Voltage Reference Peripheral output is 4x (4.096V) ⁽²⁾ | | | | | | |
| | FVRRDY is always Fixed Voltage Refe | | | d Vdd. | | | |

| TABLE 14-2 : | SUMM | SUMMARY OF REGISTERS ASSOCIATED WITH THE FIXED VOLTAGE REFERENCE | | | | | | ERENCE | |
|---------------------|-------|--|-------|-------|-------|-------|-------|--------|---------------------|
| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on page |
| FVRCON | FVREN | FVRRDY | TSEN | TSRNG | — | — | ADFV | २<1:0> | 120 |

Legend: Shaded cells are unused by the Fixed Voltage Reference module.

15.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between -40°C and +85°C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Reference Application Note *AN1333*, *Use and Calibration of the Internal Temperature Indicator* (DS01333) for more details regarding the calibration process.

15.1 Circuit Operation

Figure 15-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

Equation 15-1 describes the output characteristics of the temperature indicator.

EQUATION 15-1: VOUT RANGES

High Range: VOUT = VDD - 4VT

Low Range: VOUT = VDD - 2VT


The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See **Section 14.0 "Fixed Voltage Reference (FVR)"** for more information.

The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current.

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range, but may be less consistent from part to part. This range requires a higher bias voltage to operate and thus, a higher VDD is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for low voltage operation.

FIGURE 15-1: TEMPERATURE CIRCUIT DIAGRAM



15.2 Minimum Operating VDD

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 15-1 shows the recommended minimum VDD vs. range setting.

TABLE 15-1: RECOMMENDED VDD VS. RANGE

| Min. VDD, TSRNG = 1 | Min. VDD, TSRNG = 0 |
|---------------------|---------------------|
| 3.6V | 1.8V |

15.3 Temperature Output

The output of the circuit is measured using the internal Analog-to-Digital Converter. A channel is reserved for the temperature circuit output. Refer to Section 16.0 "Analog-to-Digital Converter (ADC) Module" for detailed information.

15.4 ADC Acquisition Time

To ensure accurate temperature measurements, the user must wait at least 200 μ s after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200 μ s between sequential conversions of the temperature indicator output.

TABLE 15-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on page |
|--------|-------|--------|-------|-------|-------|-------|------------|-------|---------------------|
| FVRCON | FVREN | FVRRDY | TSEN | TSRNG | | | ADFVR<1:0> | | 120 |

Legend: Shaded cells are unused by the temperature indicator module.

16.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE


| Note: | This section of the ADC chapter discusses | | | |
|-------|---|--|--|--|
| | legacy operation. If new Capacitive | | | |
| | Voltage Divider (CVD) features are | | | |
| | needed, refer to Section 16.5 "Hardware | | | |
| | Capacitive Voltage Divider (CVD) | | | |
| | Module" for more information. | | | |

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESH:ADRESL register pair). Figure 16-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake up the device from Sleep.

PIC16(L)F1512/3



16.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- · Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- · Interrupt control
- Result formatting

16.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 12.0 "I/O Ports"** for more information.

| Note: | Analog voltages on any pin that is defined | | | | |
|-------|--|--|--|--|--|
| | as a digital input may cause the input | | | | |
| | buffer to conduct excess current. | | | | |

16.1.2 CHANNEL SELECTION

There are up to 21 channel selections available:

- AN<19:8, 4:0> pins
- VREF+ (ADC positive reference)
- VREF- (ADC negative reference)
- Temperature Indicator
- FVR (Fixed Voltage Reference) Output

Refer to Section 14.0 "Fixed Voltage Reference (FVR)" and Section 15.0 "Temperature Indicator Module" for more information on these channel selections.

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 16.6 "Hardware CVD Operation"** for more information.

16.1.3 ADC VOLTAGE REFERENCE

The ADPREF bits of the ADCON1 register provides control of the positive voltage reference. The positive voltage reference can be:

- VREF+ pin
- Vdd
- FVR (Fixed Voltage Reference)

See Section 14.0 "Fixed Voltage Reference (FVR)" for more details on the fixed voltage reference.

16.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- · FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 16-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the A/D conversion requirements in **Section 25.0 "Electrical Specifications"** for more information. Table gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

| ADC Clock | Period (TAD) | Device Frequency (Fosc) | | | | | | |
|---------------------|--------------|-------------------------|-----------------------|-----------------------|-----------------------|-----------------------|--|--|
| ADC Clock Source | ADCS<2:0> | 20 MHz | 16 MHz | 8 MHz | 4 MHz | 1 MHz | | |
| Fosc/2 | 000 | 100 ns ⁽²⁾ | 125 ns ⁽²⁾ | 250 ns ⁽²⁾ | 500 ns ⁽²⁾ | 2.0 μs | | |
| Fosc/4 | 100 | 200 ns ⁽²⁾ | 250 ns ⁽²⁾ | 500 ns ⁽²⁾ | 1.0 μs | 4.0 μs | | |
| Fosc/8 | 001 | 400 ns ⁽²⁾ | 0.5 μs (2) | 1.0 μs | 2.0 μs | 8.0 μs ⁽³⁾ | | |

TABLE 16-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

Legend: Shaded cells are outside of recommended range.

Note 1: The FRC source has a typical TAD time of 1.6 μ s for VDD.

- **2:** These values violate the minimum required TAD time.
- 3: For faster conversion times, the selection of another clock source is recommended.
- 4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock Fosc. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.

TABLE 16-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES (CONTINUED)

| ADC Clock Period (TAD) | | Device Frequency (Fosc) | | | | | | |
|------------------------|-----------|-----------------------------|-----------------------------|-----------------------------|-------------------------------|-------------------------------|--|--|
| ADC Clock Source | ADCS<2:0> | 20 MHz | 16 MHz | 8 MHz | 4 MHz | 1 MHz | | |
| Fosc/16 | 101 | 800 ns | 1.0 μs | 2.0 μs | 4.0 μs | 16.0 μs ⁽³⁾ | | |
| Fosc/32 | 010 | 1.6 μs | 2.0 μs | 4.0 μs | 8.0 μs ⁽³⁾ | 32.0 μs ⁽³⁾ | | |
| Fosc/64 | 110 | 3.2 μs | 4.0 μs | 8.0 μs ⁽³⁾ | 16.0 μs ⁽³⁾ | 64.0 μs ⁽³⁾ | | |
| Frc | x11 | 1.0-6.0 μs ^(1,4) | 1.0-6.0 μs ^(1,4) | 1.0-6.0 μs ^(1,4) | 1.0-6.0 μs ^(1,4) | 1.0-6.0 μs ^(1,4) | | |

Legend: Shaded cells are outside of recommended range.


Note 1: The FRC source has a typical TAD time of 1.6 μ s for VDD.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock Fosc. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.

FIGURE 16-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES



16.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

| Note 1: | The ADIF bit is set at the completion of |
|---------|--|
| | every conversion, regardless of whether |
| | or not the ADC interrupt is enabled. |

2: The ADC operates during Sleep only when the FRC oscillator is selected.


This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the GIE and PEIE bits of the INTCON register must be disabled. If the GIE and PEIE bits of the INTCON register are enabled, execution will switch to the Interrupt Service Routine.

16.1.6 RESULT FORMATTING

The 10-bit A/D conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 16-3 shows the two output formats.

FIGURE 16-3: 10-BIT A/D CONVERSION RESULT FORMAT



16.2 ADC Operation

16.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

| Note: | The GO/DONE bit should not be set in the |
|-------|--|
| | same instruction that turns on the ADC. |
| | Refer to Section 16.2.6 "A/D Conver- |
| | sion Procedure". |

16.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- · Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

16.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note: A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

16.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

16.2.5 SPECIAL EVENT TRIGGER

The Special Event Trigger allows periodic ADC measurements without software intervention, using the TRIGSEL bits of the AADCON2 register. When this trigger occurs, the GO/DONE bit is set by hardware from one of the following sources:

- CCP1
- CCP2
- Timer0 Overflow
- · Timer1 Overflow
- Timer2 Match to PR2

TABLE 16-2: SPECIAL EVENT TRIGGER

| Device | Source | | |
|-----------------|------------------------------|--|--|
| PIC16(L)F1512/3 | CCP1, CCP2, TMR0, TMR1, TMR2 | | |

Using the Special Event Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

Refer to Section 21.0 "Capture/Compare/PWM Modules", Section 17.0 "Timer0 Module", Section 18.0 "Timer1 Module with Gate Control", and Section 19.0 "Timer2 Module" for more information.

16.2.6 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
 - · Disable pin output driver (refer to the TRIS register)
 - · Configure pin as analog (refer to the ANSEL register)
 - · Disable weak pull-ups either globally (refer to the OPTION REG register) or individually (Refer to the appropriate WPUx register)
- 2. Configure the ADC module:
 - · Select ADC conversion clock
 - Configure voltage reference
 - · Select ADC input channel
 - · Turn on ADC module
- 3. Configure ADC interrupt (optional):
 - · Clear ADC interrupt flag
 - · Enable ADC interrupt
 - · Enable peripheral interrupt
 - Enable global interrupt⁽¹⁾
- 4. Wait the required acquisition time⁽²⁾.
- 5. Start conversion by setting the GO/DONE bit.
- 6. Wait for ADC conversion to complete by one of the following:
 - Polling the GO/DONE bit
 - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result in ADRES0H and ADRES0L.
- Clear the ADC interrupt flag (required if interrupt 8. is enabled).

Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

> 2: Refer to Section 16.4 "A/D Acquisition Requirements".

EXAMPLE 16-1: A/D CONVERSION

;This code block configures the ADC ; for polling, Vdd and Vss references, Frc ;clock and ANO input. ;Conversion start & polling for completion ; are included. ; BANKSEL ADCON1 ; B'11110000' ;Right justify, Frc MOVLW ;clock MOVWF ADCON1 ;Vdd and Vss Vref BANKSEL TRISA ; BSF TRISA,0 ;Set RAO to input BANKSEL ANSEL ; BSF ANSEL,0 ;Set RA0 to analog BANKSEL WPUA wpua, O BCF ;Disable weak pull-up on RAO BANKSEL ADCON0 ; B'00000001' ;Select channel AN0 MOVLW MOVWF ADCON0 ; Turn ADC On CALL SampleTime ; Acquisiton delay BSF ADCON0, ADGO ;Start conversion

BTFSC

BANKSEL MOVF

BANKSEL

GOTO

MOVWF

MOVF

MOVWF

| ADCON0, ADGO | ;Is conversion done? |
|--------------|----------------------|
| \$-1 | ;No, test again |
| ADRESH | ; |
| ADRESH,W | ;Read upper 2 bits |
| RESULTHI | ;store in GPR space |
| ADRESL | ; |
| ADRESL,W | ;Read lower 8 bits |
| RESULTLO | ;Store in GPR space |
| | |

16.3 ADC Register Definitions

The following registers are used to control the operation of the ADC.

REGISTER 16-1: ADCON0: A/D CONTROL REGISTER 0

| | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|----------------|---|--|---|--|-------------------|--------------------|---------|
| — | | | CHS<4:0> | | | GO/DONE | ADON |
| oit 7 | | | | | | | bit |
| _egend: | | | | | | | |
| R = Readab | le hit | W = Writable bi | ŀ | | ented bit, read a | ls 'Ω' | |
| u = Bit is un | | x = Bit is unkno | | • | | Value at all other | Pasate |
| | - | | | | | value at all other | 1103013 |
| 1' = Bit is se | el | '0' = Bit is clear | eu | | | | |
| pit 7 | Unimplement | ed: Read as '0' | | | | | |
| bit 6-2 | 11111 = FVR 11110 = Rese 11101 = Tem 11100 = Rese 11011 = VREF 11010 = VREF | alog Channel Sel (Fixed Voltage R erved. No channe perature Indicator erved. No channe -L (ADC Negative -H (ADC Positive erved. No channe | eference) Buffe l connected. (2) l connected. Reference) Reference) ⁽³⁾ | er 1 Output ⁽¹⁾ | | | |
| | 10011 = AN1 10010 = AN1 10001 = AN1 10000 = AN1 01111 = AN1 01101 = AN1 01100 = AN1 01011 = AN1 01011 = AN1 01010 = AN9 01000 = AN8 00111 = Rese 00110 = Rese | 8 7 6 5 4 3 2 1 0 erved. No channe erved. No channe erved. No channe | I connected. | | | | |
| bit 1 | 1 = A/D conver This bit is a | | gress. Setting th red by hardwar | nis bit starts an A/ e when the A/D c | | | |
| oit O | ADON: ADC E 1 = ADC is ena 0 = ADC is dis | abled | noo no onoratir | a current | | | |

| REGISTE R/W-0/0 | | R/W-0/0 | ROL REG | U-0 | U-0 | R/W-0/0 | R/W-0/0 |
|--------------------|--|---|--|---|------------------------|----------------|--------------|
| ADFM | | ADCS<2:0> | R/W-0/U | 0-0 | 0-0 | | EF<1:0> |
| bit 7 | | ADC3~2.02 | | | | | bit C |
| Sit 7 | | | | | | | |
| Legend: | | | | | | | |
| R = Reada | able bit | W = Writable bit | | U = Unimpler | mented bit, read | d as '0' | |
| u = Bit is u | inchanged | x = Bit is unknow | vn | -n/n = Value a | at POR and BC | R/Value at all | other Resets |
| '1' = Bit is | set | '0' = Bit is cleare | ed | | | | |
| bit 7 bit 6-4 | 1 = Right-ju loaded 0 = Left-jus loaded ADCS<2:0: 000 = Fos 001 = Fos 010 = Fos 011 = FRC 100 = Fos 101 = Fos 101 = Fos | stified. Six Least Si | ignificant bi gnificant bit Clock Selec m a dedicat | ts of ADRESL a of bits red RC oscillato | are set to ʻ0' w r) | | |
| bit 3-2 | | ented: Read as '0' | | | ., | | |
| bit 1-0 | ADPREF<1 00 = VREF 01 = Reser 10 = VREF | ADPREF<1:0>: A/D Positive Voltage Reference Configuration bits 00 = VREF is connected to VDD 01 = Reserved 10 = VREF is connected to external VREF+ pin ⁽¹⁾ 11 = VREF is connected to internal Fixed Voltage Reference (FVR) module ⁽¹⁾ | | | | | |
| Note 1: | | the FVR or the VRE e specification exist | | | | | |

REGISTER 16-2: ADCON1: A/D CONTROL REGISTER 1

REGISTER 16-3: ADRES0H: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

| | | | | | / | - | |
|------------------|---------|--------------------|---------|----------------|------------------|----------------|--------------|
| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u |
| | | | ADRE | S<9:2> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable bi | it | U = Unimpler | nented bit, read | d as '0' | |
| u = Bit is unch | anged | x = Bit is unkno | wn | -n/n = Value a | at POR and BC | R/Value at all | other Resets |
| '1' = Bit is set | | '0' = Bit is clear | ed | | | | |
| | | | | | | | |

bit 7-0 **ADRES<9:2>:** ADC Result Register bits Upper eight bits of 10-bit conversion result

REGISTER 16-4: ADRESOL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ADRES | S<1:0> | — | — | — | — | — | — |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-6 ADRES<1:0>: ADC Result Register bits

Lower two bits of 10-bit conversion result

bit 5-0 Reserved: Do not use.

| | | | | | (,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | |
|------------------|--|--------------------|---------|---|---|---------|--------------|
| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u |
| _ | _ | — | | _ | — | ADRES | S<9:8> |
| bit 7 | | | • | | | | bit C |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | Readable bit W = Writable bit U = Unimplemented bit, read as '0' | | | | | | |
| u = Bit is unch | anged | x = Bit is unknown | | -n/n = Value at POR and BOR/Value at all other Re | | | other Resets |
| '1' = Bit is set | Bit is set '0' = Bit is cleared | | ared | | | | |

REGISTER 16-5: ADRESOH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

bit 7-2 Reserved: Do not use.

| bit 1-0 | ADRES<9:8>: ADC Result Register bits |
|---------|--|
| | Upper two bits of 10-bit conversion result |

REGISTER 16-6: ADRESOL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u |
|-------------|---------|---------|---------|---------|---------|---------|---------|
| ADRES<7:0> | | | | | | | |
| bit 7 bit 0 | | | | | | bit 0 | |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower eight bits of 10-bit conversion result

16.4 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 16-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 16-4. The maximum recommended impedance for analog sources is 10 k Ω . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 16-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 16-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature =
$$50^{\circ}C$$
 and external impedance of $10k\Omega 5.0V$ VDD
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$
 $= TAMP + TC + TCOFF$
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - I}\right) = V_{CHOLD} ; [1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{CHOLD} ; [2] V_{CHOLD} charge response to V_{APPLIED} (1 - \frac{1}{(2^{n+1}) - I}) ; combining [1] and [2]$$

Note: Where n = number of bits of the ADC.

Solving for TC:

$$T_{C} = -C_{HOLD}(R_{IC} + R_{SS} + R_{S}) \ln(1/2047)$$

= -13.5pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.000488)
= 1.85us


Therefore:

$$TACQ = 2\mu s + 1.85\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$


5.1\mu s

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is $10 \text{ k}\Omega$. This is required to meet the pin leakage specification.







PIC16(L)F1512/3

| TABLE 10-3. SUMMART OF REGISTERS ASSOCIATED WITH ADD | | | | | | | | | |
|--|--------------------------|------------------------|-----------|----------|------------|--------|-------------|----------|---------------------|
| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
| ADCON0 | _ | | | CHS<4:0> | | | GO/DONE | ADON | 130 |
| ADCON1 | ADFM | ADCS<2:0> | | | — | — | ADPREF<1:0> | | 131 |
| ADRES0H | A/D Result Register High | | | | | | | 132, 133 | |
| ADRES0L | A/D Result I | /D Result Register Low | | | | | | | 132, 133 |
| ANSELA | — | _ | ANSA5 | — | ANSA3 | ANSA2 | ANSA1 | ANSA0 | 104 |
| ANSELB | — | — | ANSB5 | ANSB4 | ANSB3 | ANSB2 | ANSB1 | ANSB0 | 108 |
| ANSELC | ANSC7 | ANSC6 | ANSC5 | ANSC4 | ANSC3 | ANSC2 | — | _ | 111 |
| CCP1CON | _ | — | DC1B<1:0> | | CCP1M<3:0> | | | | 236 |
| CCP2CON | _ | _ | DC2E | 8<1:0> | CCP2M<3:0> | | | | 236 |
| FVRCON | FVREN | FVRRDY | TSEN | TSRNG | — | — | ADFVR<1:0> | | 120 |
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 69 |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 70 |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 72 |
| TRISA | TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 103 |
| TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 107 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 110 |
| | · | | | | | | | | |

TABLE 16-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Legend: — = unimplemented read as '0'. Shaded cells are not used for ADC module.

16.5 Hardware Capacitive Voltage Divider (CVD) Module

The hardware Capacitive Voltage Divider (CVD) module is a peripheral which allows the user to perform a relative capacitance measurement on any ADC channel using the internal ADC sample and hold capacitance as a reference. This relative capacitance measurement can be used to implement capacitive touch or proximity sensing applications.

The CVD operation begins with the ADC's internal sample and hold capacitor (CHOLD) being disconnected from the path which connects it to the external capacitive sensor node. While disconnected, CHOLD is pre-charged to VDD or VSS while the path to the sensor node is also discharged to VDD or VSS - typically this node is discharged to the level opposite that of CHOLD. When the pre-charge phase is complete, the VDD/Vss bias paths for the two nodes are shut off and CHOLD and the path to the external sensor node are re-connected, at which time the acquisition phase of the CVD operation begins. During acquisition, a capacitive voltage divider is formed between the pre-charged CHOLD and sensor nodes which results in a final voltage level settling on CHOLD which is determined by the capacitances and pre-charge levels of the two nodes involved. After acquisition, the ADC converts the voltage level held on CHOLD. This process is then usually repeated with the selected pre-charge


levels for both the CHOLD and sensor nodes inverted. Figure 16-6 shows the waveform for two inverted CVD measurements, which is also known is differential CVD measurement.

In a typical application, an Analog-to-Digital Converter (ADC) channel is attached to a pad on a Printed Circuit Board (PCB), which is electrically isolated from the end user. A capacitive change is detected on the ADC channel using the CVD conversion method when the end user places a finger over the PCB pad, the developer then can implement software to detect a touch or proximity event or change. Key features of this module include:

- · Automated double sample conversions
- · Two result registers
- · Inversion of second sample
- 7-bit pre-charge timer
- 7-bit acquisition timer
- · Two guard ring output drives
- · Adjustable sample and hold capacitor array


Note: For more information on capacitive voltage divider sensing method refer to the Application Note *AN1478, mTouch[™]* Sensing Solution Acquisition Methods Capacitive Voltage Divider (DS01478).

FIGURE 16-6: DIFFERENTIAL CVD MEASUREMENT WAVEFORM



PIC16(L)F1512/3





16.6 Hardware CVD Operation

Capacitive Voltage Divider is a charge averaging capacitive sensing method. The hardware CVD module will automate the process of charging, averaging between the external sensor capacitance and the internal ADC sample and hold capacitor, and then initiating the ADC conversions. The whole process can be expanded into three stages: pre-charge, acquisition and conversion. See Figure 16-10 for basic information on the timing of three stages.

16.6.1 PRE-CHARGE TIMER

The pre-charge stage is an optional 1-127 instruction cycle time delay used to put the external ADC channel and the internal sample and hold capacitor (CHOLD) into pre-conditioned states. The pre-charge stage of conversion is enabled by writing a non-zero value to the ADPRE<6:0> bits of the AADPRE register. This stage is initiated when a conversion sequence is started by either the GO/DONE bit or a Special Event Trigger. When initiating an ADC conversion, if the ADPRE bits are cleared, this stage is skipped.

During the pre-charge time, CHOLD is disconnected from the outer portion of the sample path that leads to the external capacitive sensor and is connected to either VDD or Vss, depending on the value of the ADIPPOL bit of the AADCON3 register. At the same time, the port pin logic of the selected analog channel is overridden to drive a digital high or low out in order to pre-charge the outer portion of the ADC's sample path, which includes the external sensor. The output polarity of this override is determined by the ADEPPOL bit of the AADCON3 register.

When the ADOOEN bit of the AADCON3 register is set, the ADOUT pin is overridden during pre-charge. See **Section 16.6.9 "Analog Bus Visibility**" for more information. This override functions the same as the channel pin overrides, but the polarity is selected by the ADIPPOL bit of the AADCON3 register. See Figure 16-7.

16.6.2 ACQUISITION TIMER

The acquisition timer controls the time allowed to acquire the signal to be sampled. The acquisition delay time is from 1 to 127 instruction cycles and is used to allow the voltage on the internal sample and hold capacitor (CHOLD) to settle to a final value through charge averaging. The acquisition time of conversion is enabled by writing a non-zero value to the ADACQ<6:0> bits of the AADACQ register. When the acquisition time is enabled, the time starts immediately following the pre-charge stage. If the ADPRE<6:0> bits of the AADPRE register are set to zero, the acquisition time is initiated by either setting the GO/DONE bit or a Special Event Trigger.

At the start of the acquisition stage, the port pin logic of the selected analog channel is again overridden to turn off the digital high/low output drivers so that they do not affect the final result of charge averaging. Also, the selected ADC channel is connected to CHOLD. This allows charge averaging to proceed between the pre-charged channel and the CHOLD capacitor. It is noted that the port pin logic override that occurs during acquisition related to the selected sample channel does not occur on the ADOUT pin. See Section 16.6.9 "Analog Bus Visibility" for more information.

16.6.3 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the AADCON0 register must be set. Setting the GO/DONE bit of the AADCON0 register or by the Special Event Trigger inputs will start the Analog-to-Digital conversion.

Once a conversion begins, it proceeds until complete, while the ADON bit is set. If the ADON bit is cleared, the conversion is halted. The GO/DONE bit of the AADCON0 register indicates that a conversion is occurring, regardless of the starting trigger.

| Note: | The GO/DONE bit should not be set in the | | | | | |
|-------|--|--|--|--|--|--|
| | same instruction that turns on the ADC. | | | | | |
| | Refer to Section Section 16.6.10 "Hard- | | | | | |
| | ware CVD Double Conversion Proce- | | | | | |
| | dure". | | | | | |

16.6.4 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit of the AADCON0 register.
- Set the ADIF Interrupt Flag bit of the PIR1 register.
- Update the AADRESxH and AADRESxL registers with new conversion results.

16.6.5 TERMINATING A CONVERSION

If a conversion must be terminated before completion, clear the GO/DONE bit. The AADRESxH and AADRESxL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

The AADSTAT register can be used to track the status of the hardware CVD module during a conversion.

Note: A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

16.6.6 DOUBLE SAMPLE CONVERSION

Double sampling can be enabled by setting the ADDSEN bit of the AADCON3 register. When this bit is set, two conversions are completed each time the GO/DONE bit is set or a Special Event Trigger occurs. The GO/DONE bit remains set for the duration of both conversions and is used to signal the end of the conversion.

Without setting the ADIPEN bit, the double conversion will have identical charge/discharge on the internal and external capacitor for these two conversions. Setting the ADIPEN bit prior to a double conversion will allow the user to perform a pseudo-differential CVD measurement by subtracting the results from the double conversion. This is highly recommended for noise immunity purposes.

The result of the first conversion is written to the AADRES0H and AADRES0L registers. The second conversion starts two clock cycles after the first has completed, while the GO/DONE bit remains set. When the ADIPEN bit of AADCON3 is set, the value used by the ADC for the ADEPPOL, ADIPPOL, and GRDPOL bits are inverted. The value stored in those bit locations is unchanged. All other control signals remain unchanged from the first conversion. The result of the second conversion is stored in the AADRES1H and AADRES1L registers. See Figure 16-11 and Figure 16-12 for more information.


16.6.7 GUARD RING OUTPUTS


The guard ring outputs consist of a pair of digital outputs from the hardware CVD module. This function is enabled by the GRDAOE and GRDBOE bits of the AADGRD register. Polarity of the output is controlled by the GRDPOL bit.

Once enabled and while ADON = 1, the guard ring outputs are active at all times. The outputs are initialized at the start of the pre-charge stage to match the polarity of the GRDPOL bit. The guard output signal, ADGRDA, changes polarity at the start of the acquisition phase. The value stored by the GRDPOL bit does not change. When in Double Sampling mode, the ring output levels are inverted during the second pre-charge and acquisition phases if ADDSEN = 1 and ADIPEN = 1. For more information on the timing of the guard ring output, refer to Figures 16-9, 16-11 and 16-12.

A typical guard ring circuit is displayed in Figure 16-8. CGUARD represents the capacitance of the guard ring trace placed on a PCB board. The user selects values for RA and RB that will create a voltage profile on CGUARD, which will match the selected channel during acquisition.

The purpose of the guard ring is to generate a signal in phase with the CVD sensing signal to minimize the effects of the parasitic capacitance on sensing electrodes. It also can be used as a mutual drive for mutual capacitive sensing. For more information about active guard and mutual drive, see Application Note AN1478, $mTouch^{TM}$ Sensing Solution Acquisition Methods Capacitive Voltage Divider (DS01478).





16.6.8 ADDITIONAL SAMPLE AND HOLD CAPACITOR

Additional capacitance can be added in parallel with the sample and hold capacitor (CHOLD) by setting the ADDCAP<2:0> bits of the AADCAP register. This bit connects a digitally programmable capacitance to the ADC conversion bus, increasing the effective internal capacitance of the sample and hold capacitor in the ADC module. This is used to improve the match between internal and external capacitance for a better sensing performance. The additional capacitance does not affect analog performance of the ADC because it is not connected during conversion. See Figure 16-6.


16.6.9 ANALOG BUS VISIBILITY

The ADOEN bit or the ADOLEN bit of the AADCON3 register can be used to connect the ADC conversion bus (CHOLD) to the ADOUT pin. This connection can be used to monitor the state and behavior of the internal analog bus and it also can be used to improve the match between internal and external capacitance by connecting a external capacitor to increase the effective internal capacitance. The ADOEN bit provides the connection via a standard channel passgate, while the ADOLEN bit enables a lower-impedance passgate.

The ADOUT pin function can be overridden during the pre-charge stage of conversion. This override function is controlled by the ADOOEN bit. The polarity of the override is set by the ADIPPOL bit. It should be noted that, outside of the pre-charge phase, no ADOUT override is in effect. Therefore, the user must manage the state of the ADOUT pin via the relevant TRIS bit in order to avoid unintended affects on conversion results. If the user wishes to have the ADOUT path be active during conversions, then the relevant TRIS bit should be set to ensure that the ADOUT pin logic is in the input mode during the acquisition phase of conversions.

PIC16(L)F1512/3

FIGURE 16-10: HARDWARE CVD SEQUENCE TIMING DIAGRAM







FIGURE 16-11: DOUBLE SAMPLE CONVERSION SEQUENCE (ADDSEN = 1 AND ADIPEN = 0)

3: The AADRES1L/H registers are set to zero during this period.

PIC16(L)F1512/3



PIC16(L)F1512/3

FIGURE 16-12: DOUBLE SAMPLE CONVERSION SEQUENCE (ADDSEN = 1 AND ADIPEN = 1)

16.6.10 HARDWARE CVD DOUBLE CONVERSION PROCEDURE

This is an example procedure for using hardware CVD to perform a double conversion for differential CVD measurement with active guard drive.

- 1. Configure Port:
 - Enable pin output driver (Refer to the TRIS register).
 - Configure pin output low (Refer to the LAT register).
 - Disable weak pull-up (Refer to the WPU register).
- 2. Configure the ADC module:
 - Select an appropriate ADC conversion clock for your oscillator frequency.
 - Configure voltage reference.
 - · Select ADC input channel.
 - Turn on the ADC module.
- 3. Configure the hardware CVD module:
 - Configure charge polarity and double conversion.
 - Configure pre-charge and acquisition timer.
 - Configure guard ring (optional).
 - Select additional capacitance (optional).
- 4. Configure ADC interrupt (optional):
 - Clear ADC interrupt flag
 - Enable ADC interrupt
 - · Enable peripheral interrupt
 - Enable global interrupt⁽¹⁾
- Start conversion by setting the GO/DONE bit or by enabling the Special Event Trigger in the ADDCON2 register.
- 6. Wait for the ADC conversion to complete by one of the following:
 - Polling the GO/DONE bit.
 - Waiting for the ADC interrupt (interrupts enabled).
- 7. Read ADC result:
 - Conversion 1 result in ADDRES0H and ADDRES0L
 - Conversion 2 result in ADDRES1H and ADDRES1L
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).

Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

EXAMPLE 16-2: HARDWARE CVD DOUBLE CONVERSION

| ;for pollin ;clock and | block configung, Vdd and Vs ANO input. | rres the ADC s references, Fosc/16 |
|---------------------------|---|--|
| | onversion, Gua | perform an inverted ard A and B drive are |
| ;Conversion | n start & poll | ing for completion |
| are include | ed. | |
| ; | | |
| BANKSEL | TRISA | |
| BCF | TRISA,0 | ;Set RA0 to output |
| BANKSEL | LATA | |
| BCF | LATA,0 | ;RA0 output low |
| BANKSEL | ANSELA | |
| | | ;Set RAO to digital |
| BANKSEL | WPUA | |
| BCF | wpua,0 | ;Disable pull-up on |
| RA0 | | |
| ; Initiali: | ze ADC and Har | rdware CVD |
| BANKSEL | AADCON0 | |
| | | ;Select channel AN0 |
| | AADCON0 | |
| BANKSEL | AADCON1 | |
| | | ;Vdd and Vss Vref |
| MOVWF | AADCON1 | |
| BANKSEL | AADCON3 | |
| MOVLW | B'01000011' | ;Double and inverted |
| MOVWF | AADCON3 | ;ADOUT disabled |
| BANKSEL | AADPRE | |
| MOVLW | .10 | |
| MOVWF | AADPRE | ;Pre-charge Timer |
| BANKSEL | AADACQ | |
| MOVLW | .10 | |
| MOVWF | AADACQ | Acquisition Timer |
| BANKSEL | AADGRD | |
| MOVLW | B'11000000' | ;Guard on A and B |
| MOVWF | AADGRD | |
| BANKSEL | AADCAP | |
| MOVLW | B'00000000' | |
| MOVWF | AADCAP | ;No additional ;Capacitor |
| BANKSEL | ADCON0 | |
| BSF | ADCON0, GO | |
| BTFSC | ADCON0, GO | |
| GOTO | | ;No, test again |
| ;RESULTS O | F CONVERIONS 1 | |
| BANKSEL AAI | ORESOH | ; |
| MOVF | AADRESOH,W | ;Read upper 2 bits |
| MOVWF | RESULT0H | ;store in GPR space |
| MOVF | AADRESOL,W | ;Read lower 8 bits |
| MOVWF | RESULTOL | ;Read lower 8 bits ;Store in GPR space |
| ;RESULTS O | F CONVERIONS 2 | 2. |
| BANKSEL | AADRES1H | ; |
| MOVF | AADRES1H,W | ;Read upper 2 bits ;store in GPR space |
| MOVWF | RESULT1H | ;store in GPR space |
| MOVE | AADRES1L,W | ;Read lower 8 bits |
| MOVWF | RESULT1L | ;Read lower 8 bits ;Store in GPR space |

16.6.11 HARDWARE CVD REGISTER MAPPING

The hardware CVD module is an enhanced expansion of the standard ADC module as stated in Section 16.0 "Analog-to-Digital Converter (ADC) Module" and is backward compatible with the other devices in this family. Control of the standard ADC module uses Bank 1 registers, see Table 16-4. This set of registers is mapped into Bank 14 with the control registers for the hardware CVD module. Although this subset of registers has different names, they are identical. Since the registers for the standard ADC are mapped into the Bank 14 address space, any changes to registers in Bank 1 will be reflected in Bank 14 and vice-versa.

TABLE 16-4:HARDWARE CVD REGISTER
MAPPING

| [Bank 14 Address] | [Bank 1 Address] |
|--------------------------------|-------------------------------|
| Hardware CVD | ADC |
| [711h] AADCON0 ⁽¹⁾ | [09Dh] ADCON0 ⁽¹⁾ |
| [712h] AADCON1 ⁽¹⁾ | [09Eh] ADCON1 ⁽¹⁾ |
| [713h] AADCON2 | |
| [714h] AADCON3 | |
| [715h] AADSTAT | |
| [716h] AADPRE | |
| [717h] AADACQ | |
| [718h] AADGRD | |
| [719h] AADCAP | |
| [71Ah] AADRES0L ⁽¹⁾ | [09Bh] ADRES0L ⁽¹⁾ |
| [71Bh] AADRES0H ⁽¹⁾ | [09Ch] ADRES0H ⁽¹⁾ |
| [71Ch] AADRES1L | |
| [71Dh] AADRES1H | |

Note 1: Register is mapped in Bank 1 and Bank 14, using different names in each bank.

16.7 Register Definitions: Hardware CVD Control

| U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|------------------|--|--|--|---------------------------|--------------------|--------------------|---------|
| _ | | | CHS<4:0> | | | GO/DONE | ADON |
| oit 7 | | | | | | | bit (|
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable bi | t | U = Unimpleme | ented bit, read as | s 'O' | |
| u = Bit is uncl | hanged | x = Bit is unkno | wn | -n/n = Value at | POR and BOR/ | Value at all other | Resets |
| '1' = Bit is set | t | '0' = Bit is clear | ed | | | | |
| bit 7 | Unimplement | ed: Read as '0' | | | | | |
| bit 6-2 | CHS<4:0>: Ar | nalog Channel Se | lect bits | | | | |
| | 11111 = FVR 11110 = Rese 11101 = Tem 11100 = Rese 11011 = VREF 11010 = VREF | (Fixed Voltage R erved. No channe perature Indicator erved. No channe (ADC Negative (ADC Positive erved. No channe | eference) Buffe I connected. (3)_ I connected. Reference) Reference) ⁽⁴⁾ | r 1 Output ⁽²⁾ | | | |
| | 10011 = AN1 10010 = AN1 10001 = AN1 10000 = AN1 01111 = AN1 01101 = AN1 01101 = AN1 01011 = AN1 01011 = AN1 01010 = AN1 01001 = AN9 01000 = AN8 00111 = Rese 00110 = Rese | 8 7 5 4 3 2 1 | I connected. | | | | |
| bit 1 | GO/DONE: A/ 1 = A/D conve This bit is a | D Conversion Sta rsion cycle in prog automatically clea rsion completed/r | gress. Setting the | | • | | |
| bit 0 | ADON: ADC E 1 = ADC is en 0 = ADC is dis | | nes no operatir | ng current | | | |
| 2: S 3: S | See Section 16.6.1 See Section 14.0 " See Section 15.0 " | Fixed Voltage Re Temperature Ind | eference (FVR) | " for more inform | ation. | | |

REGISTER 16-7: AADCON0: HARDWARE CVD CONTROL REGISTER 0⁽¹⁾

4: Conversion results for the VREFH selection may contain errors due to noise.

| REGISTE | R 16-8: AAD | CON1: HARDV | VARE CVD | CONTROL R | EGISTER 1 ⁽¹⁾ |) | |
|--------------------|---|---|---|------------------|--------------------------|--------------------|------------------|
| R/W-0/ | 0 R/W-0/0 | R/W-0/0 | R/W-0/0 | U-0 | U-0 | R/W-0/0 | R/W-0/0 |
| ADFM | | ADCS<2:0> | | — | — | ADPRE | EF<1:0> |
| bit 7 | | | | | | | bit (|
| Legend: | | | | | | | |
| R = Reada | able bit | W = Writable I | oit | U = Unimpler | nented bit, read | l as '0' | |
| u = Bit is ι | unchanged | x = Bit is unkn | own | -n/n = Value a | at POR and BO | R/Value at all | other Resets |
| '1' = Bit is | set | '0' = Bit is clea | ared | | | | |
| bit 6-4 | loaded. ADCS<2:0> 111 = FRC (110 = FOSC 101 = FOSC | tified. Six Least S ADC Conversion (clock supplied from /64 /16 | on Clock Sele | ct bits | | when the conve | ersion result is |
| | 010 = Fosc 001 = Fosc 000 = Fosc | clock supplied fr /32 /8 /2 | | ed RC oscillator |) | | |
| bit 3-2 bit 1-0 | ADPREF<1 11 = VREF i 10 = VREF i 01 = Reser | ented: Read as '(:0>: ADC Positiv s connected to ir s connected to e ved s connected to V | e Voltage Ret Iternal Fixed V xternal VREF+ | Voltage Referer | | ule ⁽²⁾ | |
| Note 1: 2: | See Section 16. When selecting the minimum voltage | | REF+ pin as th | ne source of the | positive refere | nce, be aware | |

REGISTER 16-8: AADCON1: HARDWARE CVD CONTROL REGISTER 1⁽¹⁾

| | | | | CONTROL | LOIOTEIX | | |
|------------------|------------------------|-----------------------------------|-----------------|----------------|-----------------------------|------------------|--------------|
| U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | U-0 | U-0 | U-0 | U-0 |
| _ | Г | TRIGSEL<2:0>(1,2) | | | — | — | _ |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimpler | mented bit, read | d as '0' | |
| u = Bit is uncl | hanged | x = Bit is unkr | nown | -n/n = Value a | at POR and BO | R/Value at all o | other Resets |
| '1' = Bit is set | | '0' = Bit is cle | ared | | | | |
| | | | | | | | |
| bit 7 | Unimpleme | nted: Read as ' | 0' | | | | |
| bit 6-4 | TRIGSEL<2 | :0>: ADC Speci | al Event Trigg | er Source Sele | ction bits ^(1,2) | | |
| | | rved. Auto-conv | •• | | | | |
| | | rved. Auto-conv 2 Match to PR2 | ersion Triggei | disabled. | | | |
| | 101 - TMR 100 = TMR | | | | | | |
| | 011 = TMR | | | | | | |
| | 010 = CCP2 | | | | | | |
| | 001 = CCP | 1 | | | | | |
| | 000 = No A | uto Conversion | Trigger Select | tion bits | | | |
| bit 3-0 | Unimpleme | nted: Read as ' | 0' | | | | |
| Note 1. Th | io io o rigina os | lao oonoitivo inr | ut for all cour | | | | |

REGISTER 16-9: AADCON2: HARDWARE CVD CONTROL REGISTER

Note 1: This is a rising edge sensitive input for all sources.

2: Signal used to set the corresponding interrupt flag.

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | U-0 | R/W-0/0 | R/W-0/0 |
|------------------|----------------|--|-----------------|--------------------|-------------------|-----------------|-----------------|
| ADEPPOL | ADIPPOL | ADOLEN | ADOEN | ADOOEN | | ADIPEN | ADDSEN |
| bit 7 | | | | | | | bit (|
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | • | mented bit, rea | | |
| u = Bit is unch | nanged | x = Bit is unkr | nown | -n/n = Value | at POR and BC | OR/Value at all | other Resets |
| '1' = Bit is set | | '0' = Bit is cle | ared | | | | |
| bit 7 | ADEPPOL: | External Pre-ch | arge Polarity b | _{bit} (1) | | | |
| | | d channel is sho | • | | e time | | |
| | | d channel is sho | | | | | |
| bit 6 | ADIPPOL: Ir | nternal Pre-char | ge Polarity bit | (1) | | | |
| | | s shorted to VDI | • • | • | | | |
| | 0 = CHOLD is | s shorted to Vss | 6 during pre-ch | narge time | | | |
| bit 5 | | DOUT Low-Imp | - | | | | |
| | | pin low-impeda | | n to ADC bus | | | |
| L:1 4 | | rnal connection | | | | | |
| bit 4 | | OUT Output En | | | ete) | | |
| | | pin is connecte rnal connection | | (normal passy | ale) | | |
| bit 3 | ADOOEN: A | DOUT Override | e Enable bit | | | | |
| | | pin is overridde pin is not overr | | harge with inte | ernal polarity va | alue | |
| bit 2 | Unimplemer | nted: Read as ' | 0' | | | | |
| bit 1 | ADIPEN: A/I | D Invert Polarity | Enable bit | | | | |
| | If ADDSEN = | | | | | | |
| | | ut value of the A | ADEPPOL, AD | IPPOL, and G | RDPOL bits us | ed by the A/D a | are inverted fo |
| | | ond conversion ond A/D convers | sion proceeds | like the first | | | |
| | If ADDSEN = | | | ince the mot | | | |
| | This bit has r | | | | | | |
| bit 0 | ADDSEN: A | /D Double Sam | ple Enable bit | | | | |
| | | immediately st | | | | nversion. | |
| | | NE bit is not aut rates in the trac | | | | | |
| | | EN = 1 and AD | | polarity of this | output is inverte | ed for the seco | nd conversior |

REGISTER 16-10: AADCON3: HARDWARE CVD CONTROL REGISTER 3

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|-----------------------------|--|---|---|----------------|------------------|----------------|--------------|
| | | | _ | — | ADCONV | ADST | G<1:0> |
| bit 7 | | | | | | | bit C |
| Legend: | | | | | | | |
| R = Readal | ble bit | W = Writable | oit | U = Unimpler | nented bit, read | as '0' | |
| u = Bit is ur | nchanged | x = Bit is unkn | own | -n/n = Value a | at POR and BO | R/Value at all | other Resets |
| '1' = Bit is s | et | '0' = Bit is clea | ared | | | | |
| bit 7-3 bit 2 bit 1-0 | ADCONV: AI 1 = Indicates 0 = Indicates GO/DON | nted: Read as ' DC Conversion s ADC in Conve s ADC in Conve NE = 0) >: ADC Stage S | Status bit rsion Sequenc rsion Sequenc | | | | 0' when |
| | 11 = ADC n 10 = ADC n 01 = ADC n | nodule is in con nodule is in acq nodule is in pre- nodule is not co | version stage uisition stage charge stage | e as GO/DONE | = 0) | | |

REGISTER 16-11: AADSTAT: HARDWARE CVD STATUS REGISTER

REGISTER 16-12: AADPRE: HARDWARE CVD PRE-CHARGE CONTROL REGISTER

| U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|-------|---------|---------|---------|------------|---------|---------|---------|
| — | | | | ADPRE<6:0> | | | |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

| bit 7 | Unimplemented: Read as '0' |
|---------|--|
| bit 6-0 | ADPRE<6:0>: Pre-charge Time Select bits ⁽¹⁾ |
| | 111 1111 = Pre-charge for 127 instruction cycles |
| | 111 1110 = Pre-charge for 126 instruction cycles |
| | • |
| | • |
| | 000 0001 = Pre-charge for 1 instruction cycle (Fosc/4) 000 0000 = ADC pre-charge time is disabled |

Note 1: When the FRC clock is selected as the conversion clock source, it is also the clock used for the pre-charge and acquisition times.

| U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|-----------------|------------|---------------------|---------------|---------------------|--------------------|--------------------|---------|
| _ | | | | ADACQ<6:0> | | | |
| bit 7 | | | | | | | bit |
| Legend: | | | | | | | |
| R = Readab | le bit | W = Writable bi | t | U = Unimpleme | ented bit, read as | ·'O' | |
| u = Bit is un | changed | x = Bit is unkno | wn | -n/n = Value at | POR and BOR/\ | /alue at all other | Resets |
| '1' = Bit is se | et | '0' = Bit is clear | ed | | | | |
| hit 7 | Unimalone | ated. Deed on 'o' | | | | | |
| bit 7 | • | nted: Read as '0' | | a (1) | | | |
| bit 6-0 | | >: Acquisition/Char | 0 | | | | |
| | 111 1111 = | Acquisition/charge | share for 127 | instruction cycles | | | |
| | 111 1110 = | Acquisition/charge | share for 126 | instruction cycles | | | |
| | • | | | | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 000 0001 = | Acquisition/charge | share for one | instruction cycle (| Fosc/4) | | |
| | | | | ne is disabled | | | |

REGISTER 16-13: AADACQ: HARDWARE CVD ACQUISITION TIME CONTROL REGISTER

Note 1: When the FRC clock is selected as the conversion clock source, it is also the clock used for the pre-charge and acquisition times.

REGISTER 16-14: AADGRD: HARDWARE CVD GUARD RING CONTROL REGISTER

| R/W-0/0 | R/W-0/0 | R/W-0/0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-----------------------|-----------------------|-------------------------|-----|-----|-----|-----|-------|
| GRDBOE ⁽²⁾ | GRDAOE ⁽²⁾ | GRDPOL ^(1,2) | | | - | — | _ |
| bit 7 | | | | • | | • | bit 0 |

| Legend: | | | | | |
|--------------|---|---|--|--|--|
| R = Read | able bit | W = Writable bit | U = Unimplemented bit, read as '0' | | |
| u = Bit is ı | unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets | | |
| '1' = Bit is | '1' = Bit is set '0' = Bit is cleared | | | | |
| | | | | | |
| bit 7 | GRDBOE: (| Guard Ring B Output Enable | bit ⁽²⁾ | | |
| | | lard ring output is enabled to C guard ring function to this p | ADGRDB pin. Its corresponding TRISx bit must be clear. bin is enabled | | |
| bit 6 | GRDAOE: (| Guard Ring A Output Enable | bit ⁽²⁾ | | |
| | | uard Ring Output is enabled to Guard Ring function is ena | to ADGRDA pin. Its corresponding TRISx, x bit must be clear. bled | | |
| bit 5 | GRDPOL: (| Guard Ring Polarity selection | bit ^(1,2) | | |
| | • | • • • | ital high during pre-charge stage ital low during pre-charge stage | | |
| bit 4-0 | Unimpleme | nted: Read as '0' | | | |
| Note 1: | ote 1: When the ADDSEN = 1 and ADIPEN = 1; the polarity of this output is inverted for the second conversion time. The stored bit value does not change. | | | | |
| 2: | 2: Guard Ring outputs are maintained while ADON = 1. The ADGRDA output switches polarity at the start the acquisition time. | | | | |

REGISTER 16-15: AADCAP: HARDWARE CVD ADDITIONAL SAMPLE CAPACITOR SELECTION REGISTER

| | REGIST | EN | | | | | |
|--|-------------|---------------------|--------------|---|----------------|------------|-----------|
| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
| _ | | | | | | ADDCAP<2:0 | > |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable bit | | U = Unimplei | mented bit, re | ad as '0' | |
| u = Bit is uncha | anged | x = Bit is unknown | | -n/n = Value at POR and BOR/Value at all othe Resets | | | all other |
| '1' = Bit is set | | '0' = Bit is cleare | ed | | | | |
| bit 7-3 | Unimplement | ed: Read as '0' | | | | | |
| | • | | la Canadita | r Coloction hito | | | |
| bit 2-0 | | C Additional Samp | • | | | | |
| | | al additional samp | | | | | |
| | | al additional samp | - | | | | |
| | 101 = Nomin | al additional samp | le capacitor | of 20 pF | | | |
| | 100 = Nomin | al additional samp | le capacitor | of 16 pF | | | |
| 011 = Nominal additional sample capacitor of 12 pF | | | | | | | |
| | 010 = Nomin | al additional samp | le capacitor | of 8 pF | | | |
| | | | | · · _ | | | |

001 = Nominal additional sample capacitor of 4 pF 000 = Additional sample capacitor is disabled

© 2012-2016 Microchip Technology Inc.

REGISTER 16-16: AADRESXH: HARDWARE CVD RESULT REGISTER MSB ADFM = $0^{(1)}$

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u |
|------------------|---------|-------------------|---------|----------------|------------------|----------------|--------------|
| | | | ADRE | Sx<9:2> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable b | bit | U = Unimpler | nented bit, read | d as '0' | |
| u = Bit is unch | anged | x = Bit is unkn | own | -n/n = Value a | at POR and BC | R/Value at all | other Resets |
| '1' = Bit is set | | '0' = Bit is clea | ired | | | | |

bit 7-0 AD<9:2>: Most Significant ADC results

Note 1: See Section 16.6.11 "Hardware CVD Register Mapping" for more information.

REGISTER 16-17: AADRESXL: HARDWARE CVD RESULT REGISTER LSL ADFM = $0^{(1)}$

| R/W-x/u | R/W-x/u | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|---------|---------|-----|-----|-----|-----|-----|-------|
| ADRES | <1:0> | — | — | — | _ | | — |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

- bit 7-6 AD<1:0>: ADC Result Register bits
 - Lower two bits of 10-bit conversion result

bit 5-0 **Reserved:** Do not use.

Note 1: See Section 16.6.11 "Hardware CVD Register Mapping" for more information.

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-x/u | R/W-x/u |
|---------------------------------------|-----|-------------------|----------------|------------------------------------|------------------|--------------|---------|
| — | — | — | — | — | — | ADRES | Sx<9:8> |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable bit W = Writable bit | | | bit | U = Unimplemented bit, read as '0' | | | |
| u = Bit is unchanged x = Bit is unkno | | nown | -n/n = Value a | at POR and BO | R/Value at all o | other Resets | |
| '1' = Bit is set '0 | | '0' = Bit is clea | ared | | | | |

REGISTER 16-18: AADRESXH: HARDWARE CVD RESULT REGISTER MSB ADFM = $1^{(1)}$

bit 7-2 Reserved: Do not use.

bit 1-0 AD<9:8>: Most Significant ADC results

Note 1: See Section 16.6.11 "Hardware CVD Register Mapping" for more information.

REGISTER 16-19: AADRESxL: HARDWARE CVD RESULT REGISTER LSB ADFM = 1⁽¹⁾

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u |
|---------|-------------|---------|---------|---------|---------|---------|---------|
| | ADRESx<7:0> | | | | | | |
| bit 7 | | | | | | | bit 0 |

| 1 | | |
|---|---------|--|
| | - | |
| | Logondi | |
| | Leaena: | |

| Logona. | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0 **AD<7:0>:** ADC Result Register bits Lower two bits of 10-bit conversion result

Note 1: See Section 16.6.11 "Hardware CVD Register Mapping" for more information.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|----------|--------------|----------------|-------------|----------|------------|--------|-----------|---------|---------------------|
| AADCAP | _ | — | _ | — | — | A | DDCAP<2:0 | > | 152 |
| AADCON0 | _ | | | CHS<4:0> | | | GO/DONE | ADON | 147 |
| AADCON1 | ADFM | | ADCS<2:0> | | — | — | ADPRE | EF<1:0> | 148 |
| AADCON2 | _ | Т | RIGSEL<2:0 | > | — | — | — | — | 149 |
| AADCON3 | ADEPPOL | ADIPPOL | ADOLEN | ADOEN | ADOOEN | — | ADIPEN | ADDSEN | 150 |
| AADGRD | GRDBOE | GRDAOE | GRDPOL | - | — | — | — | — | 152 |
| AADPRE | _ | | | | ADPRE<6:0> | > | | | 151 |
| AADRES0H | A/D Result (| D Register Hig | gh | | | | | | 154, 155 |
| AADRES0L | A/D Result (|) Register Lo | egister Low | | | | | | 154, 155 |
| AADSTAT | _ | _ | _ | _ | — | ADCONV | ADST | G<1:0> | 151 |
| AADACQ | _ | | | | ADACQ<6:0> | > | | | 152 |
| ANSELA | _ | _ | ANSA5 | _ | ANSA3 | ANSA2 | ANSA1 | ANSA0 | 104 |
| ANSELB | _ | _ | ANSB5 | ANSB4 | ANSB3 | ANSB2 | ANSB1 | ANSB0 | 108 |
| ANSELC | ANSC7 | ANSC6 | ANSC5 | ANSC4 | ANSC3 | ANSC2 | — | — | 111 |
| CCP1CON | _ | _ | DC1B | <1:0> | | CCP1 | M<3:0> | | 236 |
| CCP2CON | — | _ | DC2B | <1:0> | | CCP2 | V<3:0> | | 236 |
| FVRCON | FVREN | FVRRDY | TSEN | TSRNG | — | — | ADFVI | R<1:0> | 120 |
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 69 |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 70 |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 72 |
| TRISA | TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 103 |
| TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 107 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 110 |

TABLE 16-5: SUMMARY OF REGISTERS ASSOCIATED WITH HARDWARE CVD

Legend: — = unimplemented read as '0'. Shaded cells are not used for ADC module.

17.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (independent of Watchdog Timer)
- Programmable internal or external clock source
- Programmable external clock edge selection
- Interrupt on overflow
- · TMR0 can be used to gate Timer1

Figure 17-1 is a block diagram of the Timer0 module.

17.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.


17.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-Bit Timer mode is selected by clearing the TMR0CS bit of the OPTION_REG register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note: The value written to the TMR0 register can be adjusted, in order to account for the two instruction cycle delay when TMR0 is written.

FIGURE 17-1: BLOCK DIAGRAM OF THE TIMER0



17.1.2 8-BIT COUNTER MODE

In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the TOCKI pin.

8-Bit Counter mode using the T0CKI pin is selected by setting the TMR0CS bit in the OPTION_REG register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMR0SE bit in the OPTION_REG register.

17.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION_REG register.

| Note: | The Watchdog Timer (WDT) uses its own |
|-------|---------------------------------------|
| | independent prescaler. |

There are eight prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION_REG register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION_REG register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

17.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

| Note: | The Timer0 interrupt cannot wake the | | | | | |
|-------|---|--|--|--|--|--|
| | processor from Sleep since the timer is | | | | | |
| | frozen during Sleep. | | | | | |

17.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the T0CKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in Section 25.0 "Electrical Specifications".

17.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

17.2 **Option and Timer0 Control Register**

| REGISTER 1 | 7-1: OPTIC | ON_REG: OP | TION REGIS | STER | | | |
|------------------|---------------------------|-------------------------------------|-----------------|-------------------------------------|------------------|------------------|--------------|
| R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 |
| WPUEN | INTEDG | TMR0CS | TMR0SE | PSA | | PS<2:0> | |
| bit 7 | | | | | | | bit (|
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, read | d as '0' | |
| u = Bit is unch | anged | x = Bit is unk | nown | -n/n = Value a | at POR and BC | R/Value at all c | other Resets |
| '1' = Bit is set | | '0' = Bit is cle | ared | | | | |
| | | | | | | | |
| bit 7 | | ak Pull-up Ena | | | | | |
| | | | | t MCLR, if it is e al WPUx latch | | | |
| bit 6 | INTEDG: Inte | errupt Edge Se | lect bit | | | | |
| | | on rising edge on falling edge | • | | | | |
| bit 5 | TMR0CS: Tir | ner0 Clock Sou | urce Select bit | | | | |
| | | n on T0CKI pin Instruction cycle | | 4) | | | |
| bit 4 | TMR0SE: Tin | ner0 Source E | dge Select bit | | | | |
| | | t on high-to-lo\ t on low-to-hig | | | | | |
| bit 3 | PSA: Presca | ler Assignment | bit | | | | |
| | | is not assigne | | | | | |
| bit 2-0 | PS<2:0>: Pre | escaler Rate S | elect bits | | | | |
| | Bit | Value Timer0 | Rate | | | | |
| | | 000 1:2 | | | | | |
| | | 001 1:4 010 1:8 | | | | | |
| | | 011 1:1 100 1:3 | | | | | |
| | | 1:6 | | | | | |
| | | 1:10 1:1 1:2 | | | | | |
| | L | 1.2 | | | | | |

REGISTER 17-1. OPTION REGULATION REGISTER

TABLE 17-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|-----------------------------|-------------------------------------|--|---|---|---|---|--|---|
| GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 69 |
| WPUEN | INTEDG | TMR0CS | TMR0SE | PSA | | 159 | | |
| TMR0 Timer0 Module Register | | | | | | | | 157* |
| TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 103 |
| Γ | GIE WPUEN imer0 Mod TRISA7 | GIE PEIE WPUEN INTEDG imer0 Module Register TRISA7 TRISA6 | GIE PEIE TMR0IE WPUEN INTEDG TMR0CS ïmer0 Module Register TRISA7 TRISA6 | GIE PEIE TMR0IE INTE WPUEN INTEDG TMR0CS TMR0SE ïmer0 Module Register TRISA7 TRISA6 TRISA5 TRISA4 | GIEPEIETMR0IEINTEIOCIEWPUENINTEDGTMR0CSTMR0SEPSAimer0 Module RegisterTRISA7TRISA6TRISA5TRISA4TRISA3 | GIEPEIETMR0IEINTEIOCIETMR0IFWPUENINTEDGTMR0CSTMR0SEPSAimer0 Module RegisterTRISA7TRISA6TRISA5TRISA4TRISA3TRISA2 | GIEPEIETMR0IEINTEIOCIETMR0IFINTFWPUENINTEDGTMR0CSTMR0SEPSAPS<2:0>imer0 Module RegisterTRISA7TRISA6TRISA5TRISA4TRISA3TRISA2TRISA1 | GIEPEIETMR0IEINTEIOCIETMR0IFINTFIOCIFWPUENINTEDGTMR0CSTMR0SEPSAPS<2:0>imer0 Module RegisterTRISA7TRISA6TRISA5TRISA4TRISA3TRISA2TRISA1TRISA0 |

Legend: - = Unimplemented locations, read as '0'. Shaded cells are not used by the Timer0 module. *

Page provides register information.

18.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- · Programmable internal or external clock source
- 2-bit prescaler
- 32 kHz secondary oscillator circuit
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- · Time base for the Capture/Compare function
- Special Event Trigger (with CCP)
- Selectable Gate Source Polarity

- Gate Toggle mode
- · Gate Single-pulse mode
- · Gate Value Status
- · Gate Event Interrupt
- Figure 18-1 is a block diagram of the Timer1 module.




FIGURE 18-1: TIMER1 BLOCK DIAGRAM

18.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 18-1 displays the Timer1 enable selections.

TABLE 18-1: TIMER1 ENABLE SELECTIONS

| TMR10N | TMR1GE | Timer1 Operation |
|--------|--------|---------------------|
| 0 | 0 | Off |
| 0 | 1 | Off |
| 1 | 0 | Always On |
| 1 | 1 | Count Enabled |

18.2 Clock Source Selection

The TMR1CS<1:0> and T1OSCEN bits of the T1CON register are used to select the clock source for Timer1. Table 18-2 displays the clock source selections.

18.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous source may be used:

Asynchronous event on the T1G pin to Timer1
gate

18.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI. This external clock source can be synchronized to the microcontroller system clock and run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the secondary oscillator circuit.

Note: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:

- Timer1 enabled after POR
- Write to TMR1H or TMR1L
- · Timer1 is disabled
- Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON = 1) when T1CKI is low.

| TMR1CS1 | TMR1CS0 | T10SCEN | Clock Source |
|---------|---------|---------|--|
| 1 | 1 | x | LFINTOSC |
| 1 | 0 | 1 | Secondary Oscillator Circuit on SOSCI/SOSCO Pins |
| 1 | 0 | 0 | External Clocking on T1CKI Pin |
| 0 | 1 | x | System Clock (Fosc) |
| 0 | 0 | x | Instruction Clock (Fosc/4) |

TABLE 18-2: CLOCK SOURCE SELECTIONS

18.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

18.4 Secondary Oscillator

Timer1 uses the low-power secondary oscillator circuit on pins SOSCI and SOSCO. The secondary oscillator is designed to use an external 32.768 kHz crystal.

The secondary oscillator circuit is enabled by setting the T1OSCEN bit of the T1CON register. The oscillator will continue to run during Sleep.

Note: The oscillator requires a start-up and stabilization time before use. Thus, T1OSCEN should be set and a suitable delay observed prior to using Timer1. A suitable delay similar to the OST delay can be implemented in software by clearing the TMR1IF bit then presetting the TMR1H:TMR1L register pair to FC00h. The TMR1IF flag will be set when 1024 clock cycles have elapsed, thereby indicating that the oscillator is running and reasonably stable.

18.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 18.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note: When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.

18.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

18.6 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 gate can also be driven by multiple selectable sources.

18.6.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 18-3 for timing details.

TABLE 18-3: TIMER1 GATE ENABLE SELECTIONS

| T1CLK T1GPOL | | T1G | Timer1 Operation |
|--------------|---|-----|------------------|
| \uparrow | 0 | 0 | Counts |
| 1 | 0 | 1 | Holds Count |
| \uparrow | 1 | 0 | Holds Count |
| \uparrow | 1 | 1 | Counts |

18.6.2 TIMER1 GATE SOURCE SELECTION

The Timer1 gate source can be selected from one of four different sources. Source selection is controlled by the T1GSS bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 18-4: TIMER1 GATE SOURCES

| T1GSS | Timer1 Gate Source |
|-------|---|
| 00 | Timer1 Gate Pin |
| 01 | Overflow of Timer0 (TMR0 increments from FFh to 00h) |
| 10 | Timer2 match PR2 |
| 11 | Reserved |

18.6.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 gate control. It can be used to supply an external source to the Timer1 gate circuitry.

18.6.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-to-high pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

18.6.2.3 Timer2 Match PR2 Operation

When Timer2 increments and matches PR2, a low-to-high pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

18.6.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 18-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

| Note: | Enabling Toggle mode at the same time | | | | | | | |
|-------|---|--|--|--|--|--|--|--|
| | as changing the gate polarity may result in | | | | | | | |
| | indeterminate operation. | | | | | | | |

18.6.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single-pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software. See Figure 18-5 for timing details.

If the Single-Pulse Gate mode is disabled by clearing the T1GSPM bit in the T1GCON register, the T1GGO/DONE bit should also be cleared.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 gate source to be measured. See Figure 18-6 for timing details.

18.6.5 TIMER1 GATE VALUE STATUS

When Timer1 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GVAL bit is valid even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

18.6.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 gate event interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

18.7 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- TMR1ON bit of the T1CON register
- TMR1IE bit of the PIE1 register
- PEIE bit of the INTCON register
- GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

18.8 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured
- T1OSCEN bit of the T1CON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine.

Timer1 secondary oscillator will continue to operate in Sleep regardless of the T1SYNC bit setting.

18.9 CCP Capture/Compare Time Base

The CCP modules use the TMR1H:TMR1L register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMR1H:TMR1L register pair is copied into the CCPR1H:CCPR1L register pair on a configured event.

In Compare mode, an event is triggered when the value CCPR1H:CCPR1L register pair matches the value in the TMR1H:TMR1L register pair. This event can be a Special Event Trigger.

For more information, see Section 21.0 "Capture/Compare/PWM Modules".

18.10 CCP Special Event Trigger

When the CCP is configured to trigger a special event, the trigger will clear the TMR1H:TMR1L register pair. This special event does not cause a Timer1 interrupt. The CCP module may still be configured to generate a CCP interrupt.

In this mode of operation, the CCPR1H:CCPR1L register pair becomes the period register for Timer1.

Timer1 should be synchronized and FOSC/4 should be selected as the clock source in order to utilize the Special Event Trigger. Asynchronous operation of Timer1 can cause a Special Event Trigger to be missed.

In the event that a write to TMR1H or TMR1L coincides with a Special Event Trigger from the CCP, the write will take precedence.

For more information, see **Section 16.2.5** "Special **Event Trigger**".




FIGURE 18-2: TIMER1 INCREMENTING EDGE

PIC16(L)F1512/3






FIGURE 18-4: TIMER1 GATE TOGGLE MODE



PIC16(L)F1512/3



| FIGURE 18-6: | TIMER1 GATE SINGLE | PULSE AND TOGGLE COMBINED MODE |
|------------------------|---|--|
| TMR1GE | | |
| T1GPOL | | |
| T1GSPM | | |
| T1GTM | | |
| T1GG <u>O/</u> DONE | ← Set by software Counting enabled o | Cleared by hardware on falling edge of T1GVAL |
| t1g_in | rising edge of T1G | |
| т1СКІ | | |
| T1GVAL | | |
| Timer1 | Ν | <u>N + 1</u> <u>N + 2</u> <u>N + 3</u> <u>N + 4</u> |
| TMR1GIF | Cleared by software | Set by hardware on Cleared by falling edge of T1GVAL — |

18.11 Timer1 Control Register

The Timer1 Control register (T1CON), shown in Register 18-1, is used to control Timer1 and select the various features of the Timer1 module.

REGISTER 18-1: T1CON: TIMER1 CONTROL REGISTER

| R/W-0/u | R/W-0/u | R/W-0/u | R/W-0/u | R/W-0/u | R/W-0/u | U-0 | R/W-0/u | | | |
|------------------|-----------------|--|-----------------|------------------|------------------|----------------|--------------|--|--|--|
| TMR1CS<1:0> | | T1CKP | S<1:0> | T1OSCEN | T1SYNC | | TMR10N | | | |
| bit 7 | | | | | | | bit 0 | | | |
| | | | | | | | | | | |
| Legend: | | | | | | (2) | | | | |
| R = Readable | | W = Writable | | - | nented bit, read | | | | | |
| u = Bit is unch | 0 | x = Bit is unkn | | -n/n = Value a | it POR and BO | R/Value at all | other Resets | | | |
| '1' = Bit is set | | '0' = Bit is clea | ared | | | | | | | |
| bit 7-6 | TMR1CS-1 | 0>: Timer1 Cloc | k Source Sele | ect hits | | | | | | |
| bit 7-0 | | clock source is | | | | | | | | |
| | - | clock source is | | or: | | | | | | |
| | | CEN = 0: | | | | | | | | |
| | | I clock from T10 | CKI pin (on the | e rising edge) | | | | | | |
| | | <u>CEN = 1</u> : | | | | | | | | |
| | | oscillator on SO | | | | | | | | |
| | | clock source is a clock source is i | | | | | | | | |
| bit 5-4 | | | | . , | | | | | | |
| DII 3-4 | | I CKPS<1:0>: Timer1 Input Clock Prescale Select bits L = 1:8 Prescale value | | | | | | | | |
| | 10 = 1:4 Pre | | | | | | | | | |
| | 01 = 1:2 Pre | | | | | | | | | |
| | 00 = 1:1 Pre | scale value | | | | | | | | |
| bit 3 | T1OSCEN: L | P Oscillator En | able Control b | oit | | | | | | |
| | | ary oscillator cire | | | | | | | | |
| | | ary oscillator cire | | | | | | | | |
| bit 2 | | T1SYNC: Timer1 External Clock Input Synchronization Control bit | | | | | | | | |
| | TMR1CS<1: | | | | | | | | | |
| | | synchronize exte | • | | | | | | | |
| | | nize external clo | JCK INPUL WITH | System Clock (F | -050) | | | | | |
| | TMR1CS<1: | 0> = 0X | | | | | | | | |
| | This bit is igr | nored. Timer1 us | ses the interna | al clock when Tl | MR1CS<1:0> = | 0X. | | | | |
| bit 1 | Unimpleme | nted: Read as ' | כי | | | | | | | |
| bit 0 | TMR1ON: Ti | mer1 On bit | | | | | | | | |
| | 1 = Enables | Timer1 | | | | | | | | |
| | 0 = Stops Ti | | | | | | | | | |
| | Clears T | ïmer1 gate flip-f | lop | | | | | | | |

18.12 Timer1 Gate Control Register

The Timer1 Gate Control register (T1GCON), shown in Register 18-2, is used to control Timer1 gate.

| R/W-0/u | R/W-0/u | R/W-0/u | R/W-0/u | R/W/HC-0/u | R-x/x | R/W-0/u | R/W-0/u | |
|------------------|---|---|------------------------------------|--|------------------|----------------|--------------|--|
| TMR1GE | T1GPOL | T1GTM | T1GSPM | T1GGO/ DONE | T1GVAL | T1GS | S<1:0> | |
| bit 7 | | | | | | | bit (| |
| Legend: | | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimplen | nented bit, read | l as '0' | | |
| u = Bit is uncl | hanged | x = Bit is unkr | nown | -n/n = Value a | t POR and BO | R/Value at all | other Resets | |
| '1' = Bit is set | | '0' = Bit is cle | ared | HC = Bit is cle | eared by hardw | are | | |
| bit 7 | If TMR1ON = This bit is ign If TMR1ON = 1 = Timer1 c | ored 1: | rolled by the T | imer1 gate func ate function | tion | | | |
| bit 6 | 1 = Timer1 g | T1GPOL: Timer1 Gate Polarity bit 1 = Timer1 gate is active-high (Timer1 counts when gate is high) 0 = Timer1 gate is active-low (Timer1 counts when gate is low) | | | | | | |
| bit 5 | 1 = Timer1 0 0 = Timer1 0 | er1 Gate Toggle Gate Toggle mo Gate Toggle mo Tip-flop toggles | de is enabled de is disabled | and toggle flip- g edge. | flop is cleared | | | |
| bit 4 | 1 = Timer1 g | mer1 Gate Sing ate Single-Puls ate Single-Puls | se mode is ena | abled and is cor | ntrolling Timer1 | gate | | |
| bit 3 | T1GGO/DON 1 = Timer1 g | IE: Timer1 Gat | e Single-Pulse e acquisition is | Acquisition Sta s ready, waiting has completed c | for an edge | started | | |
| bit 2 | T1GVAL: Tin | ner1 Gate Curr current state o | ent State bit f the Timer1 ga | ate that could b | | | | |
| bit 1-0 | Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Enable (TMR1GE). T1GSS<1:0>: Timer1 Gate Source Select bits 00 = Timer1 gate pin 01 = Timer0 overflow output 10 = Timer2 Match PR2 11 = Reserved | | | | | | | |

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|---------|-------------|----------------|------------|--------------|----------------|-----------|--------|--------|---------------------|
| ANSELB | — | _ | ANSB5 | ANSB4 | ANSB3 | ANSB2 | ANSB1 | ANSB0 | 108 |
| CCP1CON | _ | _ | DC1B | <1:0> | | CCP1N | 1<3:0> | | 236 |
| CCP2CON | _ | - | DC2B | <1:0> | | CCP2N | 1<3:0> | | 236 |
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 69 |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 70 |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 72 |
| TMR1H | Holding Re | gister for the | Most Signi | ficant Byte | of the 16-bit | TMR1 Cour | nt | | 164* |
| TMR1L | Holding Reg | gister for the | Least Sign | ificant Byte | of the 16-bit | TMR1 Cou | nt | | 164* |
| TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 108 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 111 |
| T1CON | TMR1C | S<1:0> | T1CKP | T1CKPS<1:0> | | T1SYNC | _ | TMR10N | 168 |
| T1GCON | TMR1GE | T1GPOL | T1GTM | T1GSPM | T1GGO/ DONE | T1GVAL | T1GS | S<1:0> | 169 |

TABLE 18-5: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

* Page provides register information.


19.0 TIMER2 MODULE

The Timer2 module incorporates the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- · Interrupt on TMR2 match with PR2, respectively
- Optional use as the shift clock for the MSSP modules

See Figure 19-1 for a block diagram of Timer2.





19.1 Timer2 Operation


The clock input to the Timer2 modules is the system instruction clock (Fosc/4).

TMR2 increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, T2CKPS<1:0> of the T2CON register. The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see Section 19.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, whereas the PR2 register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- · a write to the TMR2 register
- · a write to the T2CON register
- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- Watchdog Timer (WDT) Reset
- · Stack Overflow Reset
- Stack Underflow Reset
- RESET Instruction



19.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2-to-PR2 match) provides the input for the 4-bit counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF of the PIR1 register. The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE of the PIE1 register.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0>, of the T2CON register.

19.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the CCP module, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in Section 20.0 "Master Synchronous Serial Port (MSSP) Module"

19.4 Timer2 Operation During Sleep

Timer2 cannot be operated while the processor is in Sleep mode. The contents of the TMR2 and PR2 registers will remain unchanged while the processor is in Sleep mode.

Timer2 Control Register 19.5

| U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | | | |
|----------------|------------------------------|--|----------------|----------------|------------------|----------------|--------------|--|--|--|
| – T2OUTPS< | | | PS<3:0> | | TMR2ON | T2CKF | °S<1:0> | | | |
| bit 7 | | | | | | | bit | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| R = Readab | ole bit | W = Writable | bit | U = Unimpler | mented bit, read | as '0' | | | | |
| u = Bit is ur | ichanged | x = Bit is unkr | iown | -n/n = Value | at POR and BO | R/Value at all | other Resets | | | |
| '1' = Bit is s | et | '0' = Bit is clea | ared | | | | | | | |
| | | | | | | | | | | |
| bit 7 | - | nted: Read as ' | | | | | | | | |
| bit 6-3 | T2OUTPS< | 3:0>: Timer2 Ou | tput Postscale | er Select bits | | | | | | |
| | 1111 = 1:16 | | | | | | | | | |
| | 1110 = 1:15 | | | | | | | | | |
| | 1101 = 1:14 | | | | | | | | | |
| | 1100 = 1:13 1011 = 1:12 | | | | | | | | | |
| | 1011 = 1.12 1010 = 1:11 | | | | | | | | | |
| | | 0 Postscaler | | | | | | | | |
| | 1000 = 1:9 F | | | | | | | | | |
| | 0111 = 1:8 | | | | | | | | | |
| | 0110 = 1:7 F | Postscaler | | | | | | | | |
| | 0101 = 1:6 F | :6 Postscaler | | | | | | | | |
| | 0100 = 1:5 F | | | | | | | | | |
| | 0011 = 1 :4 F | | | | | | | | | |
| | 0010 = 1:3 F | | | | | | | | | |
| | 0001 = 1:2 F 0000 = 1:1 F | | | | | | | | | |
| bit 2 | | imer2 On bit | | | | | | | | |
| | 1 = Timer2 | | | | | | | | | |
| | 0 = Timer2 | | | | | | | | | |
| bit 1-0 | T2CKPS<1: | T2CKPS<1:0>: Timer2 Clock Prescale Select bits | | | | | | | | |
| | 11 = Presca | ler is 64 | | | | | | | | |
| | 10 = Presca | ler is 16 | | | | | | | | |
| | 01 = Presca | | | | | | | | | |
| | 00 = Presca | ler is 1 | | | | | | | | |

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|---------|--|---------------------------------|-------------|-------|-------|------------|--------|--------|---------------------|
| CCP1CON | — | | — DC1B<1:0> | | | CCP1M<3:0> | | | |
| CCP2CON | — | — | DC2B<1:0> | | | CCP2 | 236 | | |
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 69 |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 70 |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 72 |
| PR2 | Timer2 Module Period Register | | | | | | | | 171* |
| T2CON | — | T2OUTPS<3:0> TMR2ON T2CKPS<1:0> | | | | | | 173 | |
| TMR2 | Holding Register for the 8-bit TMR2 Register | | | | | | | | 171* |

TABLE 19-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module.

* Page provides register information.

20.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

20.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:


- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

The SPI interface supports the following modes and features:

- Master mode
- Slave mode
- · Clock Parity
- Slave Select Synchronization (Slave mode only)
- · Daisy-chain connection of slave devices

Figure 20-1 is a block diagram of the SPI interface module.

FIGURE 20-1: MSSP BLOCK DIAGRAM (SPI MODE)




PIC16(L)F1512/3

The $\mathsf{I}^2\mathsf{C}$ interface supports the following modes and features:


- · Master mode
- Slave mode
- Byte NACKing (Slave mode)
- · Limited Multi-master support
- 7-bit and 10-bit addressing
- · Start and Stop interrupts
- Interrupt masking
- Clock stretching
- · Bus collision detection
- · General call address matching
- Address masking
- · Address Hold and Data Hold modes
- Selectable SDA hold times

Figure 20-2 is a block diagram of the I^2C interface module in Master mode. Figure 20-3 is a diagram of the I^2C interface module in Slave mode.

FIGURE 20-2: MSSP BLOCK DIAGRAM (I²C MASTER MODE)







20.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a Chip Select known as Slave Select.

The SPI bus specifies four signal connections:

- Serial Clock (SCK)
- Serial Data Out (SDO)
- Serial Data In (SDI)
- Slave Select (SS)

Figure 20-1 shows the block diagram of the MSSP module when operating in SPI Mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 20-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 20-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on its SDO output pin which is connected to, and received by, the slave's SDI input pin. The slave device transmits information out on its SDO output pin, which is connected to, and received by, the master's SDI input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from its shift register. The slave device reads this bit from that same line and saves it into the LSb position of its shift register. During each SPI clock cycle, a full duplex data transmission occurs. This means that while the master device is sending out the MSb from its shift register (on its SDO pin) and the slave device is reading this bit and saving it as the LSb of its shift register, that the slave device is also sending out the MSb from its shift register (on its SDO pin) and the master device is reading this bit and saving it as the LSb of its shift register.

After eight bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.


Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data.
- Master sends useful data and slave sends useful data.
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own.





20.2.1 SPI MODE REGISTERS

The MSSP module has five registers for SPI mode operation. These are:

- MSSP STATUS register (SSPSTAT)
- MSSP Control Register 1 (SSPCON1)
- MSSP Control Register 3 (SSPCON3)
- MSSP Data Buffer register (SSPBUF)
- MSSP Address register (SSPADD)
- MSSP Shift Register (SSPSR) (Not directly accessible)

SSPCON1 and SSPSTAT are the control and STATUS registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower six bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

In SPI master mode, SSPADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in Section 20.7 "Baud Rate Generator".

SSPSR is the shift register used for shifting data in and out. SSPBUF provides indirect access to the SSPSR register. SSPBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPSR and SSPBUF together create a buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

20.2.2 SPI MODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

To enable the serial port, SSP Enable bit, SSPEN of the SSPCON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCON registers and then set the <u>SSPEN</u> bit. This configures the SDI, SDO, SCK and <u>SS</u> pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDI must have corresponding TRIS bit set
- SDO must have corresponding TRIS bit cleared
- SCK (Master mode) must have corresponding
 TRIS bit cleared
- SCK (Slave mode) must have corresponding TRIS bit set
- SS must have corresponding TRIS bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full Detect bit, BF of the SSPSTAT register, and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any SSPBUF during write to the register transmission/reception of data will be ignored and the write collision detect bit WCOL of the SSPCON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSPBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The Buffer Full bit, BF of the SSPSTAT register, indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the SSPSTAT register indicates the various Status conditions.




FIGURE 20-5: SPI MASTER/SLAVE CONNECTION

20.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK line. The master determines when the slave (Processor 2, Figure 20-5) is to broadcast data by the software protocol.


In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPCON1 register and the CKE bit of the SSPSTAT register. This then, would give waveforms for SPI communication as shown in Figure 20-6, Figure 20-9 and Figure 20-10, where the MSb is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 * Tcy)
- Fosc/64 (or 16 * Tcy)
- Timer2 output/2
- Fosc/(4 * (SSPADD + 1))

Figure 20-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.

FIGURE 20-6: SPI MODE WAVEFORM (MASTER MODE)



20.2.4 SPI SLAVE MODE

In Slave mode, the data is transmitted and received as external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit of the SSPCON1 register.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. The shift register is clocked from the SCK pin input and when a byte is received, the device will generate an interrupt. If enabled, the device will wake-up from Sleep.

20.2.4.1 Daisy-Chain Configuration

The SPI bus can sometimes be connected in a daisy-chain configuration. The first slave output is connected to the second slave input, the second slave output is connected to the third slave input, and so on. The final slave output is connected to the master input. Each slave sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisy-chain feature only requires a single Slave Select line from the master device.

Figure 20-7 shows the block diagram of a typical daisy-chain connection when operating in SPI mode.

In a daisy-chain configuration, only the most recent byte on the bus is required by the slave. Setting the BOEN bit of the SSPCON3 register will enable writes to the SSPBUF register, even if the previous byte has not been read. This allows the software to ignore data that may not apply to it.

20.2.5 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.

The \overline{SS} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SS} pin control enabled (SSPCON1<3:0> = 0100).


When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven.

When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

| Note 1: | When the SPI is in Slave mode with \overline{SS} pin control enabled (SSPCON1<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD. |
|---------|--|
| 2: | When the SPI is used in Slave mode with CKE set; the user must enable SS pin control. |
| 3: | While operated in SPI Slave mode the SMP bit of the SSPSTAT register must remain clear. |

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SS pin to a high level or clearing the SSPEN bit.








FIGURE 20-8: SLAVE SELECT SYNCHRONOUS WAVEFORM





FIGURE 20-10: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



20.2.6 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSP clock is much faster than the system clock.

In Slave mode, when MSSP interrupts are enabled, after the master completes sending data, an MSSP interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSP interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all eight bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|---------|--|--------|--------|--------|-----------|--------|--------|---------|---------------------|
| ANSELA | — | _ | ANSA5 | _ | ANSA3 | ANSA2 | ANSA1 | ANSA0 | 104 |
| ANSELC | ANSC7 | ANSC6 | ANSC5 | ANSC4 | ANSC3 | ANSC2 | — | _ | 111 |
| APFCON | _ | _ | _ | _ | — | — | SSSEL | CCP2SEL | 101 |
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 69 |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 70 |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 72 |
| SSPBUF | SPBUF Synchronous Serial Port Receive Buffer/Transmit Register | | | | | 179* | | | |
| SSPCON1 | WCOL | SSPOV | SSPEN | CKP | SSPM<3:0> | | | 224 | |
| SSPCON3 | ACKTIM | PCIE | SCIE | BOEN | SDAHT | SBCDE | AHEN | DHEN | 226 |
| SSPSTAT | SMP | CKE | D/A | Р | S | R/W | UA | BF | 224 |
| TRISA | TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 103 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 110 |

| TABLE 20-1: | SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION |
|-------------|--|
| | |

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the MSSP in SPI mode.

Page provides register information.

20.3 I²C MODE OVERVIEW

The Inter-Integrated Circuit Bus (I²C) is a multi-master serial data communication bus. Devices communicate in a master/slave environment where the master devices initiate the communication. A slave device is controlled through addressing.

The I²C bus specifies two signal connections:

- · Serial Clock (SCL)
- · Serial Data (SDA)

Figure 20-2 and Figure 20-3 show the block diagrams of the MSSP module when operating in I²C mode.

Both the SCL and SDA connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

Figure 20-11 shows a typical connection between two processors configured as master and slave devices.

The I^2C bus can operate with one or more master devices and one or more slave devices.

There are four potential modes of operation for a given device:


- Master Transmit mode
 (master is transmitting data to a slave)
- Master Receive mode
 (master is receiving data from a slave)
- Slave Transmit mode (slave is transmitting data to a master)
- Slave Receive mode (slave is receiving data from the master)

To begin communication, a master device starts out in Master Transmit mode. The master device sends out a Start bit followed by the address byte of the slave it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the master intends to transmit to or receive data from the slave device.

If the requested slave exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The master then continues in either Transmit mode or Receive mode and the slave continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDA line while the SCL line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the master intends to read data from the slave, and is sent out as a logical zero when it intends to write data to the slave.

FIGURE 20-11: I²C MASTER/ SLAVE CONNECTION



The Acknowledge bit (\overline{ACK}) is an active-low signal, which holds the SDA line low to indicate to the transmitter that the slave device has received the transmitted data and is ready to receive more.

The transition of a data bit is always performed while the SCL line is held low. Transitions that occur while the SCL line is held high are used to indicate Start and Stop bits.

If the master intends to write to the slave, then it repeatedly sends out a byte of data, with the slave responding after each byte with an ACK bit. In this example, the master device is in Master Transmit mode and the slave is in Slave Receive mode.

If the master intends to read from the slave, then it repeatedly receives a byte of data from the slave, and responds after each byte with an \overline{ACK} bit. In this example, the master device is in Master Receive mode and the slave is Slave Transmit mode.

On the last byte of data communicated, the master device may end the transmission by sending a Stop bit. If the master device is in Receive mode, it sends the Stop bit in place of the last ACK bit. A Stop bit is indicated by a low-to-high transition of the SDA line while the SCL line is held high.

In some cases, the master may want to maintain control of the bus and re-initiate another transmission. If so, the master device may send another Start bit in place of the Stop bit or last ACK bit when it is in receive mode.

The I²C bus specifies three message protocols;

- Single message where a master writes data to a slave.
- Single message where a master reads data from a slave.
- Combined message where a master initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more slaves.

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCL line, is called clock stretching. Clock stretching gives slave devices a mechanism to control the flow of data. When this detection is used on the SDA line, it is called arbitration. Arbitration ensures that there is only one master device communicating at any single time.

20.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed slave device may hold the SCL clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCL line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCL connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

20.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDA data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels do not match, loses arbitration, and must stop transmitting on the SDA line.

For example, if one transmitter holds the SDA line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDA line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDA line. If this transmitter is also a master device, it also must stop driving the SCL line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDA line continues with its original transmission. It can do so without any complications, because so far, the transmission appears exactly as expected with no other transmitter disturbing the message.

Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common.

If two master devices are sending a message to two different slave devices at the address stage, the master sending the lower slave address always wins arbitration. When two master devices send messages to the same slave address, and addresses can sometimes refer to multiple slaves, the arbitration process must continue into the data stage.

Arbitration usually occurs very rarely, but it is a necessary process for proper multi-master support.

20.4 I²C MODE OPERATION

All MSSP I²C communication is byte-oriented and shifted out MSb first. Six SFR registers and two interrupt flags interface the module with the PIC[®] microcontroller and user software. Two pins, SDA and SCL, are exercised by the module to communicate with other external I²C devices.

20.4.1 BYTE FORMAT

All communication in I^2C is done in 9-bit segments. A byte is sent from a master to a slave or vice-versa, followed by an Acknowledge bit sent back. After the 8th falling edge of the SCL line, the device outputting data on the SDA changes that pin to an input and reads in an Acknowledge value on the next clock pulse.

The clock signal, SCL, is provided by the master. Data is valid to change while the SCL signal is low, and sampled on the rising edge of the clock. Changes on the SDA line while the SCL line is high define special conditions on the bus, explained below.

20.4.2 DEFINITION OF I²C TERMINOLOGY

There is language and terminology in the description of I²C communication that have definitions specific to I²C. That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Philips I²C specification.

20.4.3 SDA AND SCL PINS

Selection of any I^2C mode with the SSPEN bit set, forces the SCL and SDA pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

Note: Data is tied to output zero when an I²C mode is enabled.

20.4.4 SDA HOLD TIME

The hold time of the SDA pin is selected by the SDAHT bit of the SSPCON3 register. Hold time is the time SDA is held valid after the falling edge of SCL. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

TABLE 20-2: I²C BUS TERMS

| TABLE 20-2: | |
|---------------------|--|
| TERM | Description |
| Transmitter | The device which shifts data out onto the bus. |
| Receiver | The device which shifts data in from the bus. |
| Master | The device that initiates a transfer, generates clock signals and terminates a transfer. |
| Slave | The device addressed by the master. |
| Multi-master | A bus with more than one device that can initiate data transfers. |
| Arbitration | Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted. |
| Synchronization | Procedure to synchronize the clocks of two or more devices on the bus. |
| Idle | No master is controlling the bus, and both SDA and SCL lines are high. |
| Active | Any time one or more master devices are controlling the bus. |
| Addressed Slave | Slave device that has received a matching address and is actively being clocked by a master. |
| Matching Address | Address byte that is clocked into a slave that matches the value stored in SSPADD. |
| Write Request | Slave receives a matching address with R/W bit clear, and is ready to clock in data. |
| Read Request | Master sends an address byte with the R/\overline{W} bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop. |
| Clock Stretching | When a device on the bus hold SCL low to stall communication. |
| Bus Collision | Any time the SDA line is sampled low by the module while it is outputting and expected high state. |

20.4.5 START CONDITION

The I^2C specification defines a Start condition as a transition of SDA from a high to a low state while SCL line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an Active state. Figure 20-12 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDA line low before asserting it low. This does not conform to the I^2C Specification that states no bus collision can occur on a Start.

20.4.6 STOP CONDITION

A Stop condition is a transition of the SDA line from low-to-high state while the SCL line is high.

Note: At least one SCL low time must appear before a Stop is valid, therefore, if the SDA line goes low then high again while the SCL line stays high, only the Start condition is detected.

20.4.7 RESTART CONDITION


A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave.

In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the R/W bit set. The slave logic will then hold the clock and prepare to clock out data.


After a full match with R/\overline{W} clear in 10-bit mode, a prior match flag is set and maintained. Until a Stop condition, a high address with R/\overline{W} clear, or high address match fails.

20.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPCON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.







© 2012-2016 Microchip Technology Inc.

20.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCL pulse for any transferred byte in I^2C is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDA line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDA line low indicated to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an \overline{ACK} is placed in the ACKSTAT bit of the SSPCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the \overrightarrow{ACK} value sent back to the transmitter. The ACKDT bit of the SSPCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSPCON3 register are clear.

There are certain conditions where an \overline{ACK} will not be sent by the slave. If the BF bit of the SSPSTAT register or the SSPOV bit of the SSPCON1 register are set when a byte is received.

When the module is addressed, after the 8th falling edge of SCL on the bus, the ACKTIM bit of the SSPCON3 register is set. The ACKTIM bit indicates the Acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

20.5 I²C SLAVE MODE OPERATION

The MSSP Slave mode operates in one of four modes selected in the SSPM bits of SSPCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operate the same as the other modes with SSPIF additionally getting set upon detection of a Start, Restart, or Stop condition.

20.5.1 SLAVE MODE ADDRESSES

The SSPADD register (Register 20-7) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPBUF register and an interrupt is generated. If the value does not match, the module goes Idle and no indication is given to the software that anything happened.

The SSP Mask register (Register 20-6) affects the address matching process. See **Section 20.5.9 "SSP Mask Register**" for more information.

20.5.1.1 I²C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

20.5.1.2 I²C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb of the 10-bit address and stored in bits 2 and 1 of the SSPADD register.

After the acknowledge of the high byte the UA bit is set and SCL is held low until the user updates SSPADD with the low address. The low address byte is clocked in and all eight bits are compared to the low address value in SSPADD. Even if there is not an address match; SSPIF and UA are set, and SCL is held low until SSPADD is updated to receive a high byte again. When SSPADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

20.5.2 SLAVE RECEPTION

When the R/\overline{W} bit of a matching received address byte is clear, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and Acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF bit of the SSPSTAT register is set, or bit SSPOV bit of the SSPCON1 register is set. The BOEN bit of the SSPCON3 register modifies this operation. For more information see Register 20-5.

An MSSP interrupt is generated for each transferred data byte. Flag bit, SSPIF, must be cleared by software.

When the SEN bit of the SSPCON2 register is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPCON1 register, except sometimes in 10-bit mode. See Section 20.2.3 "SPI Master Mode" for more detail.

20.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSP module configured as an I^2C Slave in 7-bit Addressing mode. Figure 20-14 and Figure 20-15 are used as visual references for this description.

This is a step by step process of what typically must be done to accomplish I^2C communication.

- 1. Start bit detected.
- 2. S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/\overline{W} bit clear is received.
- 4. The slave pulls SDA low sending an ACK to the master, and sets SSPIF bit.
- 5. Software clears the SSPIF bit.
- 6. Software reads received address from SSPBUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCL line.
- 8. The master clocks out a data byte.
- 9. Slave drives SDA low sending an ACK to the master, and sets SSPIF bit.
- 10. Software clears SSPIF.
- 11. Software reads the received byte from SSPBUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the master.
- 13. Master sends Stop condition, setting P bit of SSPSTAT, and the bus goes Idle.

20.5.2.2 7-bit Reception with AHEN and DHEN


Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the 8th falling edge of SCL. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus[™] that was not present on previous versions of this module.


This list describes the steps that need to be taken by slave software to use these options for $I^{2}C$ communication. Figure 20-16 displays a module using both address and data holding. Figure 20-17 includes the operation with the SEN bit of the SSPCON2 register set.


- 1. S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPIF is set and CKP cleared after the 8th falling edge of SCL.
- 3. Slave clears the SSPIF.
- Slave can look at the ACKTIM bit of the SSP-CON3 register to <u>determine</u> if the SSPIF was after or before the ACK.
- 5. Slave reads the address value from SSPBUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSPIF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.
- 10. Slave clears SSPIF.


Note: SSPIF is still set after the 9th falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSPIF not set

- 11. SSPIF set and CKP cleared after 8th falling edge of SCL for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSPSTAT register.









© 2012-2016 Microchip Technology Inc.

20.5.3 SLAVE TRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCL pin is held low (see Section 20.5.6 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then the SCL pin should be released by setting the CKP bit of the SSPCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This ACK value is copied to the ACKSTAT bit of the SSPCON2 register. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the slave, the slave goes Idle and waits for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared by software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.


20.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSPCON3 register is set, the BCLIF bit of the PIR register is set. Once a bus collision is detected, the slave goes Idle and waits to be addressed again. User software can use the BCLIF bit to handle a slave bus collision.

20.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 20-17 can be used as a reference to this list.

- 1. Master sends a Start condition on SDA and SCL.
- 2. S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit set is received by the Slave setting SSPIF bit.
- 4. Slave hardware generates an ACK and sets SSPIF.
- 5. SSPIF bit is cleared by user.
- 6. Software reads the received address from SSP-BUF, clearing BF.
- 7. R/\overline{W} is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPBUF.
- 9. CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
- 10. SSPIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
 - Note 1: If the master ACKs the clock will be stretched.
 - ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.



© 2012-2016 Microchip Technology Inc.

20.5.3.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSPCON3 register enables additional clock stretching and interrupt generation after the 8th falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSPIF interrupt is set.

Figure 20-18 displays a standard waveform of a 7-bit Address Slave Transmission with AHEN enabled.


- 1. Bus starts Idle.
- Master sends Start condition; the S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- Master sends matching address with R/W bit set. After the 8th falling edge of the SCL line the CKP bit is cleared and SSPIF interrupt is generated.
- 4. Slave software clears SSPIF.
- 5. Slave software reads ACKTIM bit of SSPCON3 register, and R/W and D/\overline{A} of the SSPSTAT register to determine the source of the interrupt.
- 6. Slave reads the address value from the SSPBUF register clearing the BF bit.
- Slave software decides from this information if it wishes to ACK or not ACK and sets ACKDT bit of the SSPCON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCL.
- 9. Master clocks in the \overline{ACK} value from the slave.
- 10. Slave hardware automatically clears the CKP bit and sets SSPIF after the ACK if the R/W bit is set.
- 11. Slave software clears SSPIF.
- 12. Slave loads value to transmit to the master into SSPBUF setting the BF bit.

Note: <u>SSPBUF</u> cannot be loaded until after the <u>ACK</u>.

13. Slave sets CKP bit releasing the clock.

- 14. Master clocks out the data from the slave and sends an \overline{ACK} value on the 9th SCL pulse.
- 15. Slave hardware copies the ACK value into the ACKSTAT bit of the SSPCON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the master from the slave.
- 17. If the master sends a not ACK the slave releases the bus allowing the master to send a Stop and end the communication.

Note: Master must send a not ACK on the last byte to ensure that the slave releases the SCL line to receive a Stop.



20.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSP module configured as an I^2C slave in 10-bit Addressing mode.

Figure 20-19 is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish I^2C communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- Master sends matching high address with R/W bit clear; UA bit of the SSPSTAT register is set.
- 4. Slave sends ACK and SSPIF is set.
- 5. Software clears the SSPIF bit.
- 6. Software reads received address from SSPBUF clearing the BF flag.
- 7. Slave loads low address into SSPADD, releasing SCL.
- 8. Master sends matching low address byte to the slave; UA bit is set.

Note: Updates to the SSPADD register are not allowed until after the ACK sequence.

9. Slave sends ACK and SSPIF is set.


Note: If the low address does not match, SSPIF and UA are still set so that the slave software can set SSPADD back to the high address. BF is not set because there is no match. CKP is unaffected.


- 10. Slave clears SSPIF.
- 11. Slave reads the received matching address from SSPBUF clearing BF.
- 12. Slave loads high address into SSPADD.
- 13. Master clocks a data byte to the slave and clocks out the slaves ACK on the 9th SCL pulse; SSPIF is set.
- 14. If SEN bit of SSPCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPIF.
- 16. Slave reads the received byte from SSPBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCL.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.


20.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCL line is held low are the same. Figure 20-20 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 20-21 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.







20.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCL line low effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCL.

The CKP bit of the SSPCON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. Setting CKP will release SCL and allow more communication.

20.5.6.1 Normal Clock Stretching

Following an \overline{ACK} if the R/ \overline{W} bit of SSPSTAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSPBUF with data to transfer to the master. If the SEN bit of SSPCON2 is set, the slave hardware will always stretch the clock after the \overline{ACK} sequence. Once the slave is ready; CKP is set by software and communication resumes.

- Note 1: The BF bit has no effect on if the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSPBUF was read before the 9th falling edge of SCL.
 - Previous versions of the module did not stretch the clock for a transmission if SSPBUF was loaded before the 9th falling edge of SCL. It is now always cleared for read requests.

20.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set the clock is always stretched. This is the only time, the SCL is stretched without CKP being cleared. SCL is released immediately after a write to SSPADD.

| Note: | Previous versions of the module did not |
|-------|--|
| | stretch the clock if the second address byte |
| | did not match. |

20.5.6.3 Byte NACKing

When AHEN bit of SSPCON3 is set; CKP is cleared by hardware after the 8th falling edge of SCL for a received matching address byte. When DHEN bit of SSPCON3 is set; CKP is cleared after the 8th falling edge of SCL for received data.

Stretching after the 8th falling edge of SCL allows the slave to look at the received address or data and decide if it wants to ACK the received data.

20.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external I^2C master device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the I^2C bus have released SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 20-22).




FIGURE 20-23: CLOCK SYNCHRONIZATION TIMING

20.5.8 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I^2C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.


The general call address is a reserved address in the I²C protocol, defined as address 0x00. When the GCEN bit of the SSPCON<u>2</u> register is set, the slave module will automatically ACK the reception of this address regardless of the value stored in SSPADD. After the slave clocks in an address of all zeros with the R/W bit clear, an interrupt is generated and slave

software can read SSPBUF and respond. Figure 20-23 shows a general call reception sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-Bit mode.

If the AHEN bit of the SSPCON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the 8th falling edge of SCL. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.

FIGURE 20-24: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE



20.5.9 SSP MASK REGISTER

An SSP Mask (SSPMSK) register (Register 20-6) is available in I²C Slave mode as a mask for the value held in the SSPSR register during an address comparison operation. A zero ('0') bit in the SSPMSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSP operation until written with a mask value.

The SSP Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSP mask has no effect during the reception of the first (high) byte of the address.

20.6 I²C MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in the SSPCON1 register and by setting the SSPEN bit. In Master mode, the SDA and SCK pins must be configured as inputs. The MSSP peripheral hardware will override the output driver TRIS controls when necessary to drive the pins low.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is Idle.

In Firmware Controlled Master mode, user code conducts all I²C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDA and SCL lines.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (SSP interrupt, if enabled):

- · Start condition detected
- Stop condition detected
- Data transfer byte transmitted/received
- Acknowledge transmitted/received
- Repeated Start generated
 - Note 1: The MSSP module, when configured in I²C Master mode, does not allow queuing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSP-BUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur
 - 2: Master mode suspends Start/Stop detection when sending the Start/Stop condition by means of the SEN/PEN control bits. The SSPxIF bit is set at the end of the Start/Stop generation when hardware clears the control bit.

20.6.1 I²C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.


In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received eight bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCL. See Section 20.7 "Baud Rate Generator" for more detail.

20.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, releases the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<7:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 20-25).





20.6.3 WCOL STATUS FLAG

If the user writes the SSPBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSPBUF was attempted while the module was not Idle.


| Note: | Because queuing of events is not allowed, writing to the lower five bits of SSPCON2 | | | | |
|-------|---|--|--|--|--|
| | is disabled until the Start condition is complete. | | | | |

20.6.4 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN bit of the SSPCON2 register. If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<7:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit of the SSPSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPCON2 register will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

- Note 1: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.
 - **2:** The Philips I²C Specification states that a bus collision cannot occur on a Start.

FIGURE 20-26: FIRST START BIT TIMING




20.6.5 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit of the SSPCON2 register is programmed high and the Master state machine is no longer active. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. SCL is asserted low. Following this, the RSEN bit of the SSPCON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit of the SSPSTAT register will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.





20.6.6 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full flag bit, BF and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted. SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high. When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKSTAT bit

on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 20-27).

After the write to the SSPBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

20.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPSTAT register is set when the CPU writes to SSPBUF and is cleared when all eight bits are shifted out.

20.6.6.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write does not occur).


WCOL must be cleared by software before the next transmission.

20.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPCON2 register is cleared when the slave has sent an Acknowledge ($\overline{ACK} = 0$) and is set when the slave does not Acknowledge ($\overline{ACK} = 1$). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

20.6.6.4 Typical Transmit Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPCON2 register.
- 2. SSPIF is set by hardware on completion of the Start.
- 3. SSPIF is cleared by software.
- 4. The MSSP module will wait the required start time before any other operation takes place.
- 5. The user loads the SSPBUF with the slave address to transmit.
- 6. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSPBUF is written to.
- 7. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPCON2 register.
- 8. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 9. The user loads the SSPBUF with eight bits of data.
- 10. Data is shifted out the SDA pin until all eight bits are transmitted.
- 11. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPCON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPCON2 register. Interrupt is generated once the Stop/Restart condition is complete.



20.6.7 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN bit of the SSPCON2 register.

| Note: | The MSSP module must be in an Idle |
|-------|---|
| | state before the RCEN bit is set or the |
| | RCEN bit will be disregarded. |

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable, ACKEN bit of the SSPCON2 register.

20.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.

20.6.7.2 SSPOV Status Flag


In receive operation, the SSPOV bit is set when eight bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

20.6.7.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

20.6.7.4 Typical Receive Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPCON2 register.
- 2. SSPIF is set by hardware on completion of the Start.
- 3. SSPIF is cleared by software.
- 4. User writes SSPBUF with the slave address to transmit and the R/W bit set.
- 5. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSPBUF is written to.
- 6. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPCON2 register.
- 7. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 8. User sets the RCEN bit of the SSPCON2 register and the master clocks in a byte from the slave.
- 9. After the 8th falling edge of SCL, SSPIF and BF are set.
- 10. Master clears SSPIF and reads the received byte from SSPUF, clears BF.
- 11. Master sets ACK value sent to slave in ACKDT bit of the SSPCON2 register and initiates the ACK by setting the ACKEN bit.
- 12. Masters ACK is clocked out to the slave and SSPIF is set.
- 13. User clears SSPIF.
- 14. Steps 8-13 are repeated for each received byte from the slave.
- 15. Master sends a not ACK or Stop to end communication.



20.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSPCON2 register. When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 20-29).

20.6.8.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write does not occur).


20.6.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSPCON2 register. At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit of the SSPSTAT register is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 20-30).


20.6.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

FIGURE 20-30: ACKNOWLEDGE SEQUENCE WAVEFORM







20.6.10 SLEEP OPERATION

While in Sleep mode, the I²C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

20.6.11 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

20.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit of the SSPSTAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

20.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the I²C port to its Idle state (Figure 20-31).


If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared.



PIC16(L)F1512/3

20.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 20-32).
- b) SCL is sampled low before SDA is asserted low (Figure 20-33).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:


- · the Start condition is aborted,
- · the BCLIF flag is set and
- the MSSP module is reset to its Idle state (Figure 20-32).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 20-34). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.





PIC16(L)F1512/3







FIGURE 20-35: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



20.6.13.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:


- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user releases SDA and the pin is allowed to float high, the BRG is loaded with SSPADD and counts down to zero. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled. If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 20-35). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 20-36.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.

FIGURE 20-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)







20.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD and counts down to zero. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 20-37). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 20-38).

FIGURE 20-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 20-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)



| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on Page |
|---------|------------|-----------------|----------------|----------------|--------|--------|--------|--------|----------------------------|
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 69 |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 70 |
| PIE2 | OSFIE | _ | _ | _ | BCLIE | — | _ | CCP2IE | 71 |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 72 |
| PIR2 | OSFIF | _ | _ | _ | BCLIF | — | _ | CCP2IF | 73 |
| SSPADD | | | | ADD< | :7:0> | | | | 227 |
| SSPBUF | Synchronou | s Serial Port F | Receive Buffer | r/Transmit Reg | gister | | | | 179* |
| SSPCON1 | WCOL | SSPOV | SSPEN | CKP | | SSPM | <3:0> | | 224 |
| SSPCON2 | GCEN | ACKSTAT | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 225 |
| SSPCON3 | ACKTIM | PCIE | SCIE | BOEN | SDAHT | SBCDE | AHEN | DHEN | 226 |
| SSPMSK | MSK7 | MSK6 | MSK5 | MSK4 | MSK3 | MSK2 | MSK1 | MSK0 | 227 |
| SSPSTAT | SMP | CKE | D/A | Р | S | R/W | UA | BF | 223 |
| TRISA | TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 103 |

TABLE 20-3: SUMMARY OF REGISTERS ASSOCIATED WITH I²C OPERATION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the MSSP module in I²C mode. *

Page provides register information.

20.7 BAUD RATE GENERATOR

The MSSP module has a Baud Rate Generator available for clock generation in both I^2C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPADD register (Register 20-7). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.


An internal signal "Reload" in Figure 20-39 triggers the value from SSPADD to be loaded into the BRG counter. This occurs twice for each oscillation of the module clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSP is being operated in.

Table 20-1demonstratesclockratesbasedoninstructioncyclesandtheBRGvalueloadedintoSSPADD.

EQUATION 20-1: BRG CLOCK FREQUENCY

$$FCLOCK = \frac{FOSC}{(SSPADD + 1)(4)}$$

FIGURE 20-40: BAUD RATE GENERATOR BLOCK DIAGRAM



Note: Values of 0x00, 0x01 and 0x02 are not valid for SSPADD when used as a Baud Rate Generator for I²C. This is an implementation limitation.

TABLE 20-1: MSSP CLOCK RATE W/BRG

| Fosc | Fcy | BRG Value | FCLOCK (2 Rollovers of BRG) |
|--------|-------|-----------|--------------------------------|
| 16 MHz | 4 MHz | 09h | 400 kHz ⁽¹⁾ |
| 16 MHz | 4 MHz | 0Ch | 308 kHz |
| 16 MHz | 4 MHz | 27h | 100 kHz |
| 4 MHz | 1 MHz | 09h | 100 kHz |

Note 1: The I²C interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

20.8 MSSP Control Registers

| REGISTER | 20-2: SSPS | TAT: SSP ST | ATUS REGI | STER | | | |
|------------------|--|---|-----------------------------------|---|--|--------------------|---------------|
| R/W-0/0 | R/W-0/0 | R-0/0 | R-0/0 | R-0/0 | R-0/0 | R-0/0 | R-0/0 |
| SMP | CKE | D/A | Р | S | R/W | UA | BF |
| bit 7 | | | | | | | bit C |
| Legend: | | | | | | | |
| R = Readable I | hit | W = Writable I | oit | U = Unimplem | ented bit, read as | ' O ' | |
| u = Bit is uncha | | x = Bit is unkn | | • | POR and BOR/V | | Resets |
| '1' = Bit is set | | '0' = Bit is clea | | | | | |
| | | | | | | | |
| bit 7 | <u>SPI Master mo</u> 1 = Input data | a Input Sample b <u>ode:</u> sampled at end sampled at mido | of data output ti | | | | |
| | $\frac{\ln l^2 C \text{ Master}}{1} = \text{Slew rate}$ | cleared when SF or Slave mode: | for standard sp | eed mode (100 k | Hz and 1 MHz) | | |
| bit 6 | <u>In SPI Master</u> 1 = Transmit c | ck Edge Select b or Slave mode: occurs on transiti occurs on transiti | on from active to | Idle clock state | | | |
| | | <u>nly:</u> out logic so that t MBus specific inp | | ompliant with SM | Bus specification | | |
| bit 5 | 1 = Indicates t | • | received or tran | smitted was data smitted was add | | | |
| bit 4 | 1 = Indicates t | | s been detected | SSP module is d last (this bit is 'c | sabled, SSPEN is ' on Reset) | cleared.) | |
| bit 3 | S: Start bit | | | | | | |
| | (I ² C mode only | y. This bit is clea | red when the M | SSP module is d | sabled, SSPEN is | cleared.) | |
| | | hat a Start bit ha as not detected I | | last (this bit is 'o | o' on Reset) | | |
| bit 2 | This bit holds t | irt bit, Stop bit, oi | natio <u>n foll</u> owing f | | natch. This bit is o | nly valid from the | address match |
| | | is in progress is not in progres | | CEN or ACKEN | will indicate if the I | VISSP is in Idle n | node. |
| bit 1 | 1 = Indicates t | ddress bit (10-bi hat the user nee oes not need to | ds to update the | | SSPADD register | | |
| bit 0 | 1 = Receive co 0 = Receive no <u>Transmit (I²C)</u> 1 = Data trans | and I ² C modes): omplete, SSPBU ot complete, SSI <u>mode only):</u> mit in progress (| PBUF is empty does not include | | op bits), SSPBUF b bits), SSPBUF is | | |

© 2012-2016 Microchip Technology Inc.

REGISTER 20-3: SSPCON1: SSP CONTROL REGISTER 1

| R/C/HS-0/ | 0 R/C/HS-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|------------------|---|--|--|--|--|--|---|
| WCOL | SSPOV | SSPEN | CKP | | SSP | M<3:0> | |
| bit 7 | | | | | | | bit (|
| | | | | | | | |
| Legend: | F : | VV - VVritable bit | | | and hit road as '0' | | |
| R = Readable | | W = Writable bit | | | nted bit, read as '0' | | |
| u = Bit is unch | | x = Bit is unknow | | | | e at all other Resets | |
| '1' = Bit is set | | '0' = Bit is cleared | | HS = Bit is set by | y hardware | C = User cleared | |
| bit 7 | <u>Master mode:</u> 1 = A write to 0 = No collisic Slave mode: | UF register is written v | | | | |) be started |
| bit 6 | <u>In SPI mode:</u> 1 = A new byte Overflow c SSPBUF n 0 = No overflo <u>In I²C mode:</u> 1 = A byte is a (must be c | received while the S cleared in software). | SSPBUF registe e mode. In Slave e, the overflow bit red in software). | mode, the user mus s not set since each | t read the SSPBUF, new reception (and t | even if only transmitti transmission) is initiate | ng data, to avoid ed by writing to the |
| bit 5 | In both modes, In <u>SPI mode</u> : 1 = Enables so 0 = Disables so <u>In I²C mode</u> : 1 = Enables th | 1 = Enables serial port and configures SCK, SDO, SE 0 = Disables serial port and configures these pins a In I ² C mode: 1 1 = Enables the serial port and configures the SDA an | | | urce of the serial por | | |
| bit 4 | 0 = Idle state for In I ² C Slave mo SCL release con 1 = Enable cloc | r clock is a high level r clock is a low level <u>de:</u> ntrol k low (clock stretch). (<u>ode:</u> | | data setup time.) | | | |
| bit 3-0 | 0000 = SPI Mai 0001 = SPI Mai 0011 = SPI Mai 0011 = SPI Mai 0100 = SPI Sla 0100 = SPI Sla 0101 = I ² C Slav 0101 = I ² C Mas 1001 = Reserve 1010 = SPI Mai 1011 = I ² C firm 1100 = Reserve 1101 = Reserve 1101 = I ² C Slav | ster mode, clock = Fo ware controlled Mast ed | DSC/4 DSC/16 DSC/64 MR2 output/2 K pin, <u>SS</u> pin co K pin, <u>SS</u> pin co SS DSC / (4 * (SSPAI DSC/(4 * (SSPAI DSC/(4 * (SSPAI er mode (Slave | ntrol enabled ntrol disabled, SS c DD+1)) ⁽⁴⁾ D+1)) ⁽⁵⁾ dle) Stop bit interrupts e | enabled | bin | |
| | In Master mode, the or When enabled, these | verflow bit is not set | since each new | eception (and trans | | I by writing to the SS | PBUF register. |

- 3: When enabled, the SDA and SCL pins must be configured as inputs.
- 4:
- SSPADD values of 0, 1 or 2 are not supported for l^2C mode. SSPADD value of '0' is not supported. Use SSPM = 0000 instead. 5:

| R/W-0/0 | R-0/0 | R/W-0/0 | R/S/HS-0/0 | R/S/HS-0/0 | R/S/HS-0/0 | R/S/HS-0/0 | R/W/HS-0/0 | | | |
|------------------|--|--|---|----------------------------|------------------------------------|------------------|--------------|--|--|--|
| GCEN | ACKSTAT | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | | | |
| bit 7 | | | | | | | bit (| | | |
| | | | | | | | | | | |
| Legend: | L:4 | | L:4 | ll llainnelen | | | | | | |
| R = Readable | | W = Writable | | • | mented bit, read | | 11. D. (| | | |
| u = Bit is unch | anged | x = Bit is unk | | | at POR and BO | | other Resets | | | |
| '1' = Bit is set | | '0' = Bit is cle | ared | HC = Cleared | d by hardware | S = User set | | | | |
| bit 7 | 1 = Enable in | | • | • • | or 00h) is receiv | ed in the SSPS | SR | | | |
| bit 6 | 1 = Acknowle | cknowledge St edge was not re edge was recei | | mode only) | | | | | | |
| bit 5 | ACKDT: Ack | nowledge Data | bit (in I ² C mod | de only) | | | | | | |
| | In Receive m Value transm 1 = Not Ackn 0 = Acknowle | itted when the owledge | user initiates a | an Acknowledg | e sequence at | the end of a rea | ceive | | | |
| bit 4 | ACKEN: Ack | CKEN: Acknowledge Sequence Enable bit (in I ² C Master mode only) | | | | | | | | |
| | Automat | | y hardware. | SDA and S | CL pins, and | transmit ACF | (DT data bi | | | |
| bit 3 | | Receive mode | (in I ² C Master i for I ² C | mode only) | | | | | | |
| bit 2 | SCKMSSP R | elease Contro | | | y) atically cleared | by hardware | | | | |
| | 0 = Stop cond | • | | | | by naratiano. | | | | |
| bit 1 | 1 = Initiate R | | condition on SI | | ster mode only) ins. Automatica | lly cleared by h | nardware. | | | |
| bit 0 | SEN: Start Control SEN: Start Control SEN: Start Control Start Control Start S | ondition Enable d <u>e:</u> tart condition o | ed bit (in I ² C M | | nly) atically cleared | by hardware. | | | | |
| | | | | ave transmit ar | nd slave receive | e (stretch enabl | ed) | | | |
| Note 1. For | hits ACKEN F | RCEN PEN R | SEN SEN If t | he l ² C module | is not in the Idl | e mode this hi | t may not be | | | |

REGISTER 20-4: SSPCON2: SSP CONTROL REGISTER 2⁽¹⁾

Note 1: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the Idle mode, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

| REGISTER R-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|-------------------|--------------------------------|---|-------------------------------|---------------------------|---|-------------------|----------------|
| ACKTIM | PCIE | SCIE | BOEN | SDAHT | SBCDE | AHEN | DHEN |
| bit 7 | 1 012 | COL | BOLIT | 00/111 | OBOBL | 7.01214 | bit (|
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readab | | W = Writable | | • | mented bit, read | | |
| u = Bit is un | 0 | x = Bit is unk | | -n/n = Value | at POR and BO | R/Value at all c | other Resets |
| '1' = Bit is se | et | '0' = Bit is cle | eared | | | | |
| bit 7 | ACKTIM: Ac | knowledge Tin | ne Status bit (I ² | C mode only) | (3) | | |
| | | | | | e, set on 8 [™] fal g edge of SCL c | | CL clock |
| bit 6 | PCIE: Stop (| Condition Interr | upt Enable bit (| I ² C Slave mo | de only) | | |
| | | nterrupt on dete ection interrupt | | | | | |
| bit 5 | SCIE: Start (| Condition Interr | upt Enable bit (| I ² C Slave mo | de only) | | |
| | | nterrupt on dete ection interrupt | | | ditions | | |
| bit 4 | BOEN: Buffe | er Overwrite Er | able bit | | | | |
| | In SPI Slave | | | | | | |
| | | | | | te is shifted in i | | |
| | | PCON1 register | | | STAT register a | fready set, 55 | |
| | <u>In I²C Maste</u> | <u>r mode and SF</u> is ignored. | | | pulled | | |
| | <u>In I²C Slave</u> | mode: | | | | | |
| | of th | BUF is updated the SSPOV bit o BUF is only up | nly if the BF bit | = 0. | received addres | s/data byte, ign | oring the stat |
| bit 3 | | A Hold Time Se | | | | | |
| | 1 = Minimum | n of 300 ns hold n of 100 ns hold | time on SDA | after the falling | | | |
| bit 2 | | | | | C Slave mode o | only) | |
| | | g edge of SCL, R2 register is se | | | e module is outp | outting a high st | ate, the BCLI |
| | | lave bus collisi | | led | | | |
| bit 1 | | ess Hold Enab | - | | | | |
| | | ng the 8th fallin N1 register will | | | hing received a be held low. | iddress byte; C | CKP bit of th |
| | 0 = Address | holding is disa | bled | | | | |
| bit 0 | DHEN: Data | Hold Enable b | it (I ² C Slave m | ode only) | | | |
| | of the S | g the 8th falling SPCON1 regis ding is disabled | ter and SCL is | | data byte; slave | hardware clea | irs the CKP b |
| | or daisy-chained | | | | | | |
| | - | | | | dition detection | - | |

REGISTER 20-5: SSPCON3: SSP CONTROL REGISTER 3

2: This bit has no effect in Slave modes that Start and Stop condition detection is explicitly listed as enabled.

3: The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.

| R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | |
|-----------------------------------|--------------------------|--------------------------------|------------------------------------|---|---------------------------------|---------------------------|--------------|--|
| | | | MSł | <<7:0> | | | | |
| bit 7 | | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable bit W = Writable bit | | bit | U = Unimplemented bit, read as '0' | | | | | |
| u = Bit is unchanged x = Bit is | | x = Bit is unkr | nown | -n/n = Value at POR and BOR/Value at all othe | | | other Resets | |
| '1' = Bit is set | | '0' = Bit is cle | ared | | | | | |
| | | | | | | | | |
| bit 7-1 | MSK<7:1>: | | | | | | | |
| | 1 = The rec | eived address b | it n is compa | red to SSPADD | <n> to detect I²</n> | ² C address ma | tch | |
| | 0 = The rec | eived address b | it n is not use | ed to detect I ² C | address match | | | |
| bit 0 | MSK<0>: M | ask bit for I ² C S | lave mode, 1 | 0-bit Address | | | | |
| | I ² C Slave m | ode, 10-bit addr | ess (SSPM< | 3:0> = 0111 or | 1111): | | | |

REGISTER 20-6: SSPMSK: SSP MASK REGISTER

| it 0 | MSK<0>: Mask bit for I ² C Slave mode, 10-bit Address |
|------|--|
| | I ² C Slave mode, 10-bit address (SSPM<3:0> = 0111 or 1111): |
| | 1 = The received address bit 0 is compared to SSPADD<0> to detect I ² C address match |
| | 0 = The received address bit 0 is not used to detect I ² C address match |

REGISTER 20-7: SSPADD: MSSP ADDRESS AND BAUD RATE REGISTER (I²C MODE)

| | | | | | | | -/ | | | |
|---------|----------|---------|---------|---------|---------|---------|---------|--|--|--|
| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | | | |
| | ADD<7:0> | | | | | | | | | |
| bit 7 | | | | | | | bit 0 | | | |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

Master mode:

| bit 7-0 | ADD<7:0>: Baud Rate Clock Divider bits |
|---------|---|
| | SCL pin clock period = ((ADD<7:0> + 1) *4)/Fosc |

I²C Slave mode, 7-bit address:

The bit is ignored.

<u>10-Bit Slave mode — Most Significant Address Byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address Byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I²C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

<u>10-Bit Slave mode — Least Significant Address Byte:</u>

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

7-Bit Slave mode:

| bit 7-1 | ADD<7:1>: 7-bit address | |
|---------|-------------------------|--|
| | •• • • • • • • • • • | |

bit 0 Not used: Unused in this mode. Bit state is a "don't care".

21.0 CAPTURE/COMPARE/PWM MODULES

The Capture/Compare/PWM module is a peripheral which allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

This family of devices contains two standard Capture/ Compare/PWM modules (CCP1 and CCP2).

The Capture and Compare functions are identical for all CCP modules.

- Note 1: In devices with more than one CCP module, it is very important to pay close attention to the register names used. A number placed after the module acronym is used to distinguish between separate modules. For example, the CCP1CON and CCP2CON control the same operational aspects of two completely different CCP modules.
 - 2: Throughout this section, generic references to a CCP module in any of its operating modes may be interpreted as being equally applicable to CCPx module. Register names, module signals, I/O pins, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required.

21.1 Capture Mode

The Capture mode function described in this section is available and identical for all CCP modules.

Capture mode makes use of the 16-bit Timer1 resource. When an event occurs on the CCPx pin, the 16-bit CCPRxH:CCPRxL register pair captures and stores the 16-bit value of the TMR1H:TMR1L register pair, respectively. An event is defined as one of the following and is configured by the CCPxM<3:0> bits of the CCPxCON register:

- · Every falling edge
- · Every rising edge
- · Every 4th rising edge
- Every 16th rising edge

When a capture is made, the Interrupt Request Flag bit CCPxIF of the PIRx register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRxH, CCPRxL register pair is read, the old captured value is overwritten by the new captured value.

Figure 21-1 shows a simplified diagram of the Capture operation.

21.1.1 CCP PIN CONFIGURATION

In Capture mode, the CCPx pin should be configured as an input by setting the associated TRIS control bit.

Also, the CCP2 pin function can be moved to alternative pins using the APFCON register. Refer to Section Register 12-1: "APFCON: Alternate Pin Function Control Register" for more details.





FIGURE 21-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



21.1.2 TIMER1 MODE RESOURCE

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

See Section 18.0 "Timer1 Module with Gate Control" for more information on configuring Timer1.

21.1.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit of the PIEx register clear to avoid false interrupts. Additionally, the user should clear the CCPxIF interrupt flag bit of the PIRx register following any change in Operating mode.

21.1.4 CCP PRESCALER

There are four prescaler settings specified by the CCPxM<3:0> bits of the CCPxCON register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCPxCON register before changing the prescaler. Equation 21-1 demonstrates the code to perform this function.

EXAMPLE 21-1: CHANGING BETWEEN CAPTURE PRESCALERS

| int |
|-----|
| |
| |
| |
| |
| NC |
| nis |
| |
| |

21.1.5 CAPTURE DURING SLEEP

Capture mode depends upon the Timer1 module for proper operation. There are two options for driving the Timer1 module in Capture mode. It can be driven by the instruction clock (FOSC/4), or by an external clock source.

When Timer1 is clocked by Fosc/4, Timer1 will not increment during Sleep. When the device wakes from Sleep, Timer1 will continue from its previous state.

Capture mode will operate during Sleep when Timer1 is clocked by an external clock source.

21.1.6 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 12.1 "Alternate Pin Function" for more information.

21.2 Compare Mode

The Compare mode function described in this section is available and identical for al CCP modules.

Compare mode makes use of the 16-bit Timer1 resource. The 16-bit value of the CCPRxH:CCPRxL register pair is constantly compared against the 16-bit value of the TMR1H:TMR1L register pair. When a match occurs, one of the following events can occur:


- Toggle the CCPx output
- Set the CCPx output
- · Clear the CCPx output
- Generate a Special Event Trigger
- Generate a Software Interrupt

The action on the pin is based on the value of the CCPxM<3:0> control bits of the CCPxCON register. At the same time, the interrupt flag CCPxIF bit is set.

All Compare modes can generate an interrupt.

Figure 21-2 shows a simplified diagram of the Compare operation.

FIGURE 21-2: COMPARE MODE OPERATION BLOCK DIAGRAM



21.2.1 CCPX PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the associated TRIS bit.

The CCP2 pin function can be moved to alternate pins using the APFCON register (Register 12-1). Refer to **Section 12.1 "Alternate Pin Function**" for more details.

| Note: | Clearing the CCPxCON register will force |
|-------|---|
| | the CCPx compare output latch to the |
| | default low level. This is not the PORT I/O |
| | data latch. |

21.2.2 TIMER1 MODE RESOURCE

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

See Section 18.0 "Timer1 Module with Gate Control" for more information on configuring Timer1.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Compare mode. In order for Compare mode to recognize the trigger event on the CCPx pin, TImer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

21.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the CCPx module does not assert control of the CCPx pin (see the CCPxCON register).

21.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is chosen (CCPxM<3:0> = 1011), the CCPx module does the following:

- Resets Timer1
- Starts an ADC conversion if ADC is enabled

The CCPx module does not assert control of the CCPx pin in this mode.

The Special Event Trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and the CCPRxH, CCPRxL register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the Timer1 clock. The Special Event Trigger output starts an A/D conversion (if the A/D module is enabled). This allows the CCPRxH, CCPRxL register pair to effectively provide a 16-bit programmable period register for Timer1.

Refer to **Section 16.2.5** "**Special Event Trigger**" for more information.

- Note 1: The Special Event Trigger from the CCPx module does not set interrupt flag bit TMR1IF of the PIR1 register.
 - 2: Removing the match condition by changing the contents of the CCPRxH and CCPRxL register pair, between the clock edge that generates the Special Event Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

21.2.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

21.2.6 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see **Section 12.1 "Alternate Pin Function**" for more information.

21.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 21-3 shows a typical waveform of the PWM signal.

21.3.1 STANDARD PWM OPERATION

The standard PWM function described in this section is available and identical for all CCP modules.


The standard PWM mode generates a Pulse-Width Modulation (PWM) signal on the CCPx pin with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- PR2 registers
- T2CON registers
- · CCPRxL registers
- · CCPxCON registers


Figure 21-4 shows a simplified block diagram of PWM operation.

- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.
 - 2: Clearing the CCPxCON register will relinguish control of the CCPx pin.









21.3.2 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for standard PWM operation:

- 1. Disable the CCPx pin output driver by setting the associated TRIS bit.
- 2. Load the PR2 register with the PWM period value.
- Configure the CCP module for the PWM mode by loading the CCPxCON register with the appropriate values.
- Load the CCPRxL register and the DCxBx bits of the CCPxCON register, with the PWM duty cycle value.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the PIRx register. See Note below.
 - Configure the T2CKPS bits of the T2CON register with the Timer prescale value.
 - Enable the Timer by setting the TMR2ON bit of the T2CON register.
- 6. Enable PWM output pin:
 - Wait until the Timer overflows and the TMR2IF bit of the PIR1 register is set. See Note below.
 - Enable the CCPx pin output driver by clearing the associated TRIS bit.
 - **Note:** In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

21.3.3 TIMER2 TIMER RESOURCE

The PWM standard mode makes use of the 8-bit Timer2 timer resources to specify the PWM period.

21.3.4 PWM PERIOD

The PWM period is specified by the PR2 register of Timer2. The PWM period can be calculated using the formula of Equation 21-1.

EQUATION 21-1: PWM PERIOD

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet Tosc \bullet$ (TMR2 Prescale Value)

Note 1: Tosc = 1/Fosc

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCPx pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is latched from CCPRxL into CCPRxH.

Note: The Timer postscaler (see Section 19.1 "Timer2 Operation") is not used in the determination of the PWM frequency.

21.3.5 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPRxL register and DCxB<1:0> bits of the CCPxCON register. The CCPRxL contains the eight MSbs and the DCxB<1:0> bits of the CCPxCON register contain the two LSbs. CCPRxL and DCxB<1:0> bits of the CCPxCON register can be written to at any time. The duty cycle value is not latched into CCPRxH until after the period completes (i.e., a match between PR2 and TMR2 registers occurs). While using the PWM, the CCPRxH register is read-only.

Equation 21-2 is used to calculate the PWM pulse width.

Equation 21-3 is used to calculate the PWM duty cycle ratio.

EQUATION 21-2: PULSE WIDTH

$$Pulse Width = (CCPRxL:CCPxCON < 5:4>) \bullet$$

TOSC • (TMR2 Prescale Value)

EQUATION 21-3: DUTY CYCLE RATIO

 $Duty Cycle Ratio = \frac{(CCPRxL:CCPxCON < 5:4>)}{4(PR2 + 1)}$

The CCPRxH register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMR2 register is concatenated with either the 2-bit internal system clock (FOSC), or two bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

When the 10-bit time base matches the CCPRxH and 2-bit latch, then the CCPx pin is cleared (see Figure 21-4).

21.3.6 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is 10 bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 21-4.

EQUATION 21-4: PWM RESOLUTION

Resolution =
$$\frac{\log[4(PR2 + 1)]}{\log(2)}$$
 bits

Note: If the pulse-width value is greater than the period, the assigned PWM pin(s) will remain unchanged.

TABLE 21-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

| PWM Frequency | 1.22 kHz | 4.88 kHz | 19.53 kHz | 78.12 kHz | 156.3 kHz | 208.3 kHz |
|---------------------------|----------|----------|-----------|-----------|-----------|-----------|
| Timer Prescale (1, 4, 16) | 16 | 4 | 1 | 1 | 1 | 1 |
| PR2 Value | 0xFF | 0xFF | 0xFF | 0x3F | 0x1F | 0x17 |
| Maximum Resolution (bits) | 10 | 10 | 10 | 8 | 7 | 6.6 |

TABLE 21-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

| PWM Frequency | 1.22 kHz | 4.90 kHz | 19.61 kHz | 76.92 kHz | 153.85 kHz | 200.0 kHz |
|---------------------------|----------|----------|-----------|-----------|------------|-----------|
| Timer Prescale (1, 4, 16) | 16 | 4 | 1 | 1 | 1 | 1 |
| PR2 Value | 0x65 | 0x65 | 0x65 | 0x19 | 0x0C | 0x09 |
| Maximum Resolution (bits) | 8 | 8 | 8 | 6 | 5 | 5 |

21.3.7 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the CCPx pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

21.3.8 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for additional details.

21.3.9 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

21.3.10 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 12.1 "Alternate Pin Function" for more information.

| CCP1CON——DC1B<1:0>CCP1W<3:0>23INTCONGIEPEIETMR0IEINTEIOCIETMR0IFINTFIOCIF66PIE1TMR1GIEADIERCIETXIESSPIECCP1IETMR2IETMR1IE70PIE2OSFIE———BCLIE——CCP2IE77PIR1TMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IF72PIR2OSFIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IF72PR2Timer2 Periot Register———BCLIF——CCP2IF73TMR2Timer2 ModulerT20UTPS<3:0>TMR2ONT2CKPS<1:0>17TMR2Egister—————17 | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|---|---------|--------------|--------------|---------------------------------|--------|--------|--------|--------|---------|---------------------|
| INTCONGIEPEIETMR0IEINTEIOCIETMR0IFINTFIOCIF66PIE1TMR1GIEADIERCIETXIESSPIECCP1IETMR2IETMR1IE70PIE2OSFIE————BCLIE——CCP2IE77PIR1TMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IF72PIR2OSFIF————BCLIF——CCP2IF73PR2Timer2 Periot RegisterT20UTPS<3:0>TMR2ONT2CKPS<1:0>17TMR2Timer2 Module Register—————17 | APFCON | _ | _ | _ | _ | _ | _ | SSSEL | CCP2SEL | 101 |
| PIE1TMR1GIEADIERCIETXIESSPIECCP1IETMR2IETMR1IE70PIE2OSFIE————BCLIE——CCP2IE74PIR1TMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IF72PIR2OSFIF————BCLIF——CCP2IF73PR2Timer2 Periot RegisterT20UTPS<3:0>TMR2ONT2CKPS<1:0>17TMR2Timer2 Module Register—————17 | CCP1CON | — | — | DC1B | <1:0> | | CCP1N | V<3:0> | • | 236 |
| PIE2 OSFIE — — — BCLIE — — CCP2IE 7 PIR1 TMR1GIF ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 72 PIR2 OSFIF — — — BCLIF TMR2IF TMR1IF 72 PR2 Timer2 Period Register — — BCLIF — — CCP2IF 73 T2CON — T20UTPS<3:0> TMR20N T2CKPS<1:0> 17 TMR2 Timer2 Module Register Imer2 Module Register | INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 69 |
| PIR1 TMR1GIF ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 72 PIR2 OSFIF — — — BCLIF — — CCP2IF 73 PR2 Timer2 Period Register T20UTPS<3:0> TMR2ON T2CKPS<1:0> 17 TMR2 Timer2 Module Register T T00 T2CKPS<1:0> 17 | PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 70 |
| PIR2 OSFIF — — — BCLIF — — CCP2IF 7 PR2 Timer2 Period Register T T 17 17 T2CON — T20UTPS<3:0> TMR2ON T2CKPS<1:0> 17 TMR2 Timer2 Module Register T 17 17 | PIE2 | OSFIE | — | — | — | BCLIE | — | — | CCP2IE | 71 |
| PR2 Timer2 Period Register 17 T2CON — T2OUTPS<3:0> TMR2ON T2CKPS<1:0> 17 TMR2 Timer2 Module Register 17 17 17 | PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 72 |
| T2CON — T2OUTPS<3:0> TMR2ON T2CKPS<1:0> 17 TMR2 Timer2 Module Register 17 | PIR2 | OSFIF | — | — | — | BCLIF | — | — | CCP2IF | 73 |
| TMR2 Timer2 Module Register 17 | PR2 | Timer2 Perio | od Register | | | | | | | 171* |
| | T2CON | — | | T2OUTPS<3:0> TMR2ON T2CKPS<1:0> | | | | | | 173 |
| TRISA TRISA7 TRISA6 TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 10 | TMR2 | Timer2 Mod | ule Register | | | | • | | | 171 |
| | TRISA | TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 103 |

TABLE 21-1: SUMMARY OF REGISTERS ASSOCIATED WITH STANDARD PWM

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the PWM.
* Page provides register information.

21.4 CCP Control Registers

REGISTER 21-3: CCPxCON: CCPx CONTROL REGISTER

| REGISTER | 21-3: CCP | xCON: CCPx | | REGISTER | | | | | | | | |
|----------------|---------------------------------|---|----------------|--|-----------------|----------------|--------------|--|--|--|--|--|
| U-0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | | | | | |
| — | — | — DCxB<1:0> | | | CCPx | M<3:0> | | | | | | |
| bit 7 | | | | | | | bit | | | | | |
| | | | | | | | | | | | | |
| Legend: | | | | | | | | | | | | |
| R = Readab | ole bit | W = Writable | bit | U = Unimplei | mented bit, rea | d as '0' | | | | | | |
| u = Bit is un | changed | x = Bit is unkr | nown | -n/n = Value at POR and BOR/Value at all other | | | | | | | | |
| '1' = Bit is s | et | '0' = Bit is cle | ared | | | | | | | | | |
| bit 7-6 | Unimpleme | ented: Read as ' | 0' | | | | | | | | | |
| bit 5-4 | - | . PWM Duty Cy | | ificant bits | | | | | | | | |
| | <u>Capture mo</u> Unused | ode: | · | | | | | | | | | |
| | <u>Compare m</u> Unused | Compare mode: Unused | | | | | | | | | | |
| | <u>PWM mode</u> These bits a | <u>::</u> are the two LSbs | of the PWM of | duty cycle. The | eight MSbs are | e found in CCP | RxL. | | | | | |
| bit 3-0 | CCPxM<3: | CCPxM<3:0>: CCPx Mode Select bits | | | | | | | | | | |
| | | 0000 = Capture/Compare/PWM off (resets CCPx module) | | | | | | | | | | |
| | | 0001 = Reserved | | | | | | | | | | |
| | 0010 = Cor 0011 = Res | mpare mode: tog served | gle output on | match | | | | | | | | |
| | 0100 = Ca | oture mode: ever | y falling edge | | | | | | | | | |
| | | 0101 = Capture mode: every rising edge | | | | | | | | | | |
| | | 0110 = Capture mode: every 4th rising edge | | | | | | | | | | |
| | 0111 = Ca | 0111 = Capture mode: every 16th rising edge | | | | | | | | | | |
| | | 1000 = Compare mode: set output on compare match (set CCPxIF) | | | | | | | | | | |
| | | mpare mode: cle | | | | | | | | | | |
| | 1011 = Co | mpare mode: gei mpare mode: Spe mabled) | | | | VD conversion | if A/D modul | | | | | |
| | 11xx = PV | VM mode | | | | | | | | | | |
| | | | | | | | | | | | | |

22.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:


- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous master
- · Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- 13-bit Break character transmit


Block diagrams of the EUSART transmitter and receiver are shown in Figure 22-1 and Figure 22-2.

FIGURE 22-1: EUSART TRANSMIT BLOCK DIAGRAM



PIC16(L)F1512/3

FIGURE 22-2: EUSART RECEIVE BLOCK DIAGRAM



The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These registers are detailed in Register 22-1, Register 22-2 and Register 22-3, respectively.

When the receiver or transmitter section is not enabled then the corresponding RX or TX pin may be used for general purpose input and output.

22.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH mark state which represents a '1' data bit, and a VOL space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is eight bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 22-4 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

22.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 22-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

22.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the TX/CK I/O pin as an output. If the TX/CK pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

Note 1: The TXIF Transmitter Interrupt flag is set when the TXEN enable bit is set.

22.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one TCY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

22.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the SCKP bit of the BAUDCON register. The default state of this bit is '0' which selects high true transmit idle and data bits. Setting the SCKP bit to '1' will invert the transmit data resulting in low true idle and data bits. The SCKP bit controls transmit data polarity in Asynchronous mode only. In Synchronous mode, the SCKP bit has a different function. See Section 22.5.1.2 "Clock Polarity".

22.1.1.4 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.

22.1.1.5 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

| Note: | The TSR register is not mapped in data |
|-------|---|
| | memory, so it is not available to the user. |

22.1.1.6 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 22.1.2.7** "Address **Detection**" for more information on the address mode.

- 22.1.1.7 Asynchronous Transmission Set-up:
- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 22.4 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- 4. Set SCKP bit if inverted transmit is desired.
- 5. Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 8. Load 8-bit data into the TXREG register. This will start the transmission.




FIGURE 22-3: ASYNCHRONOUS TRANSMISSION






TABLE 22-1: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|---------|----------|-------------------------------|--------|--------|--------|--------|--------|--------|---------------------|
| BAUDCON | ABDOVF | RCIDL | — | SCKP | BRG16 | — | WUE | ABDEN | 249 |
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 69 |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 70 |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 72 |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 248 |
| SPBRGL | | | | BRG | <7:0> | | | | 250* |
| SPBRGH | | | | BRG< | :15:8> | | | | 250* |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 110 |
| TXREG | EUSART T | EUSART Transmit Data Register | | | | | | | |
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 247 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used for asynchronous transmission.

* Page provides register information.

22.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 22-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all eight or nine bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREG register.

22.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTA register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART. The programmer must set the corresponding TRIS bit to configure the RX/DT I/O pin as an input.

Note 1: If the RX/DT function is on an analog pin, the corresponding ANSEL bit must be cleared for the receiver to function.

22.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 22.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREG register.

| Note: | If the receive FIFO is overrun, no additional characters will be received until the overrun condition is cleared. See Section 22.1.2.5 | | | | | | | | | |
|-------|--|--|--|--|--|--|--|--|--|--|
| | condition is cleared. See Section 22.1.2.5 "Receive Overrun Error" for more information on overrun errors. | | | | | | | | | |

22.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- RCIE, Interrupt Enable bit of the PIE1 register
- PEIE, Peripheral Interrupt Enable bit of the INTCON register
- GIE, Global Interrupt Enable bit of the INTCON register

The RCIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

22.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

| Note: | If all receive characters in the receive | | | | | | | | | |
|-------|---|--|--|--|--|--|--|--|--|--|
| | FIFO have framing errors, repeated reads | | | | | | | | | |
| | of the RCREG will not clear the FERR bit. | | | | | | | | | |

22.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

22.1.2.6 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

22.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

- 22.1.2.8 Asynchronous Reception Set-up:
- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 22.4 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set the RX9 bit.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 8. Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 9. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register.
- 10. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

22.1.2.9 9-bit Address Detection Mode Set-up

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 22.4 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. Enable 9-bit reception by setting the RX9 bit.
- 6. Enable address detection by setting the ADDEN bit.
- 7. Enable reception by setting the CREN bit.
- The RCIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 9. Read the RCSTA register to get the error flags. The ninth data bit will always be set.
- 10. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register. Software determines if this is the device's address.
- 11. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 12. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.




FIGURE 22-5: ASYNCHRONOUS RECEPTION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page | |
|---------|---------|-----------|--------|------------|-------------|--------|--------|--------|---------------------|--|
| BAUDCON | ABDOVF | RCIDL | — | SCKP | BRG16 | — | WUE | ABDEN | 249 | |
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 69 | |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 70 | |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 72 | |
| RCREG | | | EUS | ART Receiv | /e Data Reg | gister | | | 242* | |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 248 | |
| SPBRGL | | | | BRG | <7:0> | | | | 250* | |
| SPBRGH | | BRG<15:8> | | | | | | | | |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 110 | |
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 247 | |

TABLE 22-2: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for asynchronous reception.

* Page provides register information.

22.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (INTOSC). However, the INTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate.

The Auto-Baud Detect feature (see **22.4.1** "Auto-Baud Detect") can be used to compensate for changes in the INTOSC frequency.

There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

| R/W-/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R-1/1 | R/W-0/0 |
|------------------|---|--|------------------|------------------|--------------------|-------------------|---------|
| CSRC | TX9 | TXEN ⁽¹⁾ | SYNC | SENDB | BRGH | TRMT | TX9D |
| oit 7 | | | • | | | | bit |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable b | it | U = Unimpleme | ented bit, read as | 0' | |
| u = Bit is unch | anged | x = Bit is unkno | own | -n/n = Value at | POR and BOR/Va | alue at all other | Resets |
| '1' = Bit is set | | '0' = Bit is clear | red | | | | |
| bit 7 | <u>Asynchronous</u> Don't care <u>Synchronous r</u> 1 = Master n | | rated internally | from BRG) | | | |
| bit 6 | 1 = Selects 9 | nsmit Enable bit 9-bit transmission 8-bit transmission | | | | | |
| bit 5 | TXEN: Transm 1 = Transmit 0 = Transmit | enabled | | | | | |
| bit 4 | SYNC: EUSAF 1 = Synchron 0 = Asynchro | | bit | | | | |
| bit 3 | Asynchronous 1 = Send Syr | nc Break on next ak transmission o | transmission (c | leared by hardwa | are upon completic | on) | |
| bit 2 | | ed ed node: | bit | | | | |
| bit 1 | | nit Shift Register | Status bit | | | | |
| bit 0 | TX9D: Ninth b Can be addres | it of Transmit Dat | | | | | |

EUSART Control Registers 22.3

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R-0/0 | R-0/0 | R-x/x | | | | | | |
|------------------|--|--|-----------------|----------------|-------------------|----------------|-------------|--|--|--|--|--|--|
| SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | | | | | | |
| bit 7 | | | | | | | bit | | | | | | |
| Legend: | | | | | | | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimple | mented bit, read | l as '0' | | | | | | | |
| u = Bit is uncl | | x = Bit is unk | | • | at POR and BO | | ther Resets | | | | | | |
| '1' = Bit is set | 0 | '0' = Bit is cle | | | | | | | | | | | |
| bit 7 | SPEN Seria | al Port Enable h | it | | | | | | | | | | |
| | | SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) | | | | | | | | | | | |
| | | ort disabled (he | | | | | | | | | | | |
| bit 6 | RX9: 9-bit F | Receive Enable | bit | | | | | | | | | | |
| | | 9-bit reception 8-bit reception | | | | | | | | | | | |
| bit 5 | SREN: Sing | le Receive Ena | ble bit | | | | | | | | | | |
| | <u>Asynchrono</u> | Asynchronous mode: | | | | | | | | | | | |
| | Don't care | | | | | | | | | | | | |
| | <u>Synchronous mode – Master:</u> 1 = Enables single receive | | | | | | | | | | | | |
| | 0 = Disables single receive | | | | | | | | | | | | |
| | This bit is cleared after reception is complete. | | | | | | | | | | | | |
| | Synchronous mode – Slave | | | | | | | | | | | | |
| | Don't care | | | | | | | | | | | | |
| bit 4 | | CREN: Continuous Receive Enable bit | | | | | | | | | | | |
| | - | Asynchronous mode: | | | | | | | | | | | |
| | | 1 = Enables receiver | | | | | | | | | | | |
| | 0 = Disables receiver <u>Synchronous mode</u> : | | | | | | | | | | | | |
| | 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) | | | | | | | | | | | | |
| | 0 = Disables continuous receive | | | | | | | | | | | | |
| bit 3 | ADDEN: Ad | dress Detect E | nable bit | | | | | | | | | | |
| | Asynchrono | Asynchronous mode 9-bit (RX9 = 1): | | | | | | | | | | | |
| | 1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit | | | | | | | | | | | | |
| | | s address deteo us mode 8-bit (l | · • | are received a | and ninth dit can | be used as par | ity dit | | | | | | |
| | Don't care | | 00 - 0 | | | | | | | | | | |
| bit 2 | | ning Error bit | | | | | | | | | | | |
| | | FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receive next valid byte) | | | | | | | | | | | |
| | 0 = No fram | | . , | 5 | 0 | | <i>,</i> | | | | | | |
| bit 1 | OERR: Ove | rrun Error bit | | | | | | | | | | | |
| | 1 = Overrur 0 = No over | n error (can be o rrun error | cleared by clea | aring bit CREN | 1) | | | | | | | | |
| bit 0 | RX9D: Ninth | | d Data | | | | | | | | | | |
| | | | | | | | | | | | | | |

-_ -.... - - -

| R-0/0 | R-1/1 | U-0 | R/W-0/0 | R/W-0/0 | U-0 | R/W-0/0 | R/W-0/0 | | | | |
|------------------|--|---|-----------------|------------------|------------------|------------------|---------------|--|--|--|--|
| ABDOVF | RCIDL | | SCKP | BRG16 | _ | WUE | ABDEN | | | | |
| bit 7 | | | | | | | bit 0 | | | | |
| | | | | | | | | | | | |
| Legend: | | | | | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimpler | mented bit, reac | l as '0' | | | | | |
| u = Bit is unch | anged | x = Bit is unk | nown | -n/n = Value a | at POR and BO | R/Value at all c | other Resets | | | | |
| '1' = Bit is set | | '0' = Bit is cle | ared | | | | | | | | |
| | | | | | | | | | | | |
| bit 7 | | to-Baud Detec | t Overflow bit | | | | | | | | |
| | $\frac{\text{Asynchronous}}{1 = \text{Auto-baue}}$ | <u>s moae</u> : d timer overflo [,] | wed | | | | | | | | |
| | | d timer did not | | | | | | | | | |
| | <u>Synchronous</u> | <u>mode</u> : | | | | | | | | | |
| | Don't care | | | | | | | | | | |
| bit 6 | | ive Idle Flag b | it | | | | | | | | |
| | Asynchronous | | | | | | | | | | |
| | 1 = Receiver | | ed and the re | ceiver is receiv | ina | | | | | | |
| | Synchronous | | | | ing | | | | | | |
| | Don't care | | | | | | | | | | |
| bit 5 | Unimplemen | ted: Read as ' | 0' | | | | | | | | |
| bit 4 | SCKP: Synchronous Clock Polarity Select bit | | | | | | | | | | |
| | Asynchronous mode: | | | | | | | | | | |
| | 1 = Transmit inverted data to the TX/CK pin 0 = Transmit non-inverted data to the TX/CK pin | | | | | | | | | | |
| | Synchronous | | | | | | | | | | |
| | | ocked on rising ocked on fallin | | | | | | | | | |
| bit 3 | BRG16: 16-bi | it Baud Rate G | Generator bit | | | | | | | | |
| | | ud Rate Gener d Rate Genera | | | | | | | | | |
| bit 2 | Unimplemen | ted: Read as ' | 0' | | | | | | | | |
| bit 1 | WUE: Wake-u | up Enable bit | | | | | | | | | |
| | Asynchronous mode: | | | | | | | | | | |
| | will autom | atically clear a | fter RCIF is se | | will be received | , byte RCIF wil | l be set. WUE | | | | |
| | | is operating no | ormally | | | | | | | | |
| | <u>Synchronous</u> Don't care | <u>mode</u> . | | | | | | | | | |
| bit 0 | | -Baud Detect | Enable bit | | | | | | | | |
| DILU | ABDEN: Auto | | | | | | | | | | |
| | - | | e is enabled (r | lears when au | to-baud is comp | olete) | | | | | |
| | | id Detect mod | | | | | | | | | |
| | Synchronous | mode: | | | | | | | | | |
| | Don't care | | | | | | | | | | |

REGISTER 22-3: BAUDCON: BAUD RATE CONTROL REGISTER

22.4 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDCON register selects 16-bit mode.

The SPBRGH, SPBRGL register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXSTA register and the BRG16 bit of the BAUDCON register. In Synchronous mode, the BRGH bit is ignored.

Table contains the formulas for determining the baud rate. Example 22-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various Asynchronous modes have been computed for your convenience and are shown in Table. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGH, SPBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is Idle before changing the system clock.

EXAMPLE 22-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG: Fosc Desired Baud Rate = $\frac{1}{64([SPBRGH:SPBRGL] + 1)}$ Solving for SPBRGH:SPBRGL: Fosc $X = \frac{Desired Baud Rate}{-1}$ 64 16000000 $\frac{9600}{64} - 1$ = [25.042] = 25 Calculated Baud Rate = $\frac{16000000}{64(25+1)}$ = 9615Error = Calc. Baud Rate – Desired Baud Rate Desired Baud Rate $= \frac{(9615 - 9600)}{9600} = 0.16\%$

| C | Configuration Bi | ts | | Baud Rate Formula | | | | |
|------|------------------|------|---------------------|-------------------|--|--|--|--|
| SYNC | BRG16 | BRGH | BRG/EUSART Mode | Baud Rate Formula | | | | |
| 0 | 0 | 0 | 8-bit/Asynchronous | Fosc/[64 (n+1)] | | | | |
| 0 | 0 | 1 | 8-bit/Asynchronous | | | | | |
| 0 | 1 | 0 | 16-bit/Asynchronous | Fosc/[16 (n+1)] | | | | |
| 0 | 1 | 1 | 16-bit/Asynchronous | | | | | |
| 1 | 0 | x | 8-bit/Synchronous | Fosc/[4 (n+1)] | | | | |
| 1 | 1 1 | | 16-bit/Synchronous | | | | | |

TABLE 22-4: BAUD RATE FORMULAS

Legend: x = Don't care, n = value of SPBRGH, SPBRGL register pair.

TABLE 22-3: SUMMARY OF REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page | | |
|---------|-----------|-------|-------|-------|-------|-------|-------|-------|---------------------|--|--|
| BAUDCON | ABDOVF | RCIDL | — | SCKP | BRG16 | — | WUE | ABDEN | 249 | | |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 248 | | |
| SPBRGL | BRG<7:0> | | | | | | | | | | |
| SPBRGH | BRG<15:8> | | | | | | | | | | |
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 247 | | |

Legend: — = unimplemented, read as '0'. Shaded cells are not used for the Baud Rate Generator.

* Page provides register information.

| | SYNC = 0, BRGH = 0, BRG16 = 0 | | | | | | | | | | | | |
|--------|-------------------------------|------------|-----------------------------|----------------|-------------------|-----------------------------|----------------|------------|-----------------------------|----------------|--------------------|-----------------------------|--|
| BAUD | Fosc = 20.000 MHz | | | Fosc | Fosc = 18.432 MHz | | | : = 16.00 | 0 MHz | Fosc | Fosc = 11.0592 MHz | | |
| RATE | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | |
| 300 | _ | _ | _ | | | _ | | _ | _ | | _ | _ | |
| 1200 | 1221 | 1.73 | 255 | 1200 | 0.00 | 239 | 1202 | 0.16 | 207 | 1200 | 0.00 | 143 | |
| 2400 | 2404 | 0.16 | 129 | 2400 | 0.00 | 119 | 2404 | 0.16 | 103 | 2400 | 0.00 | 71 | |
| 9600 | 9470 | -1.36 | 32 | 9600 | 0.00 | 29 | 9615 | 0.16 | 25 | 9600 | 0.00 | 17 | |
| 10417 | 10417 | 0.00 | 29 | 10286 | -1.26 | 27 | 10417 | 0.00 | 23 | 10165 | -2.42 | 16 | |
| 19.2k | 19.53k | 1.73 | 15 | 19.20k | 0.00 | 14 | 19.23k | 0.16 | 12 | 19.20k | 0.00 | 8 | |
| 57.6k | — | _ | _ | 57.60k | 0.00 | 7 | — | _ | _ | 57.60k | 0.00 | 2 | |
| 115.2k | — | _ | — | _ | _ | — | _ | | — | — | _ | — | |

TABLE 22-4: BAUD RATES FOR ASYNCHRONOUS MODES

| | | SYNC = 0, BRGH = 0, BRG16 = 0 | | | | | | | | | | | |
|--------|------------------|--|-----------------------------|------------------|------------|-----------------------------|-------------------|------------|-----------------------------|------------------|------------|-----------------------------|--|
| BAUD | Fosc = 8.000 MHz | | | Fosc = 4.000 MHz | | | Fosc = 3.6864 MHz | | | Fosc = 1.000 MHz | | | |
| RATE | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | |
| 300 | _ | _ | _ | 300 | 0.16 | 207 | 300 | 0.00 | 191 | 300 | 0.16 | 51 | |
| 1200 | 1202 | 0.16 | 103 | 1202 | 0.16 | 51 | 1200 | 0.00 | 47 | 1202 | 0.16 | 12 | |
| 2400 | 2404 | 0.16 | 51 | 2404 | 0.16 | 25 | 2400 | 0.00 | 23 | _ | _ | _ | |
| 9600 | 9615 | 0.16 | 12 | _ | _ | _ | 9600 | 0.00 | 5 | _ | _ | _ | |
| 10417 | 10417 | 0.00 | 11 | 10417 | 0.00 | 5 | _ | _ | _ | _ | _ | _ | |
| 19.2k | — | _ | _ | — | _ | _ | 19.20k | 0.00 | 2 | _ | _ | _ | |
| 57.6k | — | _ | — | — | _ | — | 57.60k | 0.00 | 0 | _ | — | — | |
| 115.2k | _ | | _ | — | _ | _ | _ | | _ | _ | _ | — | |

| | | SYNC = 0, BRGH = 1, BRG16 = 0 | | | | | | | | | | | |
|--------|-------------------|-------------------------------|-----------------------------|-------------------|------------|-----------------------------|-------------------|------------|-----------------------------|--------------------|------------|-----------------------------|--|
| BAUD | Fosc = 20.000 MHz | | | Fosc = 18.432 MHz | | | Fosc = 16.000 MHz | | | Fosc = 11.0592 MHz | | | |
| RATE | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | |
| 300 | — | _ | _ | | _ | _ | | | _ | _ | — | _ | |
| 1200 | — | — | — | — | — | — | — | — | — | — | — | — | |
| 2400 | — | _ | _ | _ | _ | _ | _ | _ | _ | — | _ | _ | |
| 9600 | 9615 | 0.16 | 129 | 9600 | 0.00 | 119 | 9615 | 0.16 | 103 | 9600 | 0.00 | 71 | |
| 10417 | 10417 | 0.00 | 119 | 10378 | -0.37 | 110 | 10417 | 0.00 | 95 | 10473 | 0.53 | 65 | |
| 19.2k | 19.23k | 0.16 | 64 | 19.20k | 0.00 | 59 | 19.23k | 0.16 | 51 | 19.20k | 0.00 | 35 | |
| 57.6k | 56.82k | -1.36 | 21 | 57.60k | 0.00 | 19 | 58.82k | 2.12 | 16 | 57.60k | 0.00 | 11 | |
| 115.2k | 113.64k | -1.36 | 10 | 115.2k | 0.00 | 9 | 111.1k | -3.55 | 8 | 115.2k | 0.00 | 5 | |

| | | | | | SYNC | C = 0, BRGH | l = 1, BRC | 616 = 0 | | | | | |
|--------|----------------|------------|-----------------------------|------------------|------------|-----------------------------|----------------|----------------|-----------------------------|----------------|------------------|-----------------------------|--|
| BAUD | Fos | c = 8.000 |) MHz | Fosc = 4.000 MHz | | | Fosc | : = 3.686 | 4 MHz | Fos | Fosc = 1.000 MHz | | |
| RATE | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | |
| 300 | _ | _ | _ | | | _ | | | _ | 300 | 0.16 | 207 | |
| 1200 | — | — | — | 1202 | 0.16 | 207 | 1200 | 0.00 | 191 | 1202 | 0.16 | 51 | |
| 2400 | 2404 | 0.16 | 207 | 2404 | 0.16 | 103 | 2400 | 0.00 | 95 | 2404 | 0.16 | 25 | |
| 9600 | 9615 | 0.16 | 51 | 9615 | 0.16 | 25 | 9600 | 0.00 | 23 | _ | _ | _ | |
| 10417 | 10417 | 0.00 | 47 | 10417 | 0.00 | 23 | 10473 | 0.53 | 21 | 10417 | 0.00 | 5 | |
| 19.2k | 19231 | 0.16 | 25 | 19.23k | 0.16 | 12 | 19.2k | 0.00 | 11 | _ | _ | _ | |
| 57.6k | 55556 | -3.55 | 8 | — | _ | _ | 57.60k | 0.00 | 3 | — | _ | _ | |
| 115.2k | — | _ | — | | _ | — | 115.2k | 0.00 | 1 | | _ | _ | |

TABLE 22-4: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

| | | | | | SYNC | C = 0, BRGH | l = 0, BRG | 616 = 1 | | | | |
|--------|----------------|------------|-----------------------------|-------------------|------------|-----------------------------|-------------------|----------------|-----------------------------|--------------------|------------|-----------------------------|
| BAUD | Fosc | = 20.00 | 0 MHz | Fosc = 18.432 MHz | | | Fosc = 16.000 MHz | | | Fosc = 11.0592 MHz | | |
| RATE | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) |
| 300 | 300.0 | -0.01 | 4166 | 300.0 | 0.00 | 3839 | 300.03 | 0.01 | 3332 | 300.0 | 0.00 | 2303 |
| 1200 | 1200 | -0.03 | 1041 | 1200 | 0.00 | 959 | 1200.5 | 0.04 | 832 | 1200 | 0.00 | 575 |
| 2400 | 2399 | -0.03 | 520 | 2400 | 0.00 | 479 | 2398 | -0.08 | 416 | 2400 | 0.00 | 287 |
| 9600 | 9615 | 0.16 | 129 | 9600 | 0.00 | 119 | 9615 | 0.16 | 103 | 9600 | 0.00 | 71 |
| 10417 | 10417 | 0.00 | 119 | 10378 | -0.37 | 110 | 10417 | 0.00 | 95 | 10473 | 0.53 | 65 |
| 19.2k | 19.23k | 0.16 | 64 | 19.20k | 0.00 | 59 | 19.23k | 0.16 | 51 | 19.20k | 0.00 | 35 |
| 57.6k | 56.818 | -1.36 | 21 | 57.60k | 0.00 | 19 | 58.82k | 2.12 | 16 | 57.60k | 0.00 | 11 |
| 115.2k | 113.636 | -1.36 | 10 | 115.2k | 0.00 | 9 | 111.11k | -3.55 | 8 | 115.2k | 0.00 | 5 |

| | | | | | SYNC | C = 0, BRGH | l = 0, BRG | 616 = 1 | | | | |
|--------|----------------|-----------------|-----------------------------|------------------|------------|-----------------------------|-------------------|----------------|-----------------------------|------------------|------------|-----------------------------|
| BAUD | Fos | c = 8.00 |) MHz | Fosc = 4.000 MHz | | | Fosc = 3.6864 MHz | | | Fosc = 1.000 MHz | | |
| RATE | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) |
| 300 | 299.9 | -0.02 | 1666 | 300.1 | 0.04 | 832 | 300.0 | 0.00 | 767 | 300.5 | 0.16 | 207 |
| 1200 | 1199 | -0.08 | 416 | 1202 | 0.16 | 207 | 1200 | 0.00 | 191 | 1202 | 0.16 | 51 |
| 2400 | 2404 | 0.16 | 207 | 2404 | 0.16 | 103 | 2400 | 0.00 | 95 | 2404 | 0.16 | 25 |
| 9600 | 9615 | 0.16 | 51 | 9615 | 0.16 | 25 | 9600 | 0.00 | 23 | _ | _ | |
| 10417 | 10417 | 0.00 | 47 | 10417 | 0.00 | 23 | 10473 | 0.53 | 21 | 10417 | 0.00 | 5 |
| 19.2k | 19.23k | 0.16 | 25 | 19.23k | 0.16 | 12 | 19.20k | 0.00 | 11 | _ | _ | |
| 57.6k | 55556 | -3.55 | 8 | _ | _ | _ | 57.60k | 0.00 | 3 | _ | _ | _ |
| 115.2k | — | _ | _ | _ | _ | _ | 115.2k | 0.00 | 1 | _ | _ | _ |

| | | | | SYNC = 0 | , BRGH | = 1, BRG16 | = 1 or SY | 'NC = 1, | BRG16 = 1 | | | |
|--------------------|----------------|------------|-----------------------------|-------------------|------------|-----------------------------|-------------------|------------|-----------------------------|--------------------|------------|-----------------------------|
| BAUD | Foso | : = 20.00 | 0 MHz | Fosc = 18.432 MHz | | | Fosc = 16.000 MHz | | | Fosc = 11.0592 MHz | | |
| RATE 300 | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) |
| 300 | 300.0 | 0.00 | 16665 | 300.0 | 0.00 | 15359 | 300.0 | 0.00 | 13332 | 300.0 | 0.00 | 9215 |
| 1200 | 1200 | -0.01 | 4166 | 1200 | 0.00 | 3839 | 1200.1 | 0.01 | 3332 | 1200 | 0.00 | 2303 |
| 2400 | 2400 | 0.02 | 2082 | 2400 | 0.00 | 1919 | 2399.5 | -0.02 | 1666 | 2400 | 0.00 | 1151 |
| 9600 | 9597 | -0.03 | 520 | 9600 | 0.00 | 479 | 9592 | -0.08 | 416 | 9600 | 0.00 | 287 |
| 10417 | 10417 | 0.00 | 479 | 10425 | 0.08 | 441 | 10417 | 0.00 | 383 | 10433 | 0.16 | 264 |
| 19.2k | 19.23k | 0.16 | 259 | 19.20k | 0.00 | 239 | 19.23k | 0.16 | 207 | 19.20k | 0.00 | 143 |
| 57.6k | 57.47k | -0.22 | 86 | 57.60k | 0.00 | 79 | 57.97k | 0.64 | 68 | 57.60k | 0.00 | 47 |
| 115.2k | 116.3k | 0.94 | 42 | 115.2k | 0.00 | 39 | 114.29k | -0.79 | 34 | 115.2k | 0.00 | 23 |

TABLE 22-4: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

| | | | | SYNC = 0 | , BRGH | = 1, BRG16 | = 1 or SY | ′NC = 1, | BRG16 = 1 | | | |
|-------------|----------------|------------|-----------------------------|------------------|------------|-----------------------------|----------------|------------|-----------------------------|------------------|------------|-----------------------------|
| BAUD | Fos | c = 8.000 |) MHz | Fosc = 4.000 MHz | | | Fosc | ; = 3.686 | 4 MHz | Fosc = 1.000 MHz | | |
| RATE | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) | Actual Rate | % Error | SPBRG value (decimal) |
| 300 | 300.0 | 0.00 | 6666 | 300.0 | 0.01 | 3332 | 300.0 | 0.00 | 3071 | 300.1 | 0.04 | 832 |
| 1200 | 1200 | -0.02 | 1666 | 1200 | 0.04 | 832 | 1200 | 0.00 | 767 | 1202 | 0.16 | 207 |
| 2400 | 2401 | 0.04 | 832 | 2398 | 0.08 | 416 | 2400 | 0.00 | 383 | 2404 | 0.16 | 103 |
| 9600 | 9615 | 0.16 | 207 | 9615 | 0.16 | 103 | 9600 | 0.00 | 95 | 9615 | 0.16 | 25 |
| 10417 | 10417 | 0 | 191 | 10417 | 0.00 | 95 | 10473 | 0.53 | 87 | 10417 | 0.00 | 23 |
| 19.2k | 19.23k | 0.16 | 103 | 19.23k | 0.16 | 51 | 19.20k | 0.00 | 47 | 19.23k | 0.16 | 12 |
| 57.6k | 57.14k | -0.79 | 34 | 58.82k | 2.12 | 16 | 57.60k | 0.00 | 15 | — | _ | _ |
| 115.2k | 117.6k | 2.12 | 16 | 111.1k | -3.55 | 8 | 115.2k | 0.00 | 7 | _ | _ | _ |

22.4.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDCON register starts the auto-baud calibration sequence (Figure 22-6). While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Table 22-5. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH, SPBRGL register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register the user can verify that the SPBRGL register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 22-5. During ABD, both the SPBRGH and SPBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH and SPBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte <u>following</u> the Break character (see <u>Section 22.4.3</u> "Auto-Wake-up on Break").
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
 - 3: During the auto-baud process, the auto-baud counter starts counting at 1. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRGL register pair.

TABLE 22-5: BRG COUNTER CLOCK RATES

| BRG16 | BRGH | BRG Base Clock | BRG ABD Clock |
|-------|------|-------------------|------------------|
| 0 | 0 | Fosc/64 | Fosc/512 |
| 0 | 1 | Fosc/16 | Fosc/128 |
| 1 | 0 | Fosc/16 | Fosc/128 |
| 1 | 1 | Fosc/4 | Fosc/32 |

Note: During the ABD sequence, SPBRGL and SPBRGH registers are both used as a 16-bit counter, independent of BRG16 setting.

XXXXh 0000h **BRG** Value 001Ch Edge #3 Edge #4 Edae #5 - Edge #1 - Edge #2 bit 6 bit 7 RX pin Start bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 Stop bit Auto Cleared Set by User ABDEN bit RCIDI RCIF bit (Interrupt) Read RCREG . SPBRGL XXh 1Ch XXh 00h SPBRGH Note 1: The ABD sequence requires the EUSART module to be configured in Asynchronous mode.

FIGURE 22-6: AUTOMATIC BAUD RATE CALIBRATION

22.4.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDxCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPxBRGH:SPx-BRGL register pair. The overflow condition will set the RCIF flag. The counter continues to count until the fifth rising edge is detected on the RX pin. The RCIDL bit will remain false ('0') until the fifth rising edge at which time the RCIDL bit will be set. If the RCREG is read after the overflow occurs but before the fifth rising edge then the fifth rising edge will set the RCIF again.

Terminating the auto-baud process early to clear an overflow condition will prevent proper detection of the sync character fifth rising edge. If any falling edges of the sync character have not yet occurred when the ABDEN bit is cleared then those will be falsely detected as start bits. The following steps are recommended to clear the overflow condition:

- 1. Read RCREG to clear RCIF.
- 2. If RCIDL is zero then wait for RCIF and repeat step 1.
- 3. Clear the ABDOVF bit.

22.4.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 22-7), and asynchronously if the device is in Sleep mode (Figure 22-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

22.4.3.1 Special Considerations

Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be 10 or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.


Oscillator Start-up Time


Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

WUE Bit

The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.





22.4.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTA register. The Break character transmission is then initiated by a write to the TXREG. The value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTA register indicates when the transmit operation is active or idle, just as it does during normal transmission. See Figure 22-9 for the timing of the Break character sequence.

22.4.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

Write to TXREG Dummy Write **BRG** Output (Shift Clock) TX (pin) Start bit bit 0 bit 1 Stop bit Break TXIF bit (Transmit Interrupt Flag) TRMT bit (Transmit Shift Empty Flag) SENDB Sampled Here Auto Cleared SENDB (send Break control bit)

22.4.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCSTA register and the Received data as indicated by RCREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- RCIF bit is set
- FERR bit is set
- RCREG = 00h

The second method uses the Auto-Wake-up feature described in **Section 22.4.3** "Auto-Wake-up on **Break**". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCON register before placing the EUSART in Sleep mode.

FIGURE 22-9: SEND BREAK CHARACTER SEQUENCE

22.5 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

22.5.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for Synchronous Master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

22.5.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

22.5.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDCON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

22.5.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.


Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

| Note: | The TSR register is not mapped in data |
|-------|---|
| | memory, so it is not available to the user. |

22.5.1.4 Synchronous Master Transmission Set-up:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 22.4 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXREG register.










TABLE 22-6:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER
TRANSMISSION

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|---------|---|---|---|--|---|--|--|--|
| ABDOVF | RCIDL | — | SCKP | BRG16 | _ | WUE | ABDEN | 249 |
| GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 69 |
| TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 70 |
| TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 72 |
| SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 248 |
| | | | BRG | <7:0> | | | | 250* |
| | | | BRG< | 15:8> | | | | 250* |
| TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 110 |
| | | EUS | SART Transn | nit Data Regi | ster | | | 239* |
| CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 247 |
| | ABDOVF GIE TMR1GIE TMR1GIF SPEN TRISC7 | ABDOVF RCIDL GIE PEIE TMR1GIE ADIE TMR1GIF ADIF SPEN RX9 SPEN RX9 TRISC7 TRISC6 CSRC TX9 | ABDOVFRCIDL—GIEPEIETMR0IETMR1GIEADIERCIETMR1GIFADIFRCIFSPENRX9SRENTRISC7TRISC6TRISC5CSRCTX9TXEN | ABDOVFRCIDL-SCKPGIEPEIETMR0IEINTETMR1GIEADIERCIETXIETMR1GIFADIFRCIFTXIFSPENRX9SRENCRENSPENTXISCSRENSRGATRISC7TRISC6TRISC5TRISC4CSRCTX9TXENSYNC | ABDOVFRCIDL—SCKPBRG16GIEPEIETMR0IEINTEIOCIETMR1GIEADIERCIETXIESSPIETMR1GIFADIFRCIFTXIFSSPIFSPENRX9SRENCRENADDENBRG-T:>BRG-15:8>TRISC7TRISC6TRISC5TRISC4EUSART Transmit Data RegionCSRCTX9TXENSYNC | ABDOVFRCIDL—SCKPBRG16—GIEPEIETMR0IEINTEIOCIETMR0IFTMR1GIEADIERCIETXIESSPIECCP1IETMR1GIFADIFRCIFTXIFSSPIFCCP1IFSPENRX9SRENCRENADDENFERRBRG-T:->BRG-T:->TRISC7TRISC6TRISC5TRISC4TRISC3TRISC2CSRCTX9TXENSYNCSENDBBRGH | ABDOVFRCIDL—SCKPBRG16—WUEGIEPEIETMR0IEINTEIOCIETMR0IFINTFTMR1GIEADIERCIETXIESSPIECCP1IETMR2IETMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFSPENRX9SRENCRENADDENFERROERRBRG<1:: | ABDOVFRCIDL—SCKPBRG16—WUEABDENGIEPEIETMR0IEINTEIOCIETMR0IFINTFIOCIFTMR1GIEADIERCIETXIESSPIECCP1IETMR2IETMR1IETMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IFSPENRX9SRENCRENADDENFERROERRRX9DBRG-T:>-FRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISC0EUSART Transmit Data Registri |

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

* Page provides register information.

22.5.1.5 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are unread characters in the receive FIFO.

| Note: | If the RX/DT function is on an analog pin, |
|-------|--|
| | the corresponding ANSEL bit must be |
| | cleared for the receiver to function. |

22.5.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

Note: If the device is configured as a slave and the TX/CK function is on an analog pin, the corresponding ANSEL bit must be cleared.

22.5.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

22.5.1.8 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift 9-bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

22.5.1.9 Synchronous Master Reception Set-up:

- 1. Initialize the SPBRGH, SPBRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 4. Ensure bits CREN and SREN are clear.
- 5. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set bit RX9.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 8. Interrupt flag bit RCIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCIE was set.
- 9. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

| RX/DT pin TX/CK pin (SCKP = 0) | bit 0 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 | |
|---|---|-----|
| TX/CK pin (SCKP = 1) Write to bit SREN | | |
| SREN bit | L | ·0' |
| RCIF bit (Interrupt) ——— Read RCREG ———— | | |
| Note: Timing dia | gram demonstrates Sync Master mode with bit SREN = 1 and bit BRGH = 0 . | |

FIGURE 22-12: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

TABLE 22-7: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION RECEPTION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|---------|---------|--------|--------|------------|------------|--------|--------|--------|---------------------|
| BAUDCON | ABDOVF | RCIDL | _ | SCKP | BRG16 | | WUE | ABDEN | 249 |
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 69 |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 70 |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 72 |
| RCREG | | | EUS | ART Receiv | e Data Reg | jister | | | 242* |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 248 |
| SPBRGL | | | | BRG | <7:0> | | | | 250* |
| SPBRGH | | | | BRG< | :15:8> | | | | 250* |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 110 |
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 247 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

* Page provides register information.

22.5.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

22.5.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see Section 22.5.1.3 "Synchronous Master Transmission"), except in the case of the Sleep mode. If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in the TXREG register.
- 3. The TXIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.
- 22.5.2.2 Synchronous Slave Transmission Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for the CK pin (if applicable).
- 3. Clear the CREN and SREN bits.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant eight bits to the TXREG register.

TABLE 22-8:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE
TRANSMISSION

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|---------|---------|--------|--------|------------|--------------|--------|--------|--------|---------------------|
| BAUDCON | ABDOVF | RCIDL | — | SCKP | BRG16 | — | WUE | ABDEN | 249 |
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 69 |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 70 |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 72 |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 248 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 110 |
| TXREG | | | EUSA | ART Transn | nit Data Reg | gister | | | 239* |
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 247 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

Page provides register information.

22.5.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 22.5.1.5 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is
 never Idle
- SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 22.5.2.4 Synchronous Slave Reception Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for both the CK and DT pins (if applicable).
- 3. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Set the CREN bit to enable reception.
- The RCIF bit will be set when reception is complete. An interrupt will be generated if the RCIE bit was set.
- 7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
- 8. Retrieve the eight Least Significant bits from the receive FIFO by reading the RCREG register.
- 9. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|---------|---------|--------|--------|------------|-------------|--------|--------|--------|---------------------|
| BAUDCON | ABDOVF | RCIDL | — | SCKP | BRG16 | — | WUE | ABDEN | 249 |
| INTCON | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 69 |
| PIE1 | TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 70 |
| PIR1 | TMR1GIF | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 72 |
| RCREG | | | EUS | ART Receiv | ve Data Reg | gister | | | 242* |
| RCSTA | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 248 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 110 |
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 247 |

TABLE 22-9: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

* Page provides register information.

22.6 EUSART Operation During Sleep

The EUSART will remain active during Sleep only in the Synchronous Slave mode. All other modes require the system clock and therefore cannot generate the necessary signals to run the Transmit or Receive Shift registers during Sleep.

Synchronous Slave mode uses an externally generated clock to run the Transmit and Receive Shift registers.

22.6.1 SYNCHRONOUS RECEIVE DURING SLEEP

To receive during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for Synchronous Slave Reception (see Section 22.5.2.4 "Synchronous Slave Reception Set-up:").
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- The RCIF interrupt flag must be cleared by reading RCREG to unload any pending characters in the receive buffer.

Upon entering Sleep mode, the device will be ready to accept data and clocks on the RX/DT and TX/CK pins, respectively. When the data word has been completely clocked in by the external device, the RCIF interrupt flag bit of the PIR1 register will be set. Thereby, waking the processor from Sleep.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit of the INTCON register is also set, then the Interrupt Service Routine at address 004h will be called.

22.6.2 SYNCHRONOUS TRANSMIT DURING SLEEP

To transmit during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for Synchronous Slave Transmission (see Section 22.5.2.2 "Synchronous Slave Transmission Set-up:").
- The TXIF interrupt flag must be cleared by writing the output data to the TXREG, thereby filling the TSR and transmit buffer.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the PEIE bit of the INTCON register.
- Interrupt enable bits TXIE of the PIE1 register and PEIE of the INTCON register must set.

Upon entering Sleep mode, the device will be ready to accept clocks on TX/CK pin and transmit data on the RX/DT pin. When the data word in the TSR has been completely clocked out by the external device, the pending byte in the TXREG will transfer to the TSR and the TXIF flag will be set. Thereby, waking the processor from Sleep. At this point, the TXREG is available to accept another character for transmission, which will clear the TXIF flag.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit is also set then the Interrupt Service Routine at address 0004h will be called.

23.0 IN-CIRCUIT SERIAL PROGRAMMING[™] (ICSP[™])

ICSP[™] programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP[™] programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the program memory, user IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSPTM refer to the "*PIC16(L)F151X/152X Memory Programming Specification*" (DS41442).

23.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

23.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC16(L)F1512/3 devices to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Words is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.


Once the key sequence is complete, $\overline{\text{MCLR}}$ must be held at VIL for as long as Program/Verify mode is to be maintained.

If low-voltage programming is enabled (LVP = 1), the MCLR Reset function is automatically enabled and cannot be disabled. See Section 6.3 "Low-Power Brown-out Reset (LPBOR)" for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.


23.3 Common Programming Interfaces

Connection to a target device is typically done through an ICSP[™] header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6-pin, 6 connector) configuration. See Figure 23-1.



Another connector often found in use with the PICkit[™] programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 23-2.






For additional interface recommendations, refer to your specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes, or even jumpers. See Figure 23-3 for more information.

FIGURE 23-3: TYPICAL CONNECTION FOR ICSP™ PROGRAMMING



24.0 INSTRUCTION SET SUMMARY

Each instruction is a 14-bit word containing the operation code (opcode) and all required operands. The opcodes are broken into three broad categories.

- · Byte Oriented
- · Bit Oriented
- · Literal and Control

The literal and control category contains the most varied instruction word format.

Table 24-1 lists the instructions recognized by the MPASMTM assembler.

All instructions are executed within a single instruction cycle, with the following exceptions, which may take two or three cycles:

- Subroutine takes two cycles (CALL, CALLW)
- Returns from interrupts or subroutines take two cycles (RETURN, RETLW, RETFIE)
- Program branching takes two cycles (GOTO, BRA, BRW, BTFSS, BTFSC, DECFSZ, INCSFZ)
- One additional instruction cycle will be used when any instruction references an indirect file register and the file select register is pointing to program memory.

One instruction cycle consists of four oscillator cycles; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution rate of 1 MHz.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

24.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

TABLE 24-1: OPCODE FIELD DESCRIPTIONS

| Field | Description |
|-------|---|
| f | Register file address (0x00 to 0x7F) |
| W | Working register (accumulator) |
| b | Bit address within an 8-bit file register |
| k | Literal field, constant data or label |
| x | Don't care location (= 0 or 1). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools. |
| d | Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1. |
| n | FSR or INDF number. (0-1) |
| mm | Pre-post increment-decrement mode selection |

TABLE 24-2: ABBREVIATION DESCRIPTIONS

| Field | Description |
|-------|-----------------|
| PC | Program Counter |
| TO | Time-out bit |
| С | Carry bit |
| DC | Digit carry bit |
| Z | Zero bit |
| PD | Power-down bit |

FIGURE 24-1: GENERAL FORMAT FOR INSTRUCTIONS

| Byte-oriented file regist | er op e 7 6 | erat | ions | 0 |
|--|-----------------------|------------|------------------|----------------|
| OPCODE | d | | f (FILE #) | |
| d = 0 for destination d = 1 for destination f = 7-bit file register | n f | SS | | |
| Bit-oriented file register | - | | | 0 |
| | (BIT # | #) | f (FILE #) | |
| b = 3-bit bit address f = 7-bit file register | | ss | | |
| Literal and control oper | ations | 5 | | |
| General | | | | |
| 13 OPCODE | 8 7 | | k (literal) | 0 |
| | | | k (literal) | |
| k = 8-bit immediate | value | | | |
| CALL and GOTO instructio | ns onl | y | | |
| 13 11 10 | | | | 0 |
| OPCODE | ŀ | c (lit | eral) | |
| k = 11-bit immediate | e value | ; | | |
| MOVLP instruction only 13 | 7 | 6 | | 0 |
| OPCODE | 1 | | k (literal) | |
| k = 7-bit immediate | voluo | <u> </u> | | |
| MOVLB instruction only | value | | | |
| 13 | | 5 | 4 | 0 |
| OPCODE | | | k (literal) | |
| k = 5-bit immediate | value | | | |
| BRA instruction only 13 9 | 8 | | | 0 |
| OPCODE | | | k (literal) | |
| k = 9-bit immediate | value | | | |
| FSR Offset instructions | | | | |
| 13 | 76 | 5 | | 0 |
| - | | | k (literal) | |
| OPCODE | n | _ | | |
| OPCODE n = appropriate FSF k = 6-bit immediate | ર | + | | |
| n = appropriate FSF | र value | | 3 2 1 | 0 |
| n = appropriate FSF k = 6-bit immediate FSR Increment instruction | र value | | 3 2 1 n m (mc | 0 ode) |
| n = appropriate FSF k = 6-bit immediate FSR Increment instruction 13 | value | | | 0 ode) |
| n = appropriate FSF k = 6-bit immediate FSR Increment instructior 13 OPCODE n = appropriate FSF | value | | | 0 ode) 0 |

| Mnemonic, Operands | | Beenvietten | | 14-Bit Opcode | | | | Status | |
|-----------------------|--------------|--|---------------|---------------|------|------|------|----------|-------|
| | | Description | Cycles | MSb | | | LSb | Affected | Notes |
| | | BYTE-ORIENTED FILE | REGISTER OPE | RATIC | NS | | | | |
| ADDWF | f, d | Add W and f | 1 | 00 | 0111 | dfff | ffff | C, DC, Z | 2 |
| ADDWFC | f, d | Add with Carry W and f | 1 | 11 | 1101 | dfff | ffff | C, DC, Z | 2 |
| ANDWF | f, d | AND W with f | 1 | 00 | 0101 | dfff | ffff | Z | 2 |
| ASRF | f, d | Arithmetic Right Shift | 1 | 11 | 0111 | dfff | ffff | C, Z | 2 |
| LSLF | f, d | Logical Left Shift | 1 | 11 | 0101 | dfff | ffff | C, Z | 2 |
| LSRF | f, d | Logical Right Shift | 1 | 11 | 0110 | dfff | ffff | C, Z | 2 |
| CLRF | f | Clear f | 1 | 00 | 0001 | lfff | ffff | Z | 2 |
| CLRW | _ | Clear W | 1 | 00 | | 0000 | | z | |
| COMF | f. d | Complement f | 1 | 00 | | dfff | | z | 2 |
| DECF | f. d | Decrement f | 1 | 00 | | dfff | | | 2 |
| INCF | f. d | Increment f | 1 | 00 | 1010 | | ffff | Z | 2 |
| IORWF | f, d | Inclusive OR W with f | 1 | 00 | 0100 | | ffff | | 2 |
| MOVF | f. d | Move f | 1 | 00 | 1000 | | ffff | Z | 2 |
| MOVWF | f, u | Move W to f | 1 | 00 | 0000 | | ffff | 2 | 2 |
| RLF | f, d | Rotate Left f through Carry | 1 | 00 | | dfff | | с | 2 |
| RRF | f, d | Rotate Right f through Carry | 1 | 00 | 1100 | | ffff | c | 2 |
| SUBWF | f, d | Subtract W from f | 1 | 00 | | dfff | | C, DC, Z | 2 |
| SUBWFB | , | | 1 | | | | | , , | 2 |
| | f, d | Subtract with Borrow W from f | 1 | 11 | | dfff | | C, DC, Z | 2 |
| SWAPF XORWF | f, d f, d | Swap nibbles in f Exclusive OR W with f | 1 | 00 | 1110 | | ffff | z | 2 |
| AURIVE | 1, U | | | | 0110 | dfff | ffff | 2 | 2 |
| | 1 | BYTE ORIENTED | | | Т | r | | | |
| DECFSZ | f, d | Decrement f, Skip if 0 | 1(2) | 00 | 1011 | dfff | ffff | | 1, 2 |
| INCFSZ | f, d | Increment f, Skip if 0 | 1(2) | 00 | 1111 | dfff | ffff | | 1, 2 |
| | | BIT-ORIENTED FILE R | | RATION | IS | | | | |
| BCF | f, b | Bit Clear f | 1 | 01 | 00bb | bfff | ffff | | 2 |
| BSF | f, b | Bit Set f | 1 | 01 | 01bb | bfff | ffff | | 2 |
| | • | BIT-ORIENTED S | SKIP OPERATIO | NS | • | • | | | • |
| BTFSC | f, b | Bit Test f, Skip if Clear | 1 (2) | 01 | 10bb | bfff | ffff | | 1, 2 |
| BTFSS | f, b | Bit Test f, Skip if Set | 1 (2) | 01 | 11bb | bfff | ffff | | 1, 2 |
| LITERAL | | | | 1 | | | | | 1 |
| ADDLW | k | Add literal and W | 1 | 11 | 1110 | kkkk | | C, DC, Z | |
| ANDLW | k | AND literal with W | 1 | 11 | | kkkk | | | |
| IORLW | k | Inclusive OR literal with W | 1 | 11 | 1000 | kkkk | kkkk | Z | |
| MOVLB | k | Move literal to BSR | 1 | 00 | 0000 | 001k | kkkk | | |
| MOVLP | k | Move literal to PCLATH | 1 | 11 | 0001 | 1kkk | kkkk | | |
| MOVLW | k | Move literal to W | 1 | 11 | 0000 | kkkk | kkkk | | |
| | | | | | | | | | |
| SUBLW | k | Subtract W from literal | 1 | 11 | 1100 | kkkk | kkkk | C, DC, Z | |

TABLE 24-3: PIC16(L)F1512/3 INSTRUCTION SET

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

| Mnen | nonic, | Description | Cycles | 14-Bit Opcode | | | Status | Notes | |
|----------|--------|---|--------|---------------|------|------|--------|----------|-------|
| Operands | | Description | Cycles | MSb | | | LSb | Affected | Notes |
| | | CONTROL OPERA | TIONS | | | | | | |
| BRA | k | Relative Branch | 2 | 11 | 001k | kkkk | kkkk | | |
| BRW | - | Relative Branch with W | 2 | 00 | 0000 | 0000 | 1011 | | |
| CALL | k | Call Subroutine | 2 | 10 | 0kkk | kkkk | kkkk | | |
| CALLW | - | Call Subroutine with W | 2 | 00 | 0000 | 0000 | 1010 | | |
| GOTO | k | Go to address | 2 | 10 | 1kkk | kkkk | kkkk | | |
| RETFIE | k | Return from interrupt | 2 | 00 | 0000 | 0000 | 1001 | | |
| RETLW | k | Return with literal in W | 2 | 11 | 0100 | kkkk | kkkk | | |
| RETURN | - | Return from Subroutine | 2 | 00 | 0000 | 0000 | 1000 | | |
| | | | ATIONS | | | | | | |
| CLRWDT | _ | Clear Watchdog Timer | 1 | 00 | 0000 | 0110 | 0100 | TO, PD | |
| NOP | - | No Operation | 1 | 00 | 0000 | 0000 | 0000 | | |
| OPTION | - | Load OPTION_REG register with W | 1 | 00 | 0000 | 0110 | 0010 | | |
| RESET | - | Software device Reset | 1 | 00 | 0000 | 0000 | 0001 | | |
| SLEEP | - | Go into Standby mode | 1 | 00 | 0000 | 0110 | 0011 | TO, PD | |
| TRIS | f | Load TRIS register with W | 1 | 00 | 0000 | 0110 | Offf | | |
| | | C-COMPILER OPT | IMIZED | | | | | | |
| ADDFSR | n, k | Add Literal k to FSRn | 1 | 11 | 0001 | 0nkk | kkkk | | |
| MOVIW | n mm | Move Indirect FSRn to W with pre/post inc/dec | 1 | 00 | 0000 | 0001 | 0nmm | Z | 2, 3 |
| | | modifier, mm | | | | | | | |
| | k[n] | Move INDFn to W, Indexed Indirect. | 1 | 11 | 1111 | 0nkk | kkkk | Z | 2 |
| MOVWI | n mm | Move W to Indirect FSRn with pre/post inc/dec | 1 | 00 | 0000 | 0001 | 1nmm | | 2, 3 |
| | | modifier, mm | | | | | | | |
| | k[n] | Move W to INDFn, Indexed Indirect. | 1 | 11 | 1111 | 1nkk | kkkk | | 2 |

TABLE 24-4: PIC16(L)F1512/3 INSTRUCTION SET (CONTINUED)

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

3: See Table in the MOVIW and MOVWI instruction descriptions.

24.2 Instruction Descriptions

| ADDFSR | Add Literal to FSRn |
|------------------|---|
| Syntax: | [label] ADDFSR FSRn, k |
| Operands: | -32 ≤ k ≤ 31 n ∈ [0, 1] |
| Operation: | $FSR(n) + k \rightarrow FSR(n)$ |
| Status Affected: | None |
| Description: | The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair. |
| | |

FSRn is limited to the range 0000h -FFFFh. Moving beyond these bounds will cause the FSR to wrap-around.


| ANDLW | AND literal with W |
|------------------|---|
| Syntax: | [<i>label</i>] ANDLW k |
| Operands: | $0 \le k \le 255$ |
| Operation: | (W) .AND. (k) \rightarrow (W) |
| Status Affected: | Z |
| Description: | The contents of W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W register. |

| ADDLW | Add literal and W | | | | |
|------------------|---|--|--|--|--|
| Syntax: | [<i>label</i>] ADDLW k | | | | |
| Operands: | $0 \leq k \leq 255$ | | | | |
| Operation: | $(W) + k \to (W)$ | | | | |
| Status Affected: | C, DC, Z | | | | |
| Description: | The contents of the W register are added to the 8-bit literal 'k' and the result is placed in the W register. | | | | |

| ANDWF | AND W with f |
|------------------|---|
| Syntax: | [<i>label</i>] ANDWF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | (W) .AND. (f) \rightarrow (destination) |
| Status Affected: | Z |
| Description: | AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. |

| ADDWF | Add W and f |
|------------------|---|
| Syntax: | [label] ADDWF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | (W) + (f) \rightarrow (destination) |
| Status Affected: | C, DC, Z |
| Description: | Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. |

| ASRF | Arithmetic Right Shift |
|------------------|---|
| Syntax: | [<i>label</i>] ASRF f {,d} |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | (f<7>)→ dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C, |
| Status Affected: | C, Z |
| Description: | The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'. |



ADD W and CARRY bit to f

| Syntax: | [label] ADDWFC f {,d} |
|------------------|---|
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | (W) + (f) + (C) \rightarrow dest |
| Status Affected: | C, DC, Z |
| Description: | Add W, the Carry flag and data mem- ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'. |

| BCF | Bit Clear f |
|------------------|---|
| Syntax: | [label] BCF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | $0 \rightarrow (f < b >)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is cleared. |

| BTFSC | Bit Test f, Skip if Clear |
|------------------|---|
| Syntax: | [label]BTFSC f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | skip if (f) = 0 |
| Status Affected: | None |
| Description: | If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction. |

| BRA | Relative Branch | BTFSS |
|------------------|---|----------------------|
| Syntax: | [<i>label</i>]BRA label [<i>label</i>]BRA \$+k | Syntax: Operands: |
| Operands: | -256 ≤ label - PC + 1 ≤ 255 -256 ≤ k ≤ 255 | Operation: |
| Operation: | $(PC) + 1 + k \rightarrow PC$ | Status Affected |
| Status Affected: | None | Description: |
| Description: | Add the signed 9-bit literal 'k' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + k. This instruction is a 2-cycle instruction. This branch has a limited range. | |

| BRW | Relative Branch with W |
|------------------|--|
| Syntax: | [<i>label</i>] BRW |
| Operands: | None |
| Operation: | $(PC) + (W) \to PC$ |
| Status Affected: | None |
| Description: | Add the contents of W (unsigned) to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be $PC + 1 + (W)$. This instruction is a 2-cycle instruc- tion. |

| BSF | Bit Set f |
|------------------|---|
| Syntax: | [label]BSF f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | $1 \rightarrow (f \le b >)$ |
| Status Affected: | None |
| Description: | Bit 'b' in register 'f' is set. |

| ntax: | [label]BTFSS f,b |
|----------------|---|
| erands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$ |
| peration: | skip if (f) = 1 |
| atus Affected: | None |
| escription: | If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. |

Bit Test f, Skip if Set

| CALL | Call Subroutine |
|------------------|---|
| Syntax: | [<i>label</i>] CALL k |
| Operands: | $0 \leq k \leq 2047$ |
| Operation: | (PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<6:3>) \rightarrow PC<14:11> |
| Status Affected: | None |
| Description: | Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The 11-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruc- tion. |

| CLRWDT | Clear Watchdog Timer |
|------------------|--|
| Syntax: | [label] CLRWDT |
| Operands: | None |
| Operation: | $\begin{array}{l} \text{O0h} \rightarrow \text{WDT} \\ \text{0} \rightarrow \text{WDT prescaler,} \\ \text{1} \rightarrow \overline{\text{TO}} \\ \text{1} \rightarrow \overline{\text{PD}} \end{array}$ |
| Status Affected: | TO, PD |
| Description: | CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits \overline{TO} and \overline{PD} are set. |

| CALLW | Subroutine Call With W |
|------------------|---|
| Syntax: | [label] CALLW |
| Operands: | None |
| Operation: | (PC) +1 \rightarrow TOS, (W) \rightarrow PC<7:0>, (PCLATH<6:0>) \rightarrow PC<14:8> |
| Status Affected: | None |
| Description: | Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a 2-cycle instruction. |

| COMF | Complement f |
|------------------|---|
| Syntax: | [<i>label</i>] COMF f,d |
| Operands: | $\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$ |
| Operation: | $(\overline{f}) \rightarrow (destination)$ |
| Status Affected: | Z |
| Description: | The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'. |

| CLRF | Clear f | |
|------------------|---|--|
| Syntax: | [label] CLRF f | |
| Operands: | $0 \leq f \leq 127$ | |
| Operation: | $\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$ | |
| Status Affected: | Z | |
| Description: | The contents of register 'f' are cleared and the Z bit is set. | |

| DECF | Decrement f |
|------------------|---|
| Syntax: | [label] DECF f,d |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | (f) - 1 \rightarrow (destination) |
| Status Affected: | Z |
| Description: | Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. |

CLRWClear WSyntax:[label] CLRWOperands:NoneOperation: $00h \rightarrow (W)$
 $1 \rightarrow Z$ Status Affected:ZDescription:W register is cleared. Zero bit (Z) is
set.

| DECFSZ | Decrement f, Skip if 0 | |
|------------------|--|--|
| Syntax: | [label] DECFSZ f,d | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ | |
| Operation: | (f) - 1 \rightarrow (destination); skip if result = 0 | |
| Status Affected: | None | |
| Description: | The contents of register 'f' are decre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction. | |

| GOTO | Unconditional Branch | | |
|------------------|---|--|--|
| Syntax: | [<i>label</i>] GOTO k | | |
| Operands: | $0 \leq k \leq 2047$ | | |
| Operation: | $k \rightarrow PC<10:0>$ PCLATH<6:3> \rightarrow PC<14:11> | | |
| Status Affected: | None | | |
| Description: | GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction. | | |

| INCFSZ | Increment f, Skip if 0 | |
|------------------|---|--|
| Syntax: | [label] INCFSZ f,d | |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | |
| Operation: | (f) + 1 \rightarrow (destination), skip if result = 0 | |
| Status Affected: | None | |
| Description: | None The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction. | |

| IORLW | Inclusive OR literal with W | |
|------------------|--|--|
| Syntax: | [<i>label</i>] IORLW k | |
| Operands: | $0 \leq k \leq 255$ | |
| Operation: | (W) .OR. $k \rightarrow$ (W) | |
| Status Affected: | Z | |
| Description: | The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register. | |

| INCF | Increment f | |
|------------------|---|--|
| Syntax: | [<i>label</i>] INCF f,d | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ | |
| Operation: | (f) + 1 \rightarrow (destination) | |
| Status Affected: | Z | |
| Description: | The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. | |

| IORWF | Inclusive OR W with f | |
|------------------|--|--|
| Syntax: | [<i>label</i>] IORWF f,d | |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | |
| Operation: | (W) .OR. (f) \rightarrow (destination) | |
| Status Affected: | Z | |
| Description: | Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. | |

| LSLF | Logical Left Shift | MOVF | Move f |
|------------------|---|------------------|---|
| Syntax: | [<i>label</i>]LSLF f{,d} | Syntax: | [<i>label</i>] MOVF f,d |
| Operands: | $0 \le f \le 127$ d $\in [0,1]$ | Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | $(f < 7 >) \rightarrow C$ | Operation: | $(f) \rightarrow (dest)$ |
| | $(f<6:0>) \rightarrow dest<7:1>$ 0 $\rightarrow dest<0>$ | Status Affected: | Z |
| Status Affected: | C, Z | Description: | The contents of register f is moved to a destination dependent upon the |
| Description: | The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'. | | status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected. |
| | C | Words: | 1 |
| | | Cycles: | 1 |
| | | Example: | MOVF FSR, 0 |
| LSRF | Logical Right Shift | | After Instruction W = value in FSR register |
| Syntax: | [<i>label</i>]LSRF f{,d} | | Z = 1 |

| Syntax: [la | abel]LSRF f{,d} | |
|---------------------|--|--|
| opolaliaol 0 = | ⊊ f ≤ 127 ≣ [0,1] | |
| (f< | → dest<7> 7:1>) → dest<6:0>, 0>) → C, | |
| Status Affected: C, | Z | |
| on fla '0', | The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'. | |

►C 0→ register f

| MOVIW | Move INDFn to W |
|------------------|--|
| Syntax: | [<i>label</i>] MOVIW ++FSRn [<i>label</i>] MOVIWFSRn [<i>label</i>] MOVIW FSRn++ [<i>label</i>] MOVIW FSRn [<i>label</i>] MOVIW k[FSRn] |
| Operands: | n ∈ [0,1] mm ∈ [00,01, 10, 11] -32 ≤ k ≤ 31 |
| Operation: | $\begin{split} &\text{INDFn} \rightarrow W \\ &\text{Effective address is determined by} \\ &\text{FSR + 1 (preincrement)} \\ &\text{FSR - 1 (predecrement)} \\ &\text{FSR + k (relative offset)} \\ &\text{After the Move, the FSR value will be either:} \\ &\text{FSR + 1 (all increments)} \\ &\text{FSR - 1 (all decrements)} \\ &\text{Unchanged} \end{split}$ |
| Status Affected: | Z |

| Mode | Syntax | mm |
|---------------|--------|----|
| Preincrement | ++FSRn | 00 |
| Predecrement | FSRn | 01 |
| Postincrement | FSRn++ | 10 |
| Postdecrement | FSRn | 11 |

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

| Syntax: | [<i>label</i>]MOVLB k |
|------------------|--|
| Operands: | $0 \leq k \leq 15$ |
| Operation: | $k \rightarrow BSR$ |
| Status Affected: | None |
| Description: | The 5-bit literal 'k' is loaded into the Bank Select Register (BSR). |

| MOVLP | Move literal to PCLATH | |
|------------------|---|--|
| Syntax: | [<i>label</i>]MOVLP k | |
| Operands: | 0 ≤ k ≤ 127 | |
| Operation: | $k \rightarrow PCLATH$ | |
| Status Affected: | None | |
| Description: | The 7-bit literal 'k' is loaded into the PCLATH register. | |
| MOVLW | Move literal to W | |
| Syntax: | [<i>label</i>] MOVLW k | |
| Operands: | $0 \le k \le 255$ | |
| Operation: | $k \rightarrow (W)$ | |
| Status Affected: | None | |
| Description: | The 8-bit literal 'k' is loaded into W register. The "don't cares" will assemble as '0's. | |
| Words: | 1 | |
| Cycles: | 1 | |
| Example: | MOVLW 0x5A | |
| | After Instruction W = 0x5A | |
| MOVWF | Move W to f | |
| Syntax: | [<i>label</i>] MOVWF f | |
| Operands: | $0 \leq f \leq 127$ | |
| Operation: | $(W) \rightarrow (f)$ | |
| Status Affected: | None | |
| Description: | Move data from W register to register f'. | |
| Words: | 1 | |
| Cycles: | 1 | |
| Example: | MOVWF OPTION_REG | |
| | Before Instruction OPTION REG = 0xFF | |

OPTION_REG = 0xFF W = 0x4F After Instruction OPTION_REG = 0x4F W = 0x4F

| ΜΟΥΨΙ | Move W to INDFn |
|------------|---|
| Syntax: | [<i>label</i>] MOVWI ++FSRn [<i>label</i>] MOVWIFSRn [<i>label</i>] MOVWI FSRn++ [<i>label</i>] MOVWI FSRn [<i>label</i>] MOVWI k[FSRn] |
| Operands: | $\begin{array}{l} n \in [0,1] \\ mm \in [00,01, 10, 11] \\ -32 \leq k \leq 31 \end{array}$ |
| Operation: | $\label{eq:states} \begin{array}{l} W \rightarrow INDFn \\ Effective \ address \ is \ determined \ by \\ \bullet \ FSR + 1 \ (preincrement) \\ \bullet \ FSR + 1 \ (predecrement) \\ \bullet \ FSR + k \ (relative \ offset) \\ After \ the \ Move, \ the \ FSR \ value \ will \ be \\ either: \\ \bullet \ FSR + 1 \ (all \ increments) \\ \bullet \ FSR + 1 \ (all \ increments) \\ Unchanged \\ \end{array}$ |

Status Affected:

| Mode | Syntax | mm |
|---------------|--------|----|
| Preincrement | ++FSRn | 00 |
| Predecrement | FSRn | 01 |
| Postincrement | FSRn++ | 10 |
| Postdecrement | FSRn | 11 |

None

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

| NOP | No Operation |
|------------------|---------------|
| Syntax: | [label] NOP |
| Operands: | None |
| Operation: | No operation |
| Status Affected: | None |
| Description: | No operation. |
| Words: | 1 |
| Cycles: | 1 |
| Example: | NOP |

| OPTION | Load OPTION_REG Register with W |
|------------------|---|
| Syntax: | [label] OPTION |
| Operands: | None |
| Operation: | $(W) \rightarrow OPTION_REG$ |
| Status Affected: | None |
| Description: | Move data from W register to OPTION_REG register. |
| Words: | 1 |
| Cycles: | 1 |
| Example: | OPTION |
| | Before Instruction OPTION_REG = 0xFF W = 0x4F After Instruction OPTION_REG = 0x4F W = 0x4F |

| RESET | Software Reset |
|------------------|--|
| Syntax: | [label] RESET |
| Operands: | None |
| Operation: | Execute a device Reset. Resets the nRI flag of the PCON register. |
| Status Affected: | None |
| Description: | This instruction provides a way to execute a hardware Reset by software. |

| RETFIE | Return from Interrupt |
|------------------|---|
| Syntax: | [<i>label</i>] RETFIE k |
| Operands: | None |
| Operation: | $\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$ |
| Status Affected: | None |
| Description: | Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a 2-cycle instruction. |
| Words: | 1 |
| Cycles: | 2 |
| Example: | RETFIE |
| | After Interrupt PC = TOS GIE = 1 |

| RETURN | Return from Subroutine |
|------------------|---|
| Syntax: | [label] RETURN |
| Operands: | None |
| Operation: | $TOS \to PC$ |
| Status Affected: | None |
| Description: | Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a 2-cycle instruction. |

| RETLW | Return with literal in W | RLF | Detete Left f through Corry |
|------------------|--|------------------|---|
| Syntax: | [<i>label</i>] RETLW k | | Rotate Left f through Carry |
| Operands: | $0 \le k \le 255$ | Syntax: | [<i>label</i>] RLF f,d |
| Operation: | $k \rightarrow (W);$ TOS \rightarrow PC | Operands: | $0 \le f \le 127$ d \equiv [0,1] |
| Status Affected: | None | Operation: | See description below |
| Description: | The W register is loaded with the 8-bit | Status Affected: | С |
| Description. | literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a 2-cycle instruction. | Description: | The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is |
| Words: | 1 | | stored back in register 'f'. |
| Cycles: | 2 | | C Register f |
| Example: | CALL TABLE; W contains table | Words: | 1 |
| | ;offset value • ;W now has table value | Cycles: | 1 |
| TABLE | • | Example: | RLF REG1,0 |
| | • | | Before Instruction |
| | ADDWF PC ;W = offset RETLW k1 ;Begin table | | REG1 = 1110 0110 |
| | RETLW k2 ; | | C = 0 |
| | • | | After Instruction REG1 = 1110 0110 |
| | • | | W = 1100 1100 |
| | • | | C = 1 |
| | RETLW kn ; End of table | | |
| | Before Instruction W = 0x07 After Instruction W = value of k8 | | |

| RRF | Rotate Right f through Carry |
|------------------|--|
| Syntax: | [<i>label</i>] RRF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | See description below |
| Status Affected: | С |
| Description: | The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. |



| SUBLW | Subtract W from literal | | | | | |
|------------------|--|-----------|--|--|--|--|
| Syntax: | [<i>label</i>] SUBLW k | | | | | |
| Operands: | $0 \leq k \leq 255$ | | | | | |
| Operation: | $k - (W) \to (V$ | V) | | | | |
| Status Affected: | C, DC, Z | | | | | |
| Description: | The W register is subtracted (2's complement method) from the 8-bit literal 'k'. The result is placed in the W register. | | | | | |
| | C = 0 W > k | | | | | |
| | C = 1 | $W \le k$ | | | | |
| | DC = 0 W<3:0> > k<3:0> | | | | | |

DC = 1

 $W<3:0> \le k<3:0>$

| SLEEP | Enter Sleep mode | | |
|------------------|--|--|--|
| Syntax: | [label] SLEEP | | |
| Operands: | None | | |
| Operation: | $\begin{array}{l} \text{O0h} \rightarrow \text{WDT,} \\ 0 \rightarrow \underline{\text{WDT}} \text{ prescaler,} \\ 1 \rightarrow \underline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$ | | |
| Status Affected: | TO, PD | | |
| Description: | The power-down Status bit, \overline{PD} is cleared. Time-out Status bit, \overline{TO} is set. Watchdog Timer and its pres- caler are cleared. The processor is put into Sleep mode with the oscillator stopped. | | |

| SUBWF | Subtract W from f | | | | | | | |
|------------------|--|-----------------|--|--|--|--|--|--|
| Syntax: | [label] SL | IBWF f,d | | | | | | |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | | | | | | | |
| Operation: | (f) - (W) \rightarrow (d | estination) | | | | | | |
| Status Affected: | C, DC, Z | | | | | | | |
| Description: | Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f. | | | | | | | |
| | C = 0 | W > f | | | | | | |
| | $C = 1$ $W \le f$ | | | | | | | |
| | DC = 0 | W<3:0> > f<3:0> | | | | | | |
| | $W<3:0> \le f<3:0>$ | | | | | | | |

| SUBWFB | Subtract W from f with Borrow | | | | | | |
|------------------|---|--|--|--|--|--|--|
| Syntax: | SUBWFB f {,d} | | | | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ | | | | | | |
| Operation: | $(f) - (W) - (\overline{B}) \rightarrow dest$ | | | | | | |
| Status Affected: | C, DC, Z | | | | | | |
| Description: | Subtract W and the BORROW flag (CARRY) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'. | | | | | | |

| SWAPF | Swap Nibbles in f | | | | | |
|------------------|--|--|--|--|--|--|
| Syntax: | [label] SWAPF f,d | | | | | |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | | | | | |
| Operation: | $(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$ | | | | | |
| Status Affected: | None | | | | | |
| Description: | The upper and lower nibbles of regis ter 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd is '1', the result is placed in register ' | | | | | |

| XORLW | Exclusive OR literal with W | | | | | |
|------------------|---|--|--|--|--|--|
| Syntax: | [label] XORLW k | | | | | |
| Operands: | $0 \leq k \leq 255$ | | | | | |
| Operation: | (W) .XOR. $k \rightarrow (W)$ | | | | | |
| Status Affected: | Z | | | | | |
| Description: | The contents of the W register are XOR'ed with the 8-bit literal 'k'. The result is placed in the W register. | | | | | |

| TRIS | Load TRIS Register with W | | | | |
|------------------|--|--|--|--|--|
| Syntax: | [label] TRIS f | | | | |
| Operands: | $5 \leq f \leq 7$ | | | | |
| Operation: | (W) \rightarrow TRIS register 'f' | | | | |
| Status Affected: | None | | | | |
| Description: | Move data from W register to TRIS register. When 'f' = 5, TRISA is loaded. When 'f' = 6, TRISB is loaded. When 'f' = 7, TRISC is loaded. | | | | |

| XORWF | Exclusive OR W with f | | | | | | |
|------------------|---|--|--|--|--|--|--|
| Syntax: | [label] XORWF f,d | | | | | | |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | | | | | | |
| Operation: | (W) .XOR. (f) \rightarrow (destination) | | | | | | |
| Status Affected: | Z | | | | | | |
| Description: | Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'. | | | | | | |

25.0 ELECTRICAL SPECIFICATIONS

25.1 Absolute Maximum Ratings^(†)

| Ambient temperature under bias | 0°C to +125°C |
|--|----------------|
| -65 | 5°C to +150°C |
| Voltage on pins with respect to Vss | |
| on VDD pin | |
| PIC16F1512/3 | -0.3V to +6.5V |
| PIC16LF1512/3 | -0.3V to +4.0V |
| on MCLR pin | -0.3V to +9.0V |
| on all other pins | o (Vdd + 0.3V) |
| Maximum current | |
| on Vss pin ⁽¹⁾ | |
| -40°C \leq Ta \leq +85°C \ldots | |
| $-40^{\circ}C \leq TA \leq +125^{\circ}C$ | 140 mA |
| on VDD pin ⁽¹⁾ | |
| -40°C \leq Ta \leq +85°C \ldots | 255 mA |
| $-40^{\circ}C \leq TA \leq +125^{\circ}C$ | 105 mA |
| on any I/O pin | ±25 mA |
| Clamp current, IK (VPIN < 0 or VPIN > VDD) | ±20 mA |

Note 1: Maximum current rating requires even load distribution across I/O pins. Maximum current rating may be limited by the device package power dissipation characterizations, see Section 25.4 "Thermal Considerations" to calculate device specifications.


† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.


25.2 Standard Operating Conditions

| he standard operating conditions for any device are defined as: | |
|---|--|
| Operating Voltage: VDDMIN < VDD < VDDMAX | |
| Dperating Temperature: $TA_MIN \le TA \le TA_MAX$ | |
| /DD — Operating Supply Voltage ⁽¹⁾ | |
| PIC16LF1512/3 | |
| VDDMIN (Fosc \leq 16 MHz) +1.8V | |
| VDDMIN (16 MHz < Fosc \leq 20 MHz) +2.5V | |
| VDDMAX | |
| PIC16F1512/3 | |
| VDDMIN (Fosc \leq 16 MHz) | |
| VDDMIN (16 MHz < Fosc \leq 20 MHz) | |
| VDDMAX | |
| A — Operating Ambient Temperature Range | |
| Industrial Temperature | |
| TA_MIN40°C | |
| Ta_max | |
| Extended Temperature | |
| Ta_min40°C | |
| Ta_max | |
| | |

Note 1: See Parameter D001, DC Characteristics: Supply Voltage.







Frequency (MHz)

Note 1: The shaded region indicates the permissible combinations of voltage and frequency.2: Refer to Table 25-6 for each Oscillator mode's supported frequencies.

25.3 DC Characteristics

TABLE 25-1:SUPPLY VOLTAGE

| PIC16LF1512/3 | | | Standard Operating Conditions (unless otherwise stated) | | | | | | |
|----------------|--|--|---|------|----------------------|--------|---|--|--|
| PIC16F | 1512/3 | | | | | | | | |
| Param . No. | Sym. | Characteristic | Min. | Тур† | Max. | Units | Conditions | | |
| D001 | Vdd | Supply Voltage | Supply Voltage | | | | | | |
| | | | VDDMIN 1.8 2.5 | | VDDMAX 3.6 3.6 | V V | Fosc \leq 16 MHz: Fosc \leq 20 MHz | | |
| D001 | | | 2.3 2.5 | | 5.5 5.5 | V V | Fosc ≤ 16 MHz: Fosc ≤ 20 MHz | | |
| D002* | D002* VDR RAM Data Retention Voltage ⁽¹ | | | | | | | | |
| | | | 1.5 | _ | _ | V | Device in Sleep mode | | |
| D002* | | | 1.7 | _ | | V | Device in Sleep mode | | |
| | VPOR* | Power-on Reset Release Volt- age | — | 1.6 | — | V | | | |
| | VPORR* | Power-on Reset Rearm Voltage | | | | | | | |
| | | | _ | 1.0 | _ | V | | | |
| | | | _ | 1.4 | _ | V | | | |
| D003 | VADFVR | Fixed Voltage Reference Volt- age for ADC, Initial Accuracy | -8 — | | 6 | % | 1.024V, VDD ≥ 2.5V 2.048V, VDD ≥ 2.5V 4.096V, VDD ≥ 4.75V | | |
| D004* | SVDD | VDD Rise Rate to ensure internal Power-on Reset signal | 0.05 | | — | V/ms | See Section 6.1 "Power-on Reset (POR)" for details. | | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.




FIGURE 25-3: POR AND POR REARM WITH SLOW RISING VDD

| PIC16LF15 | 512/3 | Standard | Standard Operating Conditions (unless otherwise stated) | | | | | |
|--------------|-----------------|----------|---|--------|-------|------------|---|--|
| PIC16F151 | | | | | | | | |
| Param Device | | Min. | Тур† | Max. | Units | Conditions | | |
| No. | Characteristics | IVIII. | וקעי | IVIAX. | Units | Vdd | Note | |
| D010 | | — | 8.0 | 16 | μA | 1.8 | Fosc = 32 kHz | |
| | | — | 12.0 | 25 | μA | 3.0 | LP Oscillator mode, $-40^{\circ}C \le TA \le +85^{\circ}C$ | |
| D010 | | _ | 17 | 28 | μA | 2.3 | Fosc = 32 kHz | |
| | | — | 20 | 35 | μA | 3.0 | LP Oscillator mode, $-40^{\circ}C \le TA \le +85^{\circ}C$ | |
| | | — | 23 | 45 | μA | 5.0 | | |
| D010A | | — | 8.0 | 23 | μA | 1.8 | Fosc = 32 kHz | |
| | | — | 12.0 | 35 | μA | 3.0 | LP Oscillator mode, $-40^{\circ}C \le TA \le +125^{\circ}C$ | |
| D010A | | — | 17 | 35 | μA | 2.3 | Fosc = 32 kHz | |
| | | — | 20 | 42 | μA | 3.0 | LP Oscillator mode, $-40^{\circ}C \le TA \le +125^{\circ}C$ | |
| | | — | 23 | 52 | μA | 5.0 | | |
| D011 | | — | 70 | 105 | μA | 1.8 | Fosc = 1 MHz | |
| | | — | 125 | 190 | μA | 3.0 | XT Oscillator mode | |
| D011 | | | .125 | 170 | μA | 2.3 | Fosc = 1 MHz | |
| | | _ | 160 | 230 | μA | 3.0 | XT Oscillator mode | |
| | | | 205 | 350 | μA | 5.0 | | |
| D012 | | _ | 155 | 240 | μA | 1.8 | Fosc = 4 MHz | |
| | | — | 280 | 430 | μA | 3.0 | XT Oscillator mode | |
| D012 | | | 230 | 450 | μA | 2.3 | Fosc = 4 MHz | |
| | | _ | 320 | 500 | μA | 3.0 | XT Oscillator mode | |
| | | — | 390 | 650 | μA | 5.0 | | |
| D013 | | | 16 | 31 | μA | 1.8 | Fosc = 500 kHz | |
| | | — | 33 | 50 | μΑ | 3.0 | EC Oscillator Low Power mode | |
| D013 | | — | 32 | 47 | μA | 2.3 | Fosc = 500 kHz | |
| | | _ | 45 | 65 | μA | 3.0 | EC Oscillator | |
| | | _ | 50 | 70 | μA | 5.0 | Low-Power mode | |

TABLE 25-2: SUPPLY VOLTAGE (IDD)^(1,2)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

TABLE 25-2: SUPPLY VOLTAGE (IDD)^(1,2) (CONTINUED)

| PIC16LF1 | 512/3 | Standard Operating Conditions (unless otherwise stated) | | | | | |
|--------------|---------------------------|---|------|------|-------|------------|--|
| PIC16F15 | 12/3 | | | | | | |
| Param No. | Device Characteristics | Min. | Тур† | Max. | Units | Conditions | |
| | | | | | | VDD | Note |
| D014 | | _ | 120 | 210 | μA | 1.8 | Fosc = 4 MHz EC Oscillator, Medium-Power mode |
| | | - | 210 | 380 | μA | 3.0 | |
| D014 | | | 190 | 280 | μA | 2.3 | Fosc = 4 MHz EC Oscillator, Medium-Power mode |
| | | _ | 260 | 380 | μA | 3.0 | |
| | | - | 330 | 480 | μA | 5.0 | |
| D015 | | _ | 1.1 | 1.5 | mA | 3.0 | Fosc = 20 MHz EC Oscillator, High-Power mode |
| | | _ | 1.3 | 2.0 | mA | 3.6 | |
| D015 | | | 1.2 | 1.5 | mA | 3.0 | Fosc = 20 MHz |
| | | - | 1.4 | 2 | mA | 5.0 | EC Oscillator, High-Power mode |
| D016 | | — | 5.0 | 12 | μA | 1.8 | Fosc = 31 kHz |
| | | — | 10 | 31 | μA | 3.0 | LFINTOSC mode |
| D016 | | — | 16 | 25 | μA | 2.3 | Fosc = 31 kHz LFINTOSC mode |
| | | _ | 22 | 35 | μA | 3.0 | |
| | | — | 23 | 40 | μA | 5.0 | |
| D017 | | _ | 230 | 380 | μA | 1.8 | Fosc = 500 kHz HFINTOSC mode |
| | | — | 275 | 450 | μA | 3.0 | |
| D017 | | — | 290 | 400 | μA | 2.3 | Fosc = 500 kHz HFINTOSC mode |
| | | — | 335 | 480 | μA | 3.0 | |
| | | — | 365 | 530 | μA | 5.0 | |
| D018 | | _ | 440 | 750 | μA | 1.8 | Fosc = 8 MHz HFINTOSC mode |
| | | — | 700 | 1000 | μA | 3.0 | |
| D018 | | — | 580 | 750 | μA | 2.3 | Fosc = 8 MHz HFINTOSC mode |
| | | _ | 780 | 1000 | μA | 3.0 | |
| | | — | 810 | 1100 | μA | 5.0 | |
| D019 | | _ | 0.65 | 1.3 | mA | 1.8 | Fosc = 16 MHz HFINTOSC mode |
| | | _ | 1.1 | 1.5 | mA | 3.0 | |
| D019 | | — | 0.80 | 1.3 | mA | 2.3 | Fosc = 16 MHz HFINTOSC mode |
| | | _ | 1.1 | 1.5 | mA | 3.0 | |
| | | _ | 1.2 | 1.7 | mA | 5.0 | |

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

| PIC16LF1 | 512/3 | | Standard | Standard Operating Conditions (unless otherwise stated) | | | | | | |
|----------|-----------------|------|----------|---|-------|-----|---------------------|--|--|--|
| PIC16F15 | PIC16F1512/3 | | | | | | | | | |
| Param | Device | Min | Trent | Мох | Unito | | Conditions | | | |
| No. | Characteristics | Min. | Тур† | Max. | Units | VDD | Note | | | |
| D020 | | — | 1.2 | 1.8 | mA | 3.0 | Fosc = 20 MHz | | | |
| | | _ | 1.5 | 2.1 | mA | 3.6 | HS Oscillator mode | | | |
| D020 | | _ | 1.4 | 1.7 | mA | 3.0 | Fosc = 20 MHz | | | |
| | | _ | 1.7 | 2.3 | mA | 5.0 | HS Oscillator mode | | | |
| D021 | | _ | 150 | 220 | μA | 1.8 | Fosc = 4 MHz | | | |
| | | — | 250 | 380 | μA | 3.0 | EXTRC mode (Note 3) | | | |
| D021 | | — | 200 | 330 | μA | 2.3 | Fosc = 4 MHz | | | |
| | | — | 280 | 420 | μA | 3.0 | EXTRC mode (Note 3) | | | |
| | | _ | 350 | 500 | μA | 5.0 | | | | |

TABLE 25-2: SUPPLY VOLTAGE (IDD)^(1,2) (CONTINUED)

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

TABLE 25-3: POWER-DOWN CURRENTS (IPD)^(1,2,4)

| PIC16LF1 | 512/3 | Standard Operating Conditions (unless otherwise stated) | | | | | | | | | |
|-----------|------------------------|---|--------------------------|--------|------|-------|------|------------------------------------|--|--|--|
| PIC16F151 | 12/3 | | | | | | | | | | |
| Param | Device Characteristics | Min. | Typt | Max. | Max. | Units | | Conditions | | | |
| No. | Device Characteristics | wiin. | n. ^{турт} +85°C | +125°C | | Vdd | Note | | | | |
| D022 | | _ | 0.02 | 1.0 | 8.0 | μA | 1.8 | WDT, BOR, FVR, and SOSC | | | |
| | | — | 0.03 | 2.0 | 9.0 | μA | 3.0 | disabled, all Peripherals Inactive | | | |
| D022 | | | 0.20 | 3.0 | 11 | μA | 2.3 | WDT, BOR, FVR, and SOSC | | | |
| | | | 0.30 | 4.0 | 12 | μA | 3.0 | disabled, all Peripherals Inactive | | | |
| | | — | 0.40 | 6 | 15 | μA | 5.0 | | | | |
| D023 | | — | 0.30 | 6 | 14 | μA | 1.8 | LPWDT Current | | | |
| | | — | 0.60 | 7 | 17 | μA | 3.0 | | | | |
| D023 | | — | 0.50 | 6 | 15 | μA | 2.3 | LPWDT Current | | | |
| | | _ | 0.77 | 7 | 20 | μA | 3.0 | | | | |
| | | — | 0.85 | 8 | 22 | μA | 5.0 | | | | |
| D023A | | — | 10 | 28 | 30 | μA | 1.8 | FVR current | | | |
| | | — | 12 | 30 | 33 | μA | 3.0 | | | | |
| D023A | | — | 18 | 33 | 35 | μA | 2.3 | FVR current | | | |
| | | — | 19 | 36 | 37 | μA | 3.0 | | | | |
| | | — | 20 | 37 | 45 | μA | 5.0 | | | | |
| D024 | | — | 8.0 | 17 | 20 | μA | 3.0 | BOR Current | | | |
| D024 | | _ | 8 | 17 | 30 | μA | 3.0 | BOR Current | | | |
| | | — | 9 | 20 | 40 | μA | 5.0 | | | | |
| D024A | | — | 0.80 | 4 | 8 | μA | 3.0 | LPBOR Current | | | |
| D024A | | — | 0.30 | 4 | 14 | μA | 3.0 | LPBOR Current | | | |
| | | _ | 0.45 | 8 | 17 | μA | 5.0 | | | | |
| D025 | | _ | 0.6 | 5 | 9 | μA | 1.8 | SOSC Current | | | |
| | | _ | 2.5 | 8.5 | 12 | μA | 3.0 | 1 | | | |
| D025 | | _ | 1 | 6 | 10 | μA | 2.3 | SOSC Current | | | |
| | | — | 2.2 | 8.5 | 20 | μA | 3.0 | | | | |
| | | _ | 5.5 | 15 | 25 | μA | 5.0 | | | | |
| D026 | | _ | 0.1 | 1.5 | 9 | μA | 1.8 | A/D Current (Note 3), | | | |
| | | — | 0.2 | 2.7 | 10 | μA | 3.0 | no conversion in progress | | | |
| D026 | | _ | 0.3 | 4 | 11 | μA | 2.3 | A/D Current (Note 3), | | | |
| | | _ | 0.35 | 5 | 13 | μA | 3.0 | no conversion in progress | | | |
| | | _ | 0.45 | 8 | 16 | μA | 5.0 | | | | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: A/D oscillator source is FRC.

4: Specification for PIC16F1512/3 devices assumes that Low-Power Sleep mode is selected, when available, via the VREGCON register (see Section 8.2.2 "Peripheral Usage in Sleep" and Register 8-1).

| TABLE 23-3. POWER-DOWN CURRENTS (IPD) / (CONTINUED) | TABLE 25-3: | POWER-DOWN CURRENTS (IPD) ^(1,2,4) (CONTINUED) |
|---|-------------|--|
|---|-------------|--|

| PIC16LF1 | Standard Operating Conditions (unless otherwise stated) | | | | | | | |
|--------------|---|--------|-------|-------|--------|-------|-----|------------------------|
| PIC16F1512/3 | | | | | | | | |
| Param | Device Characteristics | Min | Truck | Max. | Max. | Units | | Conditions |
| No. | Device Characteristics | Min. 1 | Тур† | +85°C | +125°C | Units | Vdd | Note |
| D026A* | | — | 250 | 400 | 410 | μA | 1.8 | A/D Current (Note 3), |
| | | _ | 260 | 420 | 430 | μA | 3.0 | conversion in progress |
| D026A* | | — | 280 | 430 | 440 | μA | 2.3 | A/D Current (Note 3), |
| | | — | 300 | 450 | 460 | μA | 3.0 | conversion in progress |
| | | _ | 320 | 470 | 480 | μA | 5.0 | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: A/D oscillator source is FRC.

4: Specification for PIC16F1512/3 devices assumes that Low-Power Sleep mode is selected, when available, via the VREGCON register (see Section 8.2.2 "Peripheral Usage in Sleep" and Register 8-1).

TABLE 25-4:

I/O PORTS Standard Operating Conditions (unless otherwise stated) Param Characteristic Min. Typ† Max. Units Conditions Sym. No. VIL Input Low Voltage I/O PORT: D030 with TTL buffer 0.8 V $4.5V \le VDD \le 5.5V$ _ _ D030A 0.15 VDD V $1.8V \leq V\text{DD} \leq 4.5V$ D031 with Schmitt Trigger buffer 0.2 VDD V $2.0V \le V\text{DD} \le 5.5V$ with I²C levels 0.3 VDD V _ _ with SMBus levels 0.8 V $2.7V \leq V\text{DD} \leq 5.5V$ D032 MCLR, OSC1 (RC mode)(1) _ _ 0.2 VDD V D033 OSC1 (HS mode) 0.3 VDD V _ ____ Vін Input High Voltage I/O ports: _ ____ D040 with TTL buffer 2.0 V $4.5V \leq V\text{DD} \leq 5.5V$ D040A 0.25 VDD + V $1.8V \le VDD \le 4.5V$ 0.8 D041 with Schmitt Trigger buffer 0.8 VDD V $2.0V \leq V\text{DD} \leq 5.5V$ _ _ with I²C levels 0.7 VDD V v with SMBus levels 2.1 $2.7V \leq V\text{DD} \leq 5.5V$ MCLR D042 0.8 VDD V _ _ D043A OSC1 (HS mode) 0.7 VDD V D043B OSC1 (RC mode) 0.9 VDD V VDD > 2.0V (Note 1) Input Leakage Current⁽²⁾ lı∟ D060 I/O ports ± 5 ± 125 nA Vss \leq VPIN \leq VDD, Pin at highimpedance at 85°C ± 1000 125°C +5nA MCLR⁽³⁾ D061 $Vss \le VPIN \le VDD at 85^{\circ}C$ ± 50 ± 200 nA IPUR Weak Pull-up Current D070* 25 100 200 VDD = 3.3V. VPIN = VSS 25 140 300 μA VDD = 5.0V, VPIN = VSS Output Low Voltage⁽⁴⁾ Vol D080 I/O ports IOL = 8 mA, VDD = 5VV 0.6 IOL = 6 mA, VDD = 3.3 VIOL = 1.8 mA, VDD = 1.8V Vон Output High Voltage⁽⁴⁾ D090 I/O ports ІОН = 3.5 mA, VDD = 5V

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

VDD - 0.7

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

ІОН = 3 mA, VDD = 3.3V

ІОН = 1 mA, VDD = 1.8V

V

TABLE 25-4: I/O PORTS (CONTINUED)

| Standard | Standard Operating Conditions (unless otherwise stated) | | | | | | | | | |
|--------------|---|----------------|------|------|------|-------|--|--|--|--|
| Param No. | Sym. | Characteristic | Min. | Тур† | Max. | Units | Conditions | | | |
| | Capacitive Loading Specs on Output Pins | | | | | | | | | |
| D101* | COSC2 | OSC2 pin | _ | _ | 15 | pF | In XT, HS and LP modes when external clock is used to drive OSC1 | | | |
| D101A* | Сю | All I/O pins | _ | _ | 50 | pF | | | | |

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

*

TABLE 25-5: MEMORY PROGRAMMING REQUIREMENTS

| | | ing Conditions (unless otherwise sta | licuj | | | 1 | 1 |
|--------------|--------|--|-------------|------|-------------------------|-------|--|
| Param No. | Sym. | Characteristic | Min. | Тур† | Max. | Units | Conditions |
| | | Program Memory Programming Specifications | | | | | |
| D110 | Vінн | Voltage on MCLR/VPP/RA5 pin | 8.0 | _ | 9.0 | V | (Note 2, Note 3) |
| D111 | IDDP | Supply Current during Programming | — | — | 10 | mA | |
| D112 | VBE | VDD for Bulk Erase | 2.7 | — | VDD max. | V | |
| D113 | VPEW | VDD for Write or Row Erase | Vdd min. | — | VDD max. | V | |
| D114 | IPPPGM | Current on MCLR/VPP during Erase/ Write | _ | _ | 1.0 | mA | |
| D115 | IDDPGM | Current on VDD during Erase/Write | _ | | 5.0 | mA | |
| | | Program Flash Memory | | | | | |
| D121 | Ер | Cell Endurance | 10K | _ | — | E/W | -40°C to +85°C (Note 1) |
| D122 | Vprw | VDD for Read/Write | Vdd min. | _ | V _{DD} max. | V | |
| D123 | Tiw | Self-timed Write Cycle Time | _ | 2 | 2.5 | ms | |
| D124 | TRETD | Characteristic Retention | — | 40 | _ | Year | Provided no other specifications are violated |
| D125 | EHEFC | High-Endurance Flash Cell | 100K | — | — | E/W | $0^{\circ}C \le TA \le +60^{\circ}C$, lower byte last 128 addresses |

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Self-write and Block Erase.

2: Required only if single-supply programming is disabled.

3: The MPLAB[®] ICD 2 does not support variable VPP output. Circuitry to limit the MPLAB ICD 2 VPP voltage must be placed between the MPLAB ICD 2 and target system when programming or debugging with the MPLAB ICD 2.

25.4 Thermal Considerations

| otanidai | a operating | Conditions (unless otherwise stated) | | 1 | I | | | | |
|--------------|--------------------|--|------|-------|--|--|--|--|--|
| Param No. | Sym Characteristic | | Тур. | Units | Conditions | | | | |
| TH01 | θJA | Thermal Resistance Junction to Ambient | 80 | °C/W | 28-pin SOIC package | | | | |
| | | | 60 | °C/W | 28-pin SPDIP package | | | | |
| | | | 90 | °C/W | 28-pin SSOP package | | | | |
| | | | 27.5 | °C/W | 28-pin UQFN package | | | | |
| TH02 | θJC | Thermal Resistance Junction to Case | 24 | °C/W | 28-pin SOIC package | | | | |
| | | | 31.4 | °C/W | 28-pin SPDIP package | | | | |
| | | | 24 | °C/W | 28-pin SSOP package | | | | |
| | | | 24 | °C/W | 28-pin UQFN package | | | | |
| TH03 | TJMAX | Maximum Junction Temperature | 150 | °C | | | | | |
| TH04 | PD | Power Dissipation | _ | W | PD = PINTERNAL + PI/O | | | | |
| TH05 | PINTERNAL | Internal Power Dissipation | _ | W | PINTERNAL = IDD x VDD ⁽¹⁾ | | | | |
| TH06 | Pi/o | I/O Power Dissipation | _ | W | $PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$ | | | | |
| TH07 | Pder | Derated Power | _ | W | Pder = PDmax (Tj - Ta)/θja ⁽²⁾ | | | | |
| agand | | a Ba Datarminad | | | • | | | | |

Standard Operating Conditions (unless otherwise stated)

Legend: TBD = To Be Determined

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature; TJ = Junction Temperature.


25.5 AC Characteristics

Timing Parameter Symbology has been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

| 2. Tpp5 | | 1 | |
|---------|--------------------------------------|-----|----------------|
| Т | | | |
| F | Frequency | Т | Time |
| Lowerc | ase letters (pp) and their meanings: | | |
| рр | | | |
| сс | CCP1 | osc | OSC1 |
| ck | CLKOUT | rd | RD |
| CS | CS | rw | RD or WR |
| di | SDIx | SC | SCKx |
| do | SDO | SS | SS |
| dt | Data in | t0 | TOCKI |
| io | I/O PORT | t1 | T1CKI |
| mc | MCLR | wr | WR |
| Upperc | ase letters and their meanings: | | |
| S | | | |
| F | Fall | Р | Period |
| Н | High | R | Rise |
| I | Invalid (High-impedance) | V | Valid |
| L | Low | Z | High-impedance |

FIGURE 25-4: LOAD CONDITIONS






TABLE 25-6: CLOCK OSCILLATOR TIMING REQUIREMENTS

| Param No. | Sym. | Characteristic | Min. | Тур† | Max. | Units | Conditions |
|--------------|-------|---|------|--------|----------|-------|--------------------------------|
| OS01 | Fosc | External CLKIN Frequency ⁽¹⁾ | DC | _ | 0.5 | MHz | EC Oscillator mode (low) |
| | | | DC | _ | 4 | MHz | EC Oscillator mode (medium) |
| | | | DC | _ | 20 | MHz | EC Oscillator mode (high) |
| | | Oscillator Frequency ⁽¹⁾ | — | 32.768 | _ | kHz | LP Oscillator mode |
| | | | 0.1 | _ | 4 | MHz | XT Oscillator mode |
| | | | 1 | _ | 4 | MHz | HS Oscillator mode |
| | | | 1 | — | 20 | MHz | HS Oscillator mode, VDD > 2.7V |
| | | | DC | _ | 4 | MHz | RC Oscillator mode, VDD > 2.0V |
| OS02 | Tosc | External CLKIN Period ⁽¹⁾ | 27 | _ | × | μS | LP Oscillator mode |
| | | | 250 | _ | × | ns | XT Oscillator mode |
| | | | 50 | _ | × | ns | HS Oscillator mode |
| | | | 50 | _ | × | ns | EC Oscillator mode |
| | | Oscillator Period ⁽¹⁾ | _ | 30.5 | | μS | LP Oscillator mode |
| | | | 250 | _ | 10,000 | ns | XT Oscillator mode |
| | | | 50 | _ | 1,000 | ns | HS Oscillator mode |
| | | | 250 | _ | — | ns | RC Oscillator mode |
| OS03 | Тсү | Instruction Cycle Time ⁽¹⁾ | 125 | _ | DC | ns | Tcy = Fosc/4 |
| OS04* | TosH, | External CLKIN High, | 2 | | | μs | LP oscillator |
| | TosL | External CLKIN Low | 100 | — | — | ns | XT oscillator |
| | | | 20 | — | — | ns | HS oscillator |
| OS05* | TosR, | External CLKIN Rise, | 0 | — | × | ns | LP oscillator |
| | TosF | External CLKIN Fall | 0 | — | × | ns | XT oscillator |
| | | | 0 | — | ∞ | ns | HS oscillator |

Standard Operating Conditions (unless otherwise stated)

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

TABLE 25-7: OSCILLATOR PARAMETERS

| Standar | Standard Operating Conditions (unless otherwise stated) | | | | | | | | | | |
|--------------|---|--|--------------------|------|------|------|-------|------------------------------------|--|--|--|
| Param No. | Sym. | Characteristic | Freq. Tolerance | Min. | Тур† | Max. | Units | Conditions | | | |
| OS08 | HFosc | Internal Calibrated HFINTOSC Frequency ⁽¹⁾ | ±2% | — | 16.0 | - | MHz | VDD = 3.0V, TA = 25°C, (Note 2) | | | |
| OS09 | LFosc | Internal LFINTOSC Frequency | _ | - | 31 | _ | kHz | (Note 3) | | | |
| OS10* | TIOSC ST | HFINTOSC Wake-up from Sleep Start-up Time | | — | 5 | 15 | μS | | | | |

* These parameters are characterized but not tested.


† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


Note 1: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

2: See Figure 26-58: "HFINTOSC Accuracy Over Temperature, VDD = 1.8V, PIC16LF1512/3 Only", and Figure 26-59: "HFINTOSC Accuracy Over Temperature, $2.3V \le VDD \le 5.5V$ ".

3: See Figure 26-56: "LFINTOSC Frequency over VDD and Temperature, PIC16LF1512/3 Only", and Figure 26-57: "LFINTOSC Frequency over VDD and Temperature, PIC16F1512/3".







| TABLE 25-8: C | LKOUT AND I/O TIMING PARAMETERS |
|---------------|---------------------------------|
|---------------|---------------------------------|

| Standar | d Operating | Conditions (unless otherwise stated) | | | | | |
|--------------|-------------|--|---------------|----------|----------|-------|------------------------------|
| Param No. | Sym. | Characteristic | Min. | Тур† | Max. | Units | Conditions |
| OS11 | TosH2ckL | Fosc↑ to CLKOUT↓ ⁽¹⁾ | — | — | 70 | ns | VDD = 3.3-5.0V |
| OS12 | TosH2ckH | Fosc↑ to CLKOUT↑ ⁽¹⁾ | — | _ | 72 | ns | VDD = 3.3-5.0V |
| OS13 | TckL2ioV | CLKOUT↓ to Port out valid ⁽¹⁾ | — | _ | 20 | ns | |
| OS14 | TioV2ckH | Port input valid before CLKOUT ⁽¹⁾ | Tosc + 200 ns | _ | _ | ns | |
| OS15 | TosH2ioV | Fosc↑ (Q1 cycle) to Port out valid | — | 50 | 70* | ns | VDD = 3.3-5.0V |
| OS16 | TosH2iol | Fosc↑ (Q2 cycle) to Port input invalid (I/O in hold time) | 50 | — | — | ns | VDD = 3.3-5.0V |
| OS17 | TioV2osH | Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time) | 20 | - | _ | ns | |
| OS18 | TioR | Port output rise time | — | 40 15 | 72 32 | ns | VDD = 1.8V VDD = 3.3-5.0V |
| OS19 | TioF | Port output fall time | — | 28 15 | 55 30 | ns | VDD = 1.8V VDD = 3.3-5.0V |
| OS20* | Tinp | INT pin input high or low time | 25 | — | — | ns | |
| OS21* | Tioc | Interrupt-on-change new input level time | 25 | _ | _ | ns | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

Note 1: Asserted low.




FIGURE 25-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP






TABLE 25-9:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET PARAMETERS

| Standa | rd Operati | ng Conditions (unless otherwise stated) | | | | | |
|--------------|------------|--|--------------|-------------|--------------|--------|--|
| Param No. | Sym. | Characteristic | Min. | Тур† | Max. | Units | Conditions |
| 30 | ТмсL | MCLR Pulse Width (low) | 2 | — | — | μS | |
| 31 | Twdtlp | Low-Power Watchdog Timer Time-out Period | 10 | 16 | 27 | ms | VDD = 3.3V-5V, 1:512 Prescaler used |
| 32 | Tost | Oscillator Start-up Timer Period ^{(1), (2)} | — | 1024 | — | Tosc | (Note 3) |
| 33* | TPWRT | Power-up Timer Period, PWRTE = 0 | 40 | 65 | 140 | ms | |
| 34* | Tioz | I/O high-impedance from MCLR Low or Watchdog Timer Reset | — | — | 2.0 | μS | |
| 35 | VBOR | Brown-out Reset Voltage ⁽⁴⁾ | 2.58 | 2.70 | 2.85 | V | BORV = 2.7V |
| | | | 2.35 1.80 | 2.45 1.9 | 2.57 2.11 | V V | BORV = 2.45V for F devices only BORV = 1.9V for LF devices only |
| 35A | VLPBOR | Low-Power Brown-out | 1.8 | 2.1 | 2.5 | V | LPBOR = 1 |
| 36* | VHYST | Brown-out Reset Hysteresis | 0 | 25 | 60 | mV | -40°C to +85°C |
| 37* | TBORDC | Brown-out Reset DC Response Time | 1 | 3 | 35 | μS | $V\text{DD} \leq V\text{BOR}$ |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

2: By design.

3: Period of the slower clock.

4: To ensure these voltage tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.

FIGURE 25-10: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 25-10: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

| Standa | rd Operating | g Conditions (u | Inless otherwi | se stated) | | | | | |
|--------------|----------------|-------------------------------------|---|-------------------------|---|------------|--------|-------|------------------------------------|
| Param No. | Sym. | | Characterist | ic | Min. | Тур† | Max. | Units | Conditions |
| 40* | T⊤0H | T0CKI High Pulse Width No Prescaler | | 0.5 Tcy + 20 | — | | ns | | |
| | | | With Pres- caler | | | — | _ | ns | |
| 41* | T⊤0L | T0CKI Low F | ulse Width | ulse Width No Prescaler | | — | _ | ns | |
| | | | | With Pres- caler | | — | | ns | |
| 42* | T⊤0P | T0CKI Period | | | Greater of: 20 or <u>Tcy + 40</u> N | — | _ | ns | N = prescale value (2, 4,, 256) |
| 45* | T⊤1H | T1CKI High | I High Synchronous, No Prescaler | | 0.5 Tcy + 20 | _ | _ | ns | |
| | | Time | Synchronous, with Prescaler | | 15 | — | _ | ns | |
| | | | Asynchronous | ; | 30 | _ | _ | ns | |
| 46* | T⊤1L | T1CKI Low | Synchronous, | No Prescaler | 0.5 Tcy + 20 | _ | | ns | |
| | | Time | Synchronous, | with Prescaler | 15 | _ | | ns | |
| | | | Asynchronous | ; | 30 | _ | | ns | |
| 47* | T⊤1P | T1CKI Input Period | Synchronous | rnchronous | | — | _ | ns | N = prescale value (1, 2, 4, 8) |
| | | | Asynchronous | | 60 | — | | ns | |
| 48 | F⊤1 | Range | bscillator Input Frequency abled by setting bit T1OSCEN) | | 32.4 | 32.76 8 | 33.1 | kHz | |
| 49* | TCKEZT- MR1 | Delay from E Increment | xternal Clock E | dge to Timer | 2 Tosc | | 7 Tosc | | Timers in Sync mode |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 25-11: CAPTURE/COMPARE/PWM TIMINGS (CCP)




TABLE 25-11: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

| Standa | rd Opei | ating Conditions (unless | | | | | | |
|--------------|---------|--------------------------|----------------|-----------------------|------|------|-------|---------------------------------|
| Param No. | Sym. | Characteris | stic | Min. | Тур† | Max. | Units | Conditions |
| CC01* | TccL | CCP Input Low Time | No Prescaler | 0.5Tcy + 20 | _ | _ | ns | |
| | | | With Prescaler | 20 | | _ | ns | |
| CC02* | TccH | CCP Input High Time | No Prescaler | 0.5Tcy + 20 | | | ns | |
| | | | With Prescaler | 20 | — | _ | ns | |
| CC03* | TccP | CCP Input Period | | <u>3Tcy + 40</u> N | — | — | ns | N = prescale value (1, 4 or 16) |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 25-12: ANALOG-TO-DIGITAL CONVERTER (ADC) CHARACTERISTICS^(1,2,3)

Standard Operating Conditions (unless otherwise stated)

| VDD = 3. | | = 25°C | | | | | |
|--------------|------|---|------|------|-------|-----------|---------------------------------|
| Param No. | Sym. | Characteristic | Min. | Тур† | Max. | Unit s | Conditions |
| AD01 | NR | Resolution | — | _ | 10 | bit | |
| AD02 | EIL | Integral Error | — | _ | ±1.25 | LSb | VREF = 3.0V |
| AD03 | Edl | Differential Error | — | | ±1 | LSb | No missing codes VREF = 3.0V |
| AD04 | EOFF | Offset Error | - | _ | ±2.5 | LSb | VREF = 3.0V |
| AD05 | Egn | Gain Error | - | _ | ±2.0 | LSb | VREF = 3.0V |
| AD06 | Vref | Reference Voltage ⁽⁴⁾ | 1.8 | | Vdd | V | |
| AD07 | VAIN | Full-Scale Range | Vss | _ | VREF | V | |
| AD08 | Zain | Recommended Impedance of Analog Voltage Source | _ | _ | 10 | kΩ | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

3: ADC VREF is from external VREF, VDD pin or FVR, whichever is selected as reference input.

4: FVR voltage selected must be 2.048V or 4.096V.

TABLE 25-13: A/D CONVERSION REQUIREMENTS


| Param No. | Sym. | Characteristic | Min. | Тур† | Max. | Units | Conditions |
|--------------|------|---|------|------|------|-------|--|
| AD130* | Tad | A/D Clock Period | 1.0 | _ | 9.0 | μS | Tosc-based |
| | | A/D Internal RC Oscillator Period | 1.0 | 1.6 | 6.0 | μS | ADCS<1:0> = 11 (ADRC mode) |
| AD131 | Тслу | Conversion Time (not including Acquisition Time) ⁽¹⁾ | - | 11 | — | Tad | Set GO/DONE bit to conversion complete |
| AD132* | TACQ | Acquisition Time | _ | 5.0 | _ | μS | |

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not † tested.

Note 1: The ADRES register may be read on the following TCY cycle.

FIGURE 25-12: A/D CONVERSION TIMING (NORMAL MODE)






TABLE 25-14: LOW DROPOUT (LDO) REGULATOR CHARACTERISTICS:

| Standar | Standard Operating Conditions (unless otherwise stated) | | | | | | | | | | | |
|--------------|---|------------------------|------|------|------|-------|------------|--|--|--|--|--|
| Param No. | Sym. | Characteristic | Min. | Тур† | Max. | Units | Conditions | | | | | |
| LD001 | | LDO Regulation Voltage | _ | 3.4 | _ | V | | | | | | |
| LD002 | | LDO External Capacitor | 0.1 | _ | 1 | μF | | | | | | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 25-14: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 25-15: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

| Standar | Standard Operating Conditions (unless otherwise stated) | | | | | | | | | | | |
|---------------|---|-----------------------------------|----------------|---|------|-------|------------|--|--|--|--|--|
| Param. No. | Symbol | Characteristic | Characteristic | | Max. | Units | Conditions | | | | | |
| US120* | TCKH2DTV | <u> </u> | 3.0-5.5V | _ | 80 | ns | | | | | | |
| | Clock high to data-out valid | | 1.8-5.5V | _ | 100 | ns | | | | | | |
| US121* | TCKRF | Clock out rise time and fall time | 3.0-5.5V | — | 45 | ns | | | | | | |
| | | (Master mode) | 1.8-5.5V | _ | 50 | ns | | | | | | |
| US122* | TDTRF | Data-out rise time and fall time | 3.0-5.5V | _ | 45 | ns | | | | | | |
| | | | 1.8-5.5V | _ | 50 | ns | | | | | | |

FIGURE 25-15: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 25-16: USART SYNCHRONOUS RECEIVE REQUIREMENTS

| Standar | Standard Operating Conditions (unless otherwise stated) | | | | | | | | | | |
|---------------|---|--|------|------|-------|------------|--|--|--|--|--|
| Param. No. | Symbol | Characteristic | Min. | Max. | Units | Conditions | | | | | |
| US125* | TDTV2CKL | SYNC RCV (Master and Slave) Data-hold before CK \downarrow (DT hold time) | 10 | | ns | | | | | | |
| US126* | TCKL2DTL | Data-hold after CK \downarrow (DT hold time) | 15 | _ | ns | | | | | | |





FIGURE 25-17: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)







FIGURE 25-18: SPI SLAVE MODE TIMING (CKE = 0)





| Standar | d Operating C | Conditions (unless otherwise stated) | | | | | | |
|--------------|-----------------------|--|--------------------------------------|-------------|------|------|-------|------------|
| Param No. | Symbol | Characteristic | | Min. | Тур† | Max. | Units | Conditions |
| SP70* | TssL2scH, TssL2scL | $\overline{SSx}\downarrow$ to SCKx \downarrow or SCKx \uparrow input | 2.25 | | - | Тсү | | |
| SP71* | TscH | SCKx input high time (Slave mode) | Tcy + 20 | _ | _ | ns | | |
| SP72* | TscL | SCKx input low time (Slave mode) | Tcy + 20 | _ | _ | ns | | |
| SP73* | TDIV2SCH, TDIV2SCL | Setup time of SDIx data input to SCK | 100 | | — | ns | | |
| SP74* | TscH2DIL, TscL2DIL | Hold time of SDIx data input to SCKx | time of SDIx data input to SCKx edge | | | - | ns | |
| SP75* | TDOR | SDO data output rise time | 3.0-5.5V | — | 10 | 25 | ns | |
| | | | 1.8-5.5V | — | 25 | 50 | ns | |
| SP76* | TDOF | SDOx data output fall time | | — | 10 | 25 | ns | |
| SP77* | TssH2doZ | SSx↑ to SDOx output high-impedance | e | 10 | _ | 50 | ns | |
| SP78* | TscR | SCKx output rise time | 3.0-5.5V | — | 10 | 25 | ns | |
| | | (Master mode) | 1.8-5.5V | — | 25 | 50 | ns | |
| SP79* | TscF | SCKx output fall time (Master mode) | | — | 10 | 25 | ns | |
| SP80* | TscH2doV, | SDOx data output valid after SCKx | 3.0-5.5V | — | _ | 50 | ns | |
| | TscL2DoV | edge | 1.8-5.5V | — | _ | 145 | ns | |
| SP81* | TDOV2scH, TDOV2scL | SDOx data output setup to SCKx edge | | Тсу | — | — | ns | |
| SP82* | TssL2doV | SDOx data output valid after $\overline{SS}\downarrow$ ed | ge | _ | _ | 50 | ns | |
| SP83* | TscH2ssH, TscL2ssH | SSx ↑ after SCKx edge | | 1.5Tcy + 40 | | - | ns | |

TABLE 25-17: SPI MODE REQUIREMENTS

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 25-20: I²C BUS START/STOP BITS TIMING




FIGURE 25-21: I²C BUS DATA TIMING




TABLE 25-18: I²C BUS START/STOP BITS REQUIREMENTS

| Standard | Standard Operating Conditions (unless otherwise stated) | | | | | | | | | | |
|---------------|---|-----------------|--------------|------|-----|------|-----------|------------------------------|--|--|--|
| Param. No. | Symbol | Charact | eristic | Min. | Тур | Max. | Unit s | Conditions | | | |
| SP90* | TSU:STA | Start condition | 100 kHz mode | 4700 | | | ns | Only relevant for Repeated | | | |
| | | Setup time | 400 kHz mode | 600 | _ | — | | Start condition | | | |
| SP91* | THD:STA | Start condition | 100 kHz mode | 4000 | _ | _ | ns | After this period, the first | | | |
| | | Hold time | 400 kHz mode | 600 | _ | - | | clock pulse is generated | | | |
| SP92* | TSU:STO | Stop condition | 100 kHz mode | 4700 | _ | — | ns | | | | |
| | | Setup time | 400 kHz mode | 600 | _ | | | | | | |
| SP93 | THD:STO | Stop condition | 100 kHz mode | 4000 | _ | | ns | | | | |
| | | Hold time | 400 kHz mode | 600 | _ | | | | | | |

* These parameters are characterized but not tested.

| Param. | Symbol | Characte | eristic | Min. | Max. | Units | Conditions |
|--------|---------|------------------------|--------------|------------|------|-------|---|
| No. | - | | - | | | | |
| SP100* | Тнідн | Clock high time | 100 kHz mode | 4.0 | — | μS | Device must operate at a minimum of 1.5 MHz |
| | | | 400 kHz mode | 0.6 | — | μS | Device must operate at a minimum of 10 MHz |
| | | | SSP module | 1.5Tcy | | _ | |
| SP101* | TLOW | Clock low time | 100 kHz mode | 4.7 | — | μs | Device must operate at a minimum of 1.5 MHz |
| | | | 400 kHz mode | 1.3 | — | μs | Device must operate at a minimum of 10 MHz |
| | | | SSP module | 1.5Tcy | — | — | |
| SP102* | TR | SDAx and SCLx rise | 100 kHz mode | — | 1000 | ns | |
| | | time | 400 kHz mode | 20 + 0.1CB | 300 | ns | CB is specified to be from 10-400 pF |
| SP103* | TF | SDAx and SCLx fall | 100 kHz mode | — | 250 | ns | |
| | | time | 400 kHz mode | 20 + 0.1CB | 250 | ns | CB is specified to be from 10-400 pF |
| SP106* | THD:DAT | Data input hold time | 100 kHz mode | 0 | | ns | |
| | | | 400 kHz mode | 0 | 0.9 | μS | - |
| SP107* | TSU:DAT | Data input setup time | 100 kHz mode | 250 | _ | ns | (Note 2) |
| | | | 400 kHz mode | 100 | _ | ns | |
| SP109* | ΤΑΑ | Output valid from | 100 kHz mode | — | 3500 | ns | (Note 1) |
| | | clock | 400 kHz mode | — | | ns | |
| SP110* | TBUF | Bus free time | 100 kHz mode | 4.7 | — | μS | Time the bus must be free |
| | | | 400 kHz mode | 1.3 | — | μS | before a new transmission can start |
| SP111 | Св | Bus capacitive loading | | — | 400 | pF | |

TABLE 25-19: I²C BUS DATA REQUIREMENTS

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I²C bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement TSU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCLx signal. If such a device does stretch the low period of the SCLx signal, it must output the next data bit to the SDAx line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCLx line is released.


26.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for **design guidance** and are **not tested**.


In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.


Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "MAXIMUM", "Max.", "MINIMUM" or "Min." represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over each temperature range.














FIGURE 26-4: IDD MAXIMUM, XT AND EXTRC OSCILLATOR, PIC16LF1512/3 ONLY











FIGURE 26-8: IDD EC OSCILLATOR, LOW-POWER MODE, Fosc = 32 kHz, PIC16F1512/3 ONLY








FIGURE 26-10: IDD, EC OSCILLATOR, LOW-POWER MODE, Fosc = 500 kHz, PIC16F1512/3 ONLY










FIGURE 26-12: IDD MAXIMUM, EC OSCILLATOR, MEDIUM-POWER MODE, PIC16LF1512/3 ONLY










FIGURE 26-16: IDD MAXIMUM, EC OSCILLATOR, HIGH-POWER MODE, PIC16LF1512/3 ONLY




FIGURE 26-15: IDD TYPICAL, EC OSCILLATOR, HIGH-POWER MODE, PIC16LF1512/3 ONLY






FIGURE 26-18: IDD MAXIMUM, EC OSCILLATOR, HIGH-POWER MODE, PIC16F1512/3 ONLY













FIGURE 26-19: IDD, LFINTOSC MODE, Fosc = 31 kHz, PIC16LF1512/3 ONLY


























© 2012-2016 Microchip Technology Inc.















FIGURE 26-30: IDD MAXIMUM, HS OSCILLATOR, PIC16F1512/3 ONLY

















FIGURE 26-34: IPD, WATCHDOG TIMER (WDT), PIC16F1512/3 ONLY















FIGURE 26-38: IPD, BROWN-OUT RESET (BOR), BORV = 1, PIC16F1512/3 ONLY

















FIGURE 26-42: Vol vs. IoL OVER TEMPERATURE, VDD = 5.5V, PIC16F1512/3 ONLY


















FIGURE 26-46: Vol vs. IoL OVER TEMPERATURE, VDD = 1.8V, PIC16LF1512/3 ONLY






































FIGURE 26-55: FVR STABILIZATION PERIOD, PIC16LF1512/3 ONLY







FIGURE 26-57: LFINTOSC FREQUENCY OVER VDD AND TEMPERATURE, PIC16F1512/3 ONLY











27.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
- · Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

27.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- · Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

27.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

27.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

27.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

27.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

27.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

27.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

27.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

27.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

27.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

27.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.


27.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

28.0 PACKAGING INFORMATION


28.1 Package Marking Information




| Legend | : XXX Y YY WW NNN @3 * | Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package. |
|--------|--|---|
| Note: | be carried | nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information. |

Package Marking Information (Continued)

28-Lead UQFN (4x4x0.5 mm)



Example




28.2 Package Details

The following sections give the technical details of the packages.

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-052C Sheet 1 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





| | MILLIMETERS | | | | |
|--------------------------|-------------|-------------|----------|------|--|
| Dimension | Limits | MIN | NOM | MAX | |
| Number of Pins | N | | 28 | | |
| Pitch | е | | 1.27 BSC | | |
| Overall Height | A | - | - | 2.65 | |
| Molded Package Thickness | A2 | 2.05 | - | - | |
| Standoff § | A1 | 0.10 | - | 0.30 | |
| Overall Width | E | 10.30 BSC | | | |
| Molded Package Width | E1 | 7.50 BSC | | | |
| Overall Length | D | 17.90 BSC | | | |
| Chamfer (Optional) | h | 0.25 - 0.75 | | 0.75 | |
| Foot Length | L | 0.40 | - | 1.27 | |
| Footprint | L1 | 1.40 REF | | | |
| Lead Angle | Θ | 0° | - | I | |
| Foot Angle | φ | 0° | - | 8° | |
| Lead Thickness | С | 0.18 | - | 0.33 | |
| Lead Width | b | 0.31 | - | 0.51 | |
| Mold Draft Angle Top | α | 5° | - | 15° | |
| Mold Draft Angle Bottom | β | 5° | - | 15° | |


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| Units | | MILLIMETERS | | | |
|--------------------------|------------------|-------------|----------|------|--|
| Dimensior | Dimension Limits | | NOM | MAX | |
| Contact Pitch | ontact Pitch E | | 1.27 BSC | | |
| Contact Pad Spacing | С | | 9.40 | | |
| Contact Pad Width (X28) | Х | | | 0.60 | |
| Contact Pad Length (X28) | Y | | | 2.00 | |
| Distance Between Pads | Gx | 0.67 | | | |
| Distance Between Pads | G | 7.40 | | | |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | INCHES | | |
|----------------------------|------------------|----------|---------|-------|--|
| Dimension | Dimension Limits | | MIN NOM | | |
| Number of Pins | Ν | 28 | | | |
| Pitch | е | .100 BSC | | | |
| Top to Seating Plane | Α | - | _ | .200 | |
| Molded Package Thickness | A2 | .120 | .135 | .150 | |
| Base to Seating Plane | A1 | .015 | _ | - | |
| Shoulder to Shoulder Width | Е | .290 | .310 | .335 | |
| Molded Package Width | E1 | .240 | .285 | .295 | |
| Overall Length | D | 1.345 | 1.365 | 1.400 | |
| Tip to Seating Plane | L | .110 | .130 | .150 | |
| Lead Thickness | С | .008 | .010 | .015 | |
| Upper Lead Width | b1 | .040 | .050 | .070 | |
| Lower Lead Width | b | .014 | .018 | .022 | |
| Overall Row Spacing § | eВ | - | _ | .430 | |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B



For the most current package drawings, please see the Microchip Packaging Specification located at

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

http://www.microchip.com/packaging

| | Units | | MILLIMETERS | | | |
|--------------------------|------------------|------|-------------|-------|--|--|
| | Dimension Limits | | NOM | MAX | | |
| Number of Pins | | | 28 | | | |
| Pitch | е | | 0.65 BSC | | | |
| Overall Height | A | - | - | 2.00 | | |
| Molded Package Thickness | A2 | 1.65 | 1.75 | 1.85 | | |
| Standoff | A1 | 0.05 | - | - | | |
| Overall Width | E | 7.40 | 7.80 | 8.20 | | |
| Molded Package Width | E1 | 5.00 | 5.30 | 5.60 | | |
| Overall Length | D | 9.90 | 10.20 | 10.50 | | |
| Foot Length | L | 0.55 | 0.75 | 0.95 | | |
| Footprint | L1 | | 1.25 REF | | | |
| Lead Thickness | С | 0.09 | - | 0.25 | | |
| Foot Angle | φ | 0° | 4° | 8° | | |
| Lead Width | b | 0.22 | - | 0.38 | | |

Notes:


Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units | | MILLIMETERS | | | |
|--------------------------|----|-------------|------|------|--|
| Dimension Limits | | MIN | NOM | MAX | |
| Contact Pitch E | | 0.65 BSC | | | |
| Contact Pad Spacing | С | | 7.20 | | |
| Contact Pad Width (X28) | X1 | | | 0.45 | |
| Contact Pad Length (X28) | Y1 | | | 1.75 | |
| Distance Between Pads | G | 0.20 | | | |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-152A Sheet 1 of 2

28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units | | MILLIMETERS | | | | |
|------------------------|------------------|-------------|----------|------|--|--|
| Dimensior | Dimension Limits | | NOM | MAX | | |
| Number of Pins | N | | 28 | | | |
| Pitch | е | | 0.40 BSC | | | |
| Overall Height | A | 0.45 | 0.50 | 0.55 | | |
| Standoff | A1 | 0.00 | 0.02 | 0.05 | | |
| Contact Thickness | A3 | 0.127 REF | | | | |
| Overall Width | E | | 4.00 BSC | | | |
| Exposed Pad Width | | 2.55 | 2.65 | 2.75 | | |
| Overall Length | D | 4.00 BSC | | | | |
| Exposed Pad Length | D2 | 2.55 | 2.65 | 2.75 | | |
| Contact Width | b | 0.15 | 0.20 | 0.25 | | |
| Contact Length | L | 0.30 | 0.40 | 0.50 | | |
| Contact-to-Exposed Pad | | 0.20 | - | - | | |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-152A Sheet 2 of 2

28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 4x4 mm Body [UQFN] With 0.40 mm Contact Length





| Units | | MILLIMETERS | | | |
|----------------------------|----|-------------|----------|------|--|
| Dimension Limits | | MIN | NOM | MAX | |
| Contact Pitch E | | | 0.40 BSC | | |
| Optional Center Pad Width | W2 | | | 2.35 | |
| Optional Center Pad Length | T2 | | | 2.35 | |
| Contact Pad Spacing | C1 | | 4.00 | | |
| Contact Pad Spacing | C2 | | 4.00 | | |
| Contact Pad Width (X28) | X1 | | | 0.20 | |
| Contact Pad Length (X28) | Y1 | | | 0.80 | |
| Distance Between Pads | G | 0.20 | | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2152A

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A (02/2012)

Original release (02/2012)

Revision B (06/2012)

Updated Figure 16-1; Removed Figure 16-8; Added new Figure 16-8; Replaced Figures 16-9 and 16-10; Added Note 1 to Figure 16-12; Added Note 3 to Register 16-1; Added Note 4 to Register 16-7; Updated the Electrical Specifications section; Other minor corrections.

Revision C (03/2014)

Updated Table 3-1; Updated Table 5-1; Updated Table 11-1; Added paragraph to Section 14.1; Updated Equation 16-1; Updated Section 16.5 Hardware Capacitive Voltage Divider (CVD) Module; Updated Section 22.2; Updated the Electrical Specifications section; Added Characterization Graphs; Other minor corrections.

Revision D (07/2016)

Updated the Family Type Table and added the Memory Section; Other minor corrections.

THE MICROCHIP WEBSITE

Microchip provides online support via our WWW site at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. | [X] ⁽¹⁾ - X /XX XXX T Tape and Reel Temperature Package Patter | Examples: a) PIC16F1512T - I/SO 301 |
|--------------------------|---|--|
| Device | Option Range | a) FICTOR 1721 - 1/20 SOTT Tape and Reel, Industrial temperature, SOIC package b) PIC16F1512 - I/P |
| Device: | PIC16F1512, PIC16LF1512 PIC16F1513, PIC16LF1513 | Industrial temperature PDIP package c) PIC16F1513 - E/SS |
| Tape and Reel Option: | Blank = Standard packaging (tube or tray) T = Tape and Reel ⁽¹⁾ | Extended temperature, SSOP package |
| Temperature Range: | I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended) | |
| Package: | MV = Micro Lead Frame (UQFN) 4x4 P = Plastic DIP (PDIP) SO = SOIC SP = Skinny Plastic DIP (SPDIP) SS = SSOP | Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package |
| Pattern: | QTP, SQTP, Code or Special Requirements (blank otherwise) | availability with the Tape and Reel option. |

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2012-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0763-8



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256 ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600

Fax: 886-2-2508-0102 Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

06/23/16

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

PIC16F1512T-I/SO PIC16F1513T-I/SO PIC16LF1512T-I/SO PIC16LF1513T-I/SO PIC16F1512-I/SO PIC16F1513-E/SO PIC16F1513-I/SO PIC16LF1512-E/SO PIC16LF1512-I/SO PIC16LF1513-E/SO PIC16LF1513-I/SO PIC16F1512-E/SP PIC16F1512-I/SP PIC16F1513-E/SP PIC16F1513-I/SP PIC16LF1512-E/SP PIC16LF1512-I/SP PIC16LF1513-E/SP PIC16LF1513-I/SP PIC16F1512T-I/SS PIC16F1513T-I/SS PIC16LF1512T-I/SS PIC16LF1512-E/SS PIC16LF1512-E/SS PIC16F1513-E/SS PIC16F1513-E/SS PIC16F1513-I/SS PIC16LF1512-E/SS PIC16LF1512-E/SS PIC16LF1512-E/SS PIC16LF1513-E/SS PIC16F1513-E/SS PIC16F1513T-I/MV PIC16LF1512-E/SS PIC16LF1512-I/MV PIC16LF1513T-I/MV PIC16F1512-I/MV PIC16F1513-E/MV PIC16F1513-I/MV PIC16LF1512-E/MV PIC16F1512-E/MV PIC16LF1512-E/MV PIC16LF1512-E/MV PIC16LF1512-E/MV PIC16LF1512-E/MV PIC16F1512-E/MV PIC16F1512-E/MV