## 28/44-Pin, General Purpose, 16-Bit Flash Microcontrollers with Cryptographic Engine, ISO 7816 and XLP Technology

## Cryptographic Engine

- AES Engine with 128,192 or 256 -Bit Key
- Supports ECB, CBC, OFB, CTR and CFB128 modes
- DES/Triple DES (TDES) Engine: Supports 2-Key and 3-Key EDE or DED TDES
- Supports up to Three Unique Keys for TDES
- Programmatically Secure
- Pseudorandom Number Generator
- True Random Number Generator
- Non-Readable, On-Chip, OTP Key Storages


## Extreme Low-Power Features

- Multiple Power Management Options for Extreme Power Reduction:
- Vbat allows the device to transition to a backup battery for the lowest power consumption with RTCC
- Deep Sleep allows near total power-down with the ability to wake-up on internal or external triggers
- Sleep and Idle modes selectively shut down peripherals and/or core for substantial power reduction and fast wake-up
- Doze mode allows CPU to run at a lower clock speed than peripherals


## Extreme Low-Power Features (Continued)

- Alternate Clock modes allow On-the-Fly

Switching to a Lower Clock Speed for Selective
Power Reduction

- Extreme Low-Power Current Consumption for Deep Sleep:
- WDT: 270 nA @ 3.3V typical
- RTCC: 400 nA @ 32 kHz, 3.3V typical
- Deep Sleep current: 40 nA, 3.3V typical


## Analog Features

- 10/12-Bit, 13-Channel Analog-to-Digital (A/D) Converter:
- Conversion rate of 500 ksps (10-bit), 200 ksps (12-bit)
- Conversion available during Sleep and Idle
- Three Rail-to-Rail, Enhanced Analog Comparators with Programmable Input/Output Configuration
- Three On-Chip Programmable Voltage References
- Charge Time Measurement Unit (CTMU):
- Used for capacitive touch sensing, up to 13 channels
- Time measurement down to 100 ps resolution
- Operation in Sleep mode

| Device | Memory |  | $\stackrel{n}{=}$ | Analog Peripherals |  |  | Digital Peripherals |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | $\frac{\mathrm{T}}{\stackrel{\mathrm{C}}{\mathrm{O}}}$ |  |  | $\begin{aligned} & \underline{E} \\ & \text { U } \end{aligned}$ | $\overline{\mathbf{a}}$ |  |  |  |  |  |
| PIC24FJ128GA204 | 128K | 8K | 44 | 13 | 3 | 13 | 6 | 6 | 2 | 3 | 4 | Y | 5 | Y | Y |
| PIC24FJ128GA202 | 128K | 8K | 28 | 10 | 3 | 10 | 6 | 6 | 2 | 3 | 4 | N | 5 | Y | Y |
| PIC24FJ64GA204 | 64K | 8K | 44 | 13 | 3 | 13 | 6 | 6 | 2 | 3 | 4 | Y | 5 | Y | Y |
| PIC24FJ64GA202 | 64K | 8K | 28 | 10 | 3 | 10 | 6 | 6 | 2 | 3 | 4 | N | 5 | Y | Y |

## PIC24FJ128GA204 FAMILY

## Peripheral Features

- Up to Five External Interrupt Sources
- Peripheral Pin Select (PPS); Allows Independent I/O Mapping of Many Peripherals
- Five 16-Bit Timers/Counters with Prescaler:
- Can be paired as 32-bit timers/counters
- Six-Channel DMA supports All Peripheral modules:
- Minimizes CPU overhead and increases data throughput
- Six Input Capture modules, Each with a Dedicated 16-Bit Timer
- Six Output Compare/PWM modules, Each with a Dedicated 16-Bit Timer
- Enhanced Parallel Master/Slave Port (EPMP/EPSP)
- Hardware Real-Time Clock/Calendar (RTCC):
- Runs in Sleep, Deep Sleep and Vbat modes
- Three 3-Wire/4-Wire SPI modules:
- Support four Frame modes
- Variable FIFO buffer
- $I^{2} S$ mode
- Variable width from 2-bit to 32-bit
- Two $I^{2} \mathrm{C}^{\text {TM }}$ modules Support Multi-Master/Slave mode and 7-Bit/10-Bit Addressing
- Four UART modules:
- Support RS-485, RS-232 and LIN/J2602
- On-chip hardware encoder/decoder for IrDA ${ }^{\circledR}$
- Smart Card ISO 7816 support on UART1 and UART2 only:
- T = 0 protocol with automatic error handling
- T = 1 protocol
- Dedicated Guard Time Counter (GTC)
- Dedicated Waiting Time Counter (WTC)
- Auto-wake-up on Auto-Baud Detect (ABD)
- 4-level deep FIFO buffer
- Programmable 32-Bit Cyclic Redundancy Check (CRC) Generator
- Digital Signal Modulator provides On-Chip FSK and PSK Modulation for a Digital Signal Stream
- High-Current Sink/Source (18 mA/18 mA) on All I/O Pins
- Configurable Open-Drain Outputs on Digital I/O Pins
- 5.5V Tolerant Inputs on Most Pins


## High-Performance CPU

- Modified Harvard Architecture
- Up to 16 MIPS Operation @ 32 MHz
- 8 MHz Internal Oscillator:
- 96 MHz PLL option
- Multiple clock divide options
- Run-time self-calibration capability for maintaining better than $\pm 0.20 \%$ accuracy
- Fast start-up
- 17-Bit x 17-Bit Single-Cycle Hardware Fractional/Integer Multiplier
- 32-Bit by 16-Bit Hardware Divider
- $16 \times 16$-Bit Working Register Array
- C Compiler Optimized Instruction Set Architecture (ISA)
- Two Address Generation Units (AGUs) for Separate Read and Write Addressing of Data Memory


## Special Microcontroller Features

- Supply Voltage Range of 2.0 V to 3.6 V
- Two On-Chip Voltage Regulators (1.8V and 1.2V) for Regular and Extreme Low-Power Operation
- 20,000 Erase/Write Cycle Endurance Flash Program Memory, Typical
- Flash Data Retention: 20 Years Minimum
- Self-Programmable under Software Control
- Programmable Reference Clock Output
- In-Circuit Serial Programming ${ }^{\text {TM }}$ (ICSP ${ }^{\text {TM }}$ ) and In-Circuit Emulation (ICE) via 2 Pins
- JTAG Programming and Boundary Scan Support
- Fail-Safe Clock Monitor (FSCM) Operation:
- Detects clock failure and switches to on-chip, Low-Power RC Oscillator (LPRC)
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Separate Brown-out Reset (BOR) and Deep Sleep Brown-out Reset (DSBOR) Circuits
- Programmable High/Low-Voltage Detect (HLVD)
- Flexible Watchdog Timer (WDT) with its Own RC Oscillator for Reliable Operation
- Standard and Ultra Low-Power Watchdog Timers (ULPWs) for Reliable Operation in Standard and Deep Sleep modes


## Pin Diagrams

## 28-Pin SPDIP,

SOIC, SSOP ${ }^{(1)}$
5V tolerant


Legend: RPn represents remappable peripheral pins.

## Pin Diagrams (Continued)



Legend: RPn represents remappable peripheral pins.
Note 1: The back pad on QFN devices should be connected to Vss.

## Pin Diagrams (Continued)



## TABLE 1: PIC24FJXXGA204 PIN FUNCTION DESCRIPTIONS

| Pin | Function | Pin | Function |
| :---: | :--- | :--- | :--- |
| 1 | C1INC/C2INC/C3INC/RP9/SDA1/T1CK/CTED4/PMD3/CN21/RB9 | 23 | AN4/C1INB/RP2/SDA2/T5CK/T4CK/CTED13/CN6/RB2 |
| 2 | RP22/PMA1/PMALH/CN18/RC6 | 24 | AN5/C1INA/RP3/SCL2/CTED8/CN7/RB3 |
| 3 | RP23/PMA0/PMALL/CN17/RC7 | 25 | AN10/RP16/PMBE1/CN8/RC0 |
| 4 | RP24/PMA5/CN20/RC8 | 26 | AN11/RP17/PMCS2/CN9/RC1 |
| 5 | RP25/CTED7/PMA6/CN19/RC9 | 27 | AN12/RP18/PMACK1/CN10/RC2 |
| 6 | VBAT | 28 | VDD |
| 7 | VCAP | 29 | Vss |
| 8 | RP10/CTED11/PMD2/CN16/PGD2/RB10 | 30 | OSCI/CLKI/C1IND/PMCS1/CN30/RA2 |
| 9 | REFI/RP11/CTED9/PMD1/CN15/PGC2/RB11 | 31 | OSCO/CLKO/C2IND/CN29/RA3 |
| 10 | AN8/HLVDIN/RP12/PMD0/CN14/RB12 | 32 | TDO/PMA8/CN34/RA8 |
| 11 | AN7/C1INC/REFO/RP13/CTPLS/PMRD/PMWR/CN13/RB13 | 33 | SOSCI/CN1/RPI4/RB4 |
| 12 | TMS/PMA2/PMALU/CN36/RA10 | 34 | SOSCO/SCLKI/CN0/RA4 |
| 13 | TCK/PMA7/CN33/RA7 | 35 | TDI/PMA9/CN35/RA9 |
| 14 | CVREF/AN6/C3INB/RP14/PMWR/PMNEB/RTCC/CTED5/CN12/RB14 | 36 | RP19/PMBE0/CN28/RC3 |
| 15 | AN9/C3INA/RP15/T3CK/T2CK/CTED6/PMA14/CN11/PMCS/PMCS1/RB15 | 37 | RP20/PMA4/CN25/RC4 |
| 16 | AVss/Vss | 38 | RP21/PMA3/CN26/RC5 |
| 17 | AVDD | 39 | Vss |
| 18 | MCLR | 40 | VDD |
| 19 | CVREF+/VREF+/AN0/C3INC/CTED1/CN2/RA0 | 41 | PGD3/RP5/ASDA1(1)/PMD7/CN27/RB5 |
| 20 | CVREF-/VREF-/AN1/C3IND/CTED2/CN3/RA1 | 42 | PGC3/RP6/ASCL1(1)/PMD6/CN24/RB6 |
| 21 | AN2/CTCMP/C2INB/RP0/CN4/PGD1/RB0 | 43 | RP7/CTED3/INT0/CN23/PMD5/RB7 |
| 22 | AN3/C2INA/RP1/CTED12/CN5/PGC1/RB1 | 44 | RP8/SCL1/CTED10/PMD4/CN22/RB8 |

Legend: RPn represents remappable peripheral pins.
Note 1: Alternative multiplexing for SDA1 and SCL1 when the I2C1SEL bit is set.

## PIC24FJ128GA204 FAMILY

## Table of Contents

1.0 Device Overview ..... 9
2.0 Guidelines for Getting Started with 16-Bit Microcontrollers ..... 21
3.0 CPU ..... 27
4.0 Memory Organization ..... 33
5.0 Direct Memory Access Controller (DMA) ..... 67
6.0 Flash Program Memory ..... 75
7.0 Resets ..... 81
8.0 Interrupt Controller ..... 87
9.0 Oscillator Configuration ..... 141
10.0 Power-Saving Features ..... 155
11.0 I/O Ports ..... 167
12.0 Timer1 ..... 195
13.0 Timer2/3 and Timer4/5 ..... 199
14.0 Input Capture with Dedicated Timers ..... 205
15.0 Output Compare with Dedicated Timers ..... 211
16.0 Serial Peripheral Interface (SPI) ..... 221
17.0 Inter-Integrated Circuit ${ }^{\text {TM }}\left(\mathbf{I}^{2} \mathrm{C}^{\top M}\right)$ ..... 237
18.0 Universal Asynchronous Receiver Transmitter (UART) ..... 245
19.0 Data Signal Modulator (DSM) ..... 257
20.0 Enhanced Parallel Master Port (EPMP) ..... 263
21.0 Real-Time Clock and Calendar (RTCC) ..... 275
22.0 Cryptographic Engine ..... 289
23.0 32-Bit Programmable Cyclic Redundancy Check (CRC) Generator ..... 305
24.0 12-Bit A/D Converter with Threshold Detect ..... 311
25.0 Triple Comparator Module ..... 331
26.0 Comparator Voltage Reference ..... 337
27.0 Charge Time Measurement Unit (CTMU) ..... 339
28.0 High/Low-Voltage Detect (HLVD) ..... 347
29.0 Special Features ..... 349
30.0 Development Support ..... 363
31.0 Instruction Set Summary ..... 367
32.0 Electrical Characteristics ..... 375
33.0 Packaging Information. ..... 407
Appendix A: Revision History. ..... 425
Index ..... 427
The Microchip Web Site ..... 433
Customer Change Notification Service ..... 433
Customer Support ..... 433
Product Identification System ..... 435

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

## Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at: http://www.microchip.com
You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

## Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.
To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

## Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

### 1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24FJ64GA202
- PIC24FJ128GA202
- PIC24FJ64GA204
- PIC24FJ128GA204

The PIC24FJ128GA204 family expands the capabilities of the PIC24F family by adding a complete selection of Cryptographic Engines, ISO 7816 support and $I^{2} S$ support to its existing features. This combination, along with its ultra low-power features and Direct Memory Access (DMA) for peripherals, make this family the new standard for mixed-signal PIC ${ }^{\circledR}$ microcontrollers in one economical and power-saving package.

### 1.1 Core Features

### 1.1.1 16-BIT ARCHITECTURE

Central to all PIC24F devices is the 16 -bit modified Harvard architecture, first introduced with Microchip's dsPIC ${ }^{\circledR}$ Digital Signal Controllers (DSCs). The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear addressing of up to 12 Mbytes (program space) and 32 Kbytes (data)
- A 16 -element Working register array with built-in software stack support
- A $17 \times 17$ hardware multiplier with support for integer math
- Hardware support for 32 by 16 -bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages, such as ' C '
- Operational performance up to 16 MIPS


### 1.1.2 XLP POWER-SAVING TECHNOLOGY

The PIC24FJ128GA204 family of devices introduces a greatly expanded range of power-saving operating modes for the ultimate in power conservation. The new modes include:

- Retention Sleep, with essential circuits being powered from a separate low-voltage regulator
- Deep Sleep without RTCC, for the lowest possible power consumption under software control
- Vbat mode (with or without RTCC), to continue limited operation from a backup battery when VDD is removed

Many of these new low-power modes also support the continuous operation of the low-power, on-chip RealTime Clock/Calendar (RTCC), making it possible for an application to keep time while the device is otherwise asleep.
Aside from these new features, PIC24FJ128GA204 family devices also include all of the legacy power-saving features of previous PIC24F microcontrollers, such as:

- On-the-Fly Clock Switching, allowing the selection of a lower power clock during run time
- Doze Mode Operation, for maintaining peripheral clock speed while slowing the CPU clock
- Instruction-Based Power-Saving Modes, for quick invocation of Idle and the many Sleep modes


### 1.1.3 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC24FJ128GA204 family offer five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes
- Two External Clock modes
- A Phase-Locked Loop (PLL) frequency multiplier, which allows clock speeds of up to 32 MHz
- A Fast Internal Oscillator (FRC) - nominal 8 MHz output with multiple frequency divider options and automatic frequency self-calibration during run time
- A separate, Low-Power Internal RC Oscillator (LPRC) - 31 kHz nominal, for low-power, timing-insensitive applications.

The internal oscillator block also provides a stable reference source for the Fail-Safe Clock Monitor (FSCM). This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.

### 1.1.4 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve. This extends the ability of applications to grow from the relatively simple, to the powerful and complex, yet still selecting a Microchip device.

### 1.2 DMA Controller

PIC24FJ128GA204 family devices also add a Direct Memory Access (DMA) Controller to the existing PIC24F architecture. The DMA acts in concert with the CPU, allowing data to move between data memory and peripherals without the intervention of the CPU, increasing data throughput and decreasing execution time overhead. Six independently programmable channels make it possible to service multiple peripherals at virtually the same time, with each channel peripheral performing a different operation. Many types of data transfer operations are supported.

### 1.3 Cryptographic Engine

The Cryptographic Engine provides a new set of data security options. Using its own free-standing state machines, the engine can independently perform NIST standard encryption and decryption of data, independently of the CPU.
Support for True Random Number Generation (TRNG) and Pseudorandom Number Generation (PRNG); NIST SP800-90 compliant.

### 1.4 Other Special Features

- Peripheral Pin Select (PPS): The Peripheral Pin Select feature allows most digital peripherals to be mapped over a fixed set of digital I/O pins. Users may independently map the input and/or output of any one of the many digital peripherals to any one of the I/O pins.
- Communications: The PIC24FJ128GA204 family incorporates a range of serial communication peripherals to handle a range of application requirements. There are two independent $I^{2} \mathrm{C}^{\text {TM }}$ modules that support both Master and Slave modes of operation. Devices also have, through the PPS feature, four independent UARTs with built-in IrDA ${ }^{\circledR}$ encoders/decoders, ISO 7816 Smart Card support (UART1 and UART2 only), and three SPI modules with $I^{2} S$ and variable data width support.
- Analog Features: All members of the PIC24FJ128GA204 family include a 12-bit A/D Converter module and a triple comparator module. The A/D module incorporates a range of new features that allows the converter to assess and make decisions on incoming data, reducing CPU overhead for routine A/D conversions. The comparator module includes three analog comparators that are configurable for a wide range of operations.
- CTMU Interface: In addition to their other analog features, members of the PIC24FJ128GA204 family include the CTMU interface module. This provides a convenient method for precision time measurement and pulse generation, and can serve as an interface for capacitive sensors.
- Enhanced Parallel Master/Parallel Slave Port: This module allows rapid and transparent access to the microcontroller data bus, and enables the CPU to directly address external data memory. The parallel port can function in Master or Slave mode, accommodating data widths of 4,8 or 16 bits, and address widths of up to 23 bits in Master modes.
- Real-Time Clock and Calendar (RTCC): This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up timer resources and program memory space for use of the core application.
- Data Signal Modulator (DSM): The Data Signal Modulator (DSM) allows the user to mix a digital data stream (the "modulator signal") with a carrier signal to produce a modulated output.


### 1.5 Details on Individual Family Members

Devices in the PIC24FJ128GA204 family are available in 28 -pin and 44 -pin packages. The general block diagram for all devices is shown in Figure 1-1.
The devices are differentiated from each other in six ways:

1. Flash program memory (64 Kbytes for PIC24FJ64GA2XX devices and 128 Kbytes for PIC24FJ128GA2XX devices).
2. Available $\mathrm{I} / \mathrm{O}$ pins and ports ( 21 pins on two ports for 28 -pin devices, 35 pins on three ports for 44-pin devices).
3. Available Input Change Notification (ICN) inputs (20 on 28-pin devices and 34 on 44-pin devices).
4. Available remappable pins ( 14 pins on 28 -pin devices and 24 pins on 44-pin devices).
5. Analog input channels for the A/D Converter (12 channels for 44-pin devices and 9 channels for 28-pin devices).
All other features for devices in this family are identical. These are summarized in Table 1-1 and Table 1-2.

A list of the pin features available on the PIC24FJ128GA204 family devices, sorted by function, is shown in Table 1-3. Note that this table shows the pin location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of the data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

TABLE 1-1: DEVICE FEATURES FOR THE PIC24FJ128GA204 FAMILY: 44-PIN DEVICES

| Features | PIC24FJ64GA204 | PIC24FJ128GA204 |
| :---: | :---: | :---: |
| Operating Frequency | DC - 32 MHz |  |
| Program Memory (bytes) | 64K | 128K |
| Program Memory (instructions) | 22,016 | 44,032 |
| Data Memory (bytes) | 8K |  |
| Interrupt Sources (soft vectors/ NMI traps) | 71 (67/4) |  |
| I/O Ports | Ports A, B, C |  |
| Total I/O Pins | 35 |  |
| Remappable Pins | 25 (24 I/Os, 1 Input only) |  |
| Timers: <br> Total Number (16-bit) | $5^{(1)}$ |  |
| 32-Bit (from paired 16-bit timers) | 2 |  |
| Input Capture w/Timer Channels | $6^{(1)}$ |  |
| Output Compare/PWM Channels | $6^{(1)}$ |  |
| Input Change Notification Interrupt | 35 |  |
| Serial Communications: UART | $4^{(1)}$ |  |
| SPI (3-wire/4-wire) | $3^{(1)}$ |  |
| $\mathrm{I}^{2} \mathrm{C}^{\text {тм }}$ | 2 |  |
| Digital Signal Modulator (DSM) | Yes |  |
| Parallel Communications (EPMP/PSP) | Yes |  |
| JTAG Boundary Scan | Yes |  |
| 12-Bit SAR Analog-to-Digital Converter (A/D) (input channels) | 13 |  |
| Analog Comparators | 3 |  |
| CTMU Interface | 13 Channels |  |
| Resets (and Delays) | Core POR, Vdd POR, Vbat POR, BOR, ReSet Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (OST, PLL Lock) |  |
| Instruction Set | 76 Base Instructions, Multiple Addressing Mode Variations |  |
| Packages | 44-Pin TQFP and QFN |  |
| Cryptographic Engine | Supports AES with 128, 192 and 256-Bit Key, DES and TDES, True Random and Pseudorandom Number Generator, On-Chip OTP Storage |  |
| RTCC | Yes |  |

Note 1: Peripherals are accessible through remappable pins.

## PIC24FJ128GA204 FAMILY

TABLE 1-2: DEVICE FEATURES FOR THE PIC24FJ128GA204 FAMILY: 28-PIN DEVICES

| Features | PIC24FJ64GA202 | PIC24FJ128GA202 |
| :---: | :---: | :---: |
| Operating Frequency | DC - 32 MHz |  |
| Program Memory (bytes) | 64K | 128K |
| Program Memory (instructions) | 22,016 | 44,032 |
| Data Memory (bytes) | 8K |  |
| Interrupt Sources (soft vectors/ NMI traps) | 71 (67/4) |  |
| I/O Ports | Ports A, B |  |
| Total I/O Pins | 21 |  |
| Remappable Pins | 16 (15 I/Os, 1 Input only) |  |
| Timers: <br> Total Number (16-bit) | $5^{(1)}$ |  |
| 32-Bit (from paired 16-bit timers) | 2 |  |
| Input Capture w/Timer Channels | $6^{(1)}$ |  |
| Output Compare/PWM Channels | $6^{(1)}$ |  |
| Input Change Notification Interrupt | 21 |  |
| Serial Communications: UART | $4^{(1)}$ |  |
| SPI (3-wire/4-wire) | $3^{(1)}$ |  |
| $1^{2} \mathrm{C}^{\text {™ }}$ | 2 |  |
| Digital Signal Modulator (DSM) | Yes |  |
| JTAG Boundary Scan | Yes |  |
| 12-Bit SAR Analog-to-Digital Converter (A/D) (input channels) | 10 |  |
| Analog Comparators | 3 |  |
| CTMU Interface | 10 Channels |  |
| Resets (and Delays) | Core POR, Vdd POR, Vbat POR, BOR, Reset Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (OST, PLL Lock) |  |
| Instruction Set | 76 Base Instructions, Multiple Addressing Mode Variations |  |
| Packages | 28-Pin SPDIP, SSOP, SOIC and QFN-S |  |
| Cryptographic Engine | Supports AES with 128, 192 and 256-Bit Key, DES and TDES, True Random and Pseudorandom Number Generator, On-Chip OTP Storage |  |
| RTCC | Yes |  |

Note 1: Peripherals are accessible through remappable pins.

FIGURE 1-1: PIC24FJ128GA204 FAMILY GENERAL BLOCK DIAGRAM


Note 1: Not all I/O pins or features are implemented on all device pinout configurations. See Table 1-3 for specific implementations by pin count.
2: These peripheral I/Os are only accessible through remappable pins.

## PIC24FJ128GA204 FAMILY

TABLE 1-3: PIC24FJ128GA204 FAMILY PINOUT DESCRIPTIONS

| Pin Function | Pin Number/Grid Locator |  |  | 1/0 | Input <br> Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{\|c\|} \hline \text { 28-Pin } \\ \text { SPDIP/SOICI } \\ \text { SSOP } \end{array}$ | $\begin{aligned} & \text { 28-Pin } \\ & \text { QFN-S } \end{aligned}$ | 44-Pin TQFP/QFN |  |  |  |
| ANO | 2 | 27 | 19 | I | ANA | 12-Bit SAR A/D Converter Inputs. |
| AN1 | 3 | 28 | 20 | I | ANA |  |
| AN2 | 4 | 1 | 21 | 1 | ANA |  |
| AN3 | 5 | 2 | 22 | 1 | ANA |  |
| AN4 | 6 | 3 | 23 | I | ANA |  |
| AN5 | 7 | 4 | 24 | I | ANA |  |
| AN6 | 25 | 22 | 14 | 1 | ANA |  |
| AN7 | 24 | 21 | 11 | I | ANA |  |
| AN8 | 23 | 20 | 10 | 1 | ANA |  |
| AN9 | 26 | 23 | 15 | 1 | ANA |  |
| AN10 | - | - | 25 | 1 | ANA |  |
| AN11 | - | - | 26 | 1 | ANA |  |
| AN12 | - | - | 27 | 1 | ANA |  |
| ASCL1 | 15 | 12 | 42 | - | - |  |
| ASDA1 | 2 | 27 | 19 | - | - |  |
| AVDD | - | - | 17 | P | ANA | Positive Supply for Analog modules. |
| AVss | - | 24 | 16 | P | ANA | Ground Reference for Analog modules. |
| C1INA | 7 | 4 | 24 | 1 | ANA | Comparator 1 Input A. |
| C1INB | 6 | 3 | 23 | 1 | ANA | Comparator 1 Input B. |
| C1INC | 24 | 15 | 1 | I | ANA | Comparator 1 Input C. |
| C1IND | 9 | 6 | 30 | 1 | ANA | Comparator 1 Input D. |
| C2INA | 5 | 2 | 22 | 1 | ANA | Comparator 2 Input A. |
| C2INB | 4 | 1 | 21 | 1 | ANA | Comparator 2 Input B. |
| C2INC | 18 | 15 | 1 | 1 | ANA | Comparator 2 Input C. |
| C2IND | 10 | 7 | 31 | 1 | ANA | Comparator 2 Input D. |
| C3INA | 26 | 23 | 15 | 1 | ANA | Comparator 3 Input A. |
| C3INB | 25 | 22 | 14 | 1 | ANA | Comparator 3 Input B. |
| C3INC | 2 | 15 | 1 | I | ANA | Comparator 3 Input C. |
| C3IND | 3 | 28 | 20 | 1 | ANA | Comparator 3 Input D. |
| CLKI | 9 | 6 | 30 | 1 | ANA | Main Clock Input Connection. |
| CLKO | 10 | 7 | 31 | O | - | System Clock Output. |

Legend: ST = Schmitt Trigger input
TTL = TTL compatible input I = Input
ANA = Analog input
$I^{2} \mathrm{C}=\mathrm{ST}$ with $\mathrm{I}^{2} \mathrm{C}^{\mathrm{TM}}$ or SMBus levels

TABLE 1-3: PIC24FJ128GA204 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| Pin Function | Pin Number/Grid Locator |  |  | 1/0 | Input <br> Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{\|c\|} \hline 28-P i n \\ \text { SPDIP/SOIC/ } \\ \text { SSOP } \end{array}$ | $\begin{aligned} & \text { 28-Pin } \\ & \text { QFN-S } \end{aligned}$ | $\begin{gathered} \text { 44-Pin } \\ \text { TQFP/QFN } \end{gathered}$ |  |  |  |
| CN0 | 12 | 9 | 34 | - | - | Interrupt-on-Change Inputs. |
| CN1 | 11 | 8 | 33 | - | - |  |
| CN2 | 2 | 27 | 19 | - | - |  |
| CN3 | 3 | 28 | 20 | - | - |  |
| CN4 | 4 | 1 | 21 | - | - |  |
| CN5 | 5 | 2 | 22 | - | - |  |
| CN6 | 6 | 3 | 23 | - | - |  |
| CN7 | 7 | 4 | 24 | - | - |  |
| CN8 | - | - | 25 | - | - |  |
| CN9 | - | - | 26 | - | - |  |
| CN10 | - | - | 27 | - | - |  |
| CN11 | 26 | 23 | 15 | - | - |  |
| CN12 | 25 | 22 | 14 | - | - |  |
| CN13 | 24 | 21 | 11 | - | - |  |
| CN14 | 23 | 20 | 10 | - | - |  |
| CN15 | 22 | 19 | 9 | - | - |  |
| CN16 | 21 | 18 | 8 | - | - |  |
| CN17 | - | - | 3 | - | - |  |
| CN18 | - | - | 2 | - | - |  |
| CN19 | - | - | 5 | - | - |  |
| CN20 | - | - | 4 | - | - |  |
| CN21 | 18 | 15 | 1 | - | - |  |
| CN22 | 17 | 14 | 44 | - | - |  |
| CN23 | 16 | 13 | 43 | - | - |  |
| CN24 | 15 | 12 | 42 | - | - |  |
| CN25 | - | - | 37 | - | - |  |
| CN26 | - | - | 38 | - | - |  |
| CN27 | 14 | 11 | 41 | - | - |  |
| CN28 | - | - | 36 | - | - |  |
| CN29 | 10 | 7 | 31 | - | - |  |
| CN30 | 9 | 6 | 30 | - | - |  |
| CN33 | - | - | 13 | - | - |  |
| CN34 | - | - | 32 | - | - |  |
| CN35 | - | - | 35 | - | - |  |
| CN36 | - | - | 12 | - | - |  |
| CTCMP | 4 | 1 | 21 | 1 | ANA | CTMU Comparator 2 Input (Pulse mode). |
| $\begin{aligned} \text { Legend: } & \text { ST }=\text { Schmitt Trigger input } \\ & \text { ANA }=\text { Analog input } \\ & 1^{2} \mathrm{C}=\mathrm{ST} \text { with } \mathrm{I}^{2} \mathrm{C}^{\text {TM }} \text { or SMBus levels } \end{aligned}$ |  |  |  | $\begin{aligned} & \text { TTL }=\text { TTL co } \\ & \mathrm{O}=\text { Output } \end{aligned}$ |  | mpatible input $I=$ Input <br> $P$ $=$ Power |

## PIC24FJ128GA204 FAMILY

TABLE 1-3: PIC24FJ128GA204 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| Pin Function | Pin Number/Grid Locator |  |  | 1/0 | Input <br> Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{\|c\|} \hline 28-P i n \\ \text { SPDIP/SOICI } \\ \text { SSOP } \end{array}$ | $\begin{aligned} & 28-P i n \\ & \text { QFN-S } \end{aligned}$ | 44-Pin TQFP/QFN |  |  |  |
| CTED1 | 2 | 27 | 19 | I | ANA | CTMU External Edge Inputs. |
| CTED2 | 3 | 28 | 20 | I | ANA |  |
| CTED3 | 16 | 13 | 43 | I | ANA |  |
| CTED4 | 18 | 15 | 1 | 1 | ANA |  |
| CTED5 | 25 | 22 | 14 | 1 | ANA |  |
| CTED6 | 26 | 23 | 15 | I | ANA |  |
| CTED7 | - | - | 5 | 1 | ANA |  |
| CTED8 | 7 | 4 | 24 | I | ANA |  |
| CTED9 | 22 | 19 | 9 | I | ANA |  |
| CTED10 | 17 | 14 | 44 | I | ANA |  |
| CTED11 | 21 | 18 | 8 | 1 | ANA |  |
| CTED12 | 5 | 2 | 22 | I | ANA |  |
| CTED13 | 6 | 3 | 23 | I | ANA |  |
| CTPLS | 24 | 21 | 11 | 0 | - | CTMU Pulse Output. |
| CVREF | 25 | 22 | 14 | 0 | ANA | Comparator Voltage Reference Output. |
| CVREF+ | 2 | 27 | 19 | 1 | ANA | Comparator Reference Voltage (high) Input. |
| CVREF- | 3 | 28 | 20 | I | ANA | Comparator Reference Voltage (low) Input. |
| INT0 | 16 | 13 | 43 | 1 | ST | External Interrupt Input 0. |
| HLVDIN | 23 | 20 | 10 | 1 | ANA | High/Low-Voltage Detect Input. |
| $\overline{\mathrm{MCLR}}$ | 1 | 26 | 18 | 1 | ST | Master Clear (device Reset) Input. This line is brought low to cause a Reset. |
| OSCI | 9 | 6 | 30 | 1 | ANA | Main Oscillator Input Connection. |
| OSCO | 10 | 7 | 31 | 0 | - | Main Oscillator Output Connection. |
| PGC1 | 5 | 2 | 22 | I/O | ST | In-Circuit Debugger/Emulator/ICSP ${ }^{\text {TM }}$ |
| PGC2 | 22 | 19 | 9 | I/O | ST | Programming Clock. |
| PGC3 | 15 | 12 | 42 | I/O | ST |  |
| PGD1 | 4 | 1 | 21 | I/O | ST |  |
| PGD2 | 21 | 18 | 8 | I/O | ST |  |
| PGD3 | 14 | 11 | 41 | I/O | ST |  |

Legend: $\mathrm{ST}=$ Schmitt Trigger input
TTL = TTL compatible input I = Input
ANA = Analog input
$I^{2} C=S T$ with $I^{2} C^{T M}$ or SMBus levels
$\begin{array}{ll}\mathrm{O}=\text { Output } & \mathrm{P}=\text { Power }\end{array}$

TABLE 1-3: PIC24FJ128GA204 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| Pin Function | Pin Number/Grid Locator |  |  | I/O | Input <br> Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{\|c\|} \hline 28-P i n \\ \hline \text { SPDIP/SOIC/ } \\ \text { SSOP } \\ \hline \end{array}$ | $\begin{aligned} & \text { 28-Pin } \\ & \text { QFN-S } \end{aligned}$ | 44-Pin TQFP/QFN |  |  |  |
| PMA0/PMALL | - | - | 3 | 0 | - | Parallel Master Port Address. |
| PMA1/PMALH | - | - | 2 | 0 | - |  |
| PMA14/PMCS/ PMCS1 | - | - | 15 | 0 | - |  |
| PMA2/PMALU | - | - | 12 | O | - |  |
| PMA3 | - | - | 38 | 0 | - |  |
| PMA4 | - | - | 37 | 0 | - |  |
| PMA5 | - | - | 4 | 0 | - |  |
| PMA6 | - | - | 5 | 0 | - |  |
| PMA7 | - | - | 13 | 0 | - |  |
| PMA8 | - | - | 32 | 0 | - |  |
| PMA9 | - | - | 35 | O | - |  |
| PMACK1 | - | - | 27 | 1 | ST/TTL | Parallel Master Port Acknowledge Input 1. |
| PMBE0 | - | - | 36 | 0 | - | Parallel Master Port Byte Enable 0 Strobe. |
| PMBE1 | - | - | 25 | 0 | - | Parallel Master Port Byte Enable 1 Strobe. |
| PMCS1 | - | - | 30 | I/O | ST/TTL | Parallel Master Port Chip Select 1 Strobe. |
| PMD0 | - | - | 10 | I/O | ST/TTL | Parallel Master Port Data (Demultiplexed |
| PMD1 | - | - | 9 | 1/O | ST/TTL | Master mode) or Address/Data (Multiplexed |
| PMD2 | - | - | 8 | 1/O | ST/TTL |  |
| PMD3 | - | - | 1 | 1/O | ST/TTL |  |
| PMD4 | - | - | 44 | I/O | ST/TTL |  |
| PMD5 | - | - | 43 | I/O | ST/TTL |  |
| PMD6 | - | - | 42 | 1/O | ST/TTL |  |
| PMD7 | - | - | 41 | I/O | ST/TTL |  |
| PMRD | - | - | 11 | 0 | - | Parallel Master Port Read Strobe. |
| PMWR | - | - | 14 | 0 | - | Parallel Master Port Write Strobe. |
| RA0 | 2 | 27 | 19 | I/O | ST | PORTA Digital I/Os. |
| RA1 | 3 | 28 | 20 | I/O | ST |  |
| RA2 | 9 | 6 | 30 | I/O | ST |  |
| RA3 | 10 | 7 | 31 | I/O | ST |  |
| RA4 | 12 | 9 | 34 | 1 | ST |  |
| RA7 | - | - | 13 | I/O | ST |  |
| RA8 | - | - | 32 | I/O | ST |  |
| RA9 | - | - | 35 | I/O | ST |  |
| RA10 | - | - | 12 | I/O | ST |  |
| $\begin{array}{ll} \hline \text { Legend: } & \text { ST }=\text { Schmitt Trigger input } \\ & \text { ANA }=\text { Analog input } \\ & 1^{2} \mathrm{C}=\mathrm{ST} \text { with } I^{2} \mathrm{C}^{\mathrm{TM}} \text { or SMBus levels } \end{array}$ |  |  |  | $\begin{aligned} & \text { TTL }=\text { TTL co } \\ & \mathrm{O}=\text { Output } \end{aligned}$ |  | mpatible input $I=$ Input <br>  $P=$ Power |

## PIC24FJ128GA204 FAMILY

TABLE 1-3: PIC24FJ128GA204 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| Pin Function | Pin Number/Grid Locator |  |  | 1/0 | Input <br> Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{\|c\|} \hline 28-P i n \\ \text { SPDIP/SOICI } \\ \text { SSOP } \end{array}$ | $\begin{aligned} & 28-P i n \\ & \text { QFN-S } \end{aligned}$ | 44-Pin TQFP/QFN |  |  |  |
| RB0 | 4 | 1 | 21 | I/O | ST | PORTB Digital I/Os. |
| RB1 | 5 | 2 | 22 | I/O | ST |  |
| RB2 | 6 | 3 | 23 | I/O | ST |  |
| RB3 | 7 | 4 | 24 | I/O | ST |  |
| RB4 | 11 | 8 | 33 | I | ST |  |
| RB5 | 14 | 11 | 41 | I/O | ST |  |
| RB6 | 15 | 12 | 42 | I/O | ST |  |
| RB7 | 16 | 13 | 43 | I/O | ST |  |
| RB8 | 17 | 14 | 44 | I/O | ST |  |
| RB9 | 18 | 15 | 1 | I/O | ST |  |
| RB10 | 21 | 18 | 8 | I/O | ST |  |
| RB11 | 22 | 19 | 9 | I/O | ST |  |
| RB12 | 23 | 20 | 10 | I/O | ST |  |
| RB13 | 24 | 21 | 11 | I/O | ST |  |
| RB14 | 25 | 22 | 14 | I/O | ST |  |
| RB15 | 26 | 23 | 15 | 1/O | ST |  |
| RC0 | - | - | 25 | I/O | ST | PORTC Digital I/Os. |
| RC1 | - | - | 26 | I/O | ST |  |
| RC2 | - | - | 27 | I/O | ST |  |
| RC3 | - | - | 36 | I/O | ST |  |
| RC4 | - | - | 37 | I/O | ST |  |
| RC5 | - | - | 38 | I/O | ST |  |
| RC6 | - | - | 2 | I/O | ST |  |
| RC7 | - | - | 3 | I/O | ST |  |
| RC8 | - | - | 4 | 1/O | ST |  |
| RC9 | - | - | 5 | I/O | ST |  |
| REFI | 22 | 19 | 9 | - | - |  |
| REFO | 24 | 21 | 11 | - | - | Reference Clock Output. |

Legend: ST = Schmitt Trigger input
ANA = Analog input
$I^{2} \mathrm{C}=$ ST with $I^{2} \mathrm{C}^{\text {TM }}$ or SMBus levels

TTL = TTL compatible input I = Input
O = Output
$P=$ Power

TABLE 1-3: PIC24FJ128GA204 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| Pin Function | Pin Number/Grid Locator |  |  | 1/0 | Input <br> Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{\|c\|} \hline 28-P i n \\ \text { SPDIP/SOIC/ } \\ \text { SSOP } \end{array}$ | $\begin{aligned} & \text { 28-Pin } \\ & \text { QFN-S } \end{aligned}$ | 44-Pin TQFP/QFN |  |  |  |
| RP0 | 4 | 1 | 21 | I/O | ST | Remappable Peripherals (input or output). |
| RP1 | 5 | 2 | 22 | I/O | ST |  |
| RP2 | 6 | 3 | 23 | I/O | ST |  |
| RP3 | 7 | 4 | 24 | I/O | ST |  |
| RP5 | 14 | 11 | 41 | I/O | ST |  |
| RP6 | 3,15 | 12 | 42 | I/O | ST |  |
| RP7 | 16 | 13 | 43 | I/O | ST |  |
| RP8 | 17 | 14 | 44 | I/O | ST |  |
| RP9 | 18 | 15 | 1 | I/O | ST |  |
| RP10 | 21 | 18 | 8 | 1/O | ST |  |
| RP11 | 22 | 19 | 9 | I/O | ST |  |
| RP12 | 23 | 20 | 10 | I/O | ST |  |
| RP13 | 24 | 21 | 11 | I/O | ST |  |
| RP14 | 25 | 22 | 14 | I/O | ST |  |
| RP15 | 26 | 23 | 15 | I/O | ST |  |
| RP16 | - | - | 25 | I/O | ST |  |
| RP17 | - | - | 26 | I/O | ST |  |
| RP18 | - | - | 27 | I/O | ST |  |
| RP19 | - | - | 36 | I/O | ST |  |
| RP20 | - | - | 37 | I/O | ST |  |
| RP21 | - | - | 38 | 1/O | ST |  |
| RP22 | - | - | 2 | I/O | ST |  |
| RP23 | - | - | 3 | I/O | ST |  |
| RP24 | - | - | 4 | I/O | ST |  |
| RP25 | - | - | 5 | I/O | ST |  |
| RPI4 | 11 | 8 | 33 | 1 | ST | Remappable Peripheral (input). |
| RTCC | 25 | 22 | 14 | 0 | - | Real-Time Clock Alarm/Seconds Pulse Output. |
| SCL1 | 17 | 14 | 44 | I/O | $1^{2} \mathrm{C}$ | I2C1 Synchronous Serial Clock Input/Output. |
| SCL2 | 7 | 4 | 24 | I/O | $1^{2} \mathrm{C}$ | I2C2 Synchronous Serial Clock Input/Output. |
| SCLKI | 12 | 9 | 34 | 1 | - | Secondary Oscillator Digital Clock Input. |
| SDA1 | 18 | 15 | 1 | 1/O | $1^{2} \mathrm{C}$ | I2C1 Data Input/Output. |
| SDA2 | 6 | 3 | 23 | I/O | $1^{2} \mathrm{C}$ | I2C2 Data Input/Output. |
| SOSCI | 11 | 8 | 33 | I | ANA | Secondary Oscillator/Timer1 Clock Input. |
| SOSCO | 12 | 9 | 34 | O | ANA | Secondary Oscillator/Timer1 Clock Output. |

Legend: ST = Schmitt Trigger input
ANA = Analog input
$1^{2} \mathrm{C}=\mathrm{ST}$ with $\mathrm{I}^{2} \mathrm{C}^{\text {TM }}$ or SMBus levels
TTL = TTL compatible input
O = Output
I = Input
P = Power

## PIC24FJ128GA204 FAMILY

TABLE 1-3: PIC24FJ128GA204 FAMILY PINOUT DESCRIPTIONS (CONTINUED)


### 2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

### 2.1 Basic Connection Requirements

Getting started with the PIC24FJ128GA204 family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.
The following pins must always be connected:

- All VdD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used
(see Section 2.2 "Power Supply Pins")
- $\overline{M C L R}$ pin
(see Section 2.3 "Master Clear (MCLR) Pin")
- ENVREG/DISVREG and Vcap/Vddcore pins (see Section 2.4 "Voltage Regulator Pins (ENVREG/DISVREG and Vcap/Vddcore)")
These pins must also be connected if they are being used in the end application:
- PGECx/PGEDx pins used for In-Circuit Serial Programming ${ }^{\text {TM }}$ (ICSP ${ }^{\text {TM }}$ ) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSCI and OSCO pins when an external oscillator source is used
(see Section 2.6 "External Oscillator Pins")
Additionally, the following pins may be required:
- Vref+/Vref- pins used when external voltage reference for analog modules is implemented
Note: The AVDD and AVss pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTIONS


Key (all values are recommendations):
C1 through C6: $0.1 \mu \mathrm{~F}, 20 \mathrm{~V}$ ceramic
C7: $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ or greater, tantalum or ceramic
R1: $10 \mathrm{k} \Omega$
R2: $100 \Omega$ to $470 \Omega$
Note 1: See Section 2.4 "Voltage Regulator Pins (ENVREG/DISVREG and Vcap/Vddcore)" for explanation of the ENVREG/DISVREG pin connections.
2: The example shown is for a PIC24F device with five VDD/Vss and AVdd/AVss pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

### 2.2 Power Supply Pins

### 2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, Vss, AVDD and AVss, is required.
Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: $\mathrm{A} 0.1 \mu \mathrm{~F}(100 \mathrm{nF})$, $10-20 \mathrm{~V}$ capacitor is recommended. The capacitor should be a low-ESR device with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch ( 6 mm ).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz ), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of $0.01 \mu \mathrm{~F}$ to $0.001 \mu \mathrm{~F}$. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., $0.1 \mu \mathrm{~F}$ in parallel with $0.001 \mu \mathrm{~F}$ ).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.


### 2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including microcontrollers, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from $4.7 \mu \mathrm{~F}$ to $47 \mu \mathrm{~F}$.

### 2.3 Master Clear (MCLR) Pin

The $\overline{M C L R}$ pin provides two specific device functions: device Reset, and device programming and debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.
During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{M C L R}$ pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C 1 , be isolated from the $\overline{M C L R}$ pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.
Any components associated with the $\overline{M C L R}$ pin should be placed within 0.25 inch ( 6 mm ) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS


Note 1: $R 1 \leq 10 \mathrm{k} \Omega$ is recommended. A suggested starting value is $10 \mathrm{k} \Omega$. Ensure that the $\overline{M C L R}$ pin VIH and VIL specifications are met.
2: $\quad \mathrm{R} 2 \leq 470 \Omega$ will limit any current flowing into $\overline{\mathrm{MCLR}}$ from the external capacitor, C , in the event of $\overline{M C L R}$ pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). Ensure that the MCLR pin VIH and VIL specifications are met.

### 2.4 Voltage Regulator Pins (ENVREG/ DISVREG and Vcap/Vddcore)

Note: This section applies only to PIC24FJ devices with an on-chip voltage regulator.

The on-chip voltage regulator enable/disable pin (ENVREG or DISVREG, depending on the device family) must always be connected directly to either a supply voltage or to ground. The particular connection is determined by whether or not the regulator is to be used:

- For ENVREG, tie to VDD to enable the regulator, or to ground to disable the regulator
- For DISVREG, tie to ground to enable the regulator or to VDD to disable the regulator
Refer to Section 29.2 "On-Chip Voltage Regulator" for details on connecting and using the on-chip regulator.
When the regulator is enabled, a low-ESR (<5 ) capacitor is required on the VCAP/VDDCore pin to stabilize the voltage regulator output voltage. The Vcap/ VDDCORE pin must not be connected to VDD and must use a capacitor of $10 \mu \mathrm{~F}$ connected to ground. The type can be ceramic or tantalum. Suitable examples of capacitors are shown in Table 2-1. Capacitors with equivalent specifications can be used.

Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.
The placement of this capacitor should be close to VCAP/VDDCORE. It is recommended that the trace length not exceed 0.25 inch ( 6 mm ). Refer to Section 32.0 "Electrical Characteristics" for additional information.

When the regulator is disabled, the Vcap/VdDCore pin must be tied to a voltage supply at the Vddcore level. Refer to Section 32.0 "Electrical Characteristics" for information on VdD and Vddcore.

FIGURE 2-3: FREQUENCY vs. ESR PERFORMANCE FOR SUGGESTED Vcap


Note: Typical data measurement at $+25^{\circ} \mathrm{C}, 0 \mathrm{~V}$ DC bias.

TABLE 2-1: SUITABLE CAPACITOR EQUIVALENTS

| Make | Part \# | Nominal <br> Capacitance | Base Tolerance | Rated Voltage | Temp. Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TDK | C3216X7R1C106K | $10 \mu \mathrm{~F}$ | $\pm 10 \%$ | 16 V | -55 to $+125^{\circ} \mathrm{C}$ |
| TDK | C3216X5R1C106K | $10 \mu \mathrm{~F}$ | $\pm 10 \%$ | 16 V | -55 to $+85^{\circ} \mathrm{C}$ |
| Panasonic | ECJ-3YX1C106K | $10 \mu \mathrm{~F}$ | $\pm 10 \%$ | 16 V | -55 to $+125^{\circ} \mathrm{C}$ |
| Panasonic | ECJ-4YB1C106K | $10 \mu \mathrm{~F}$ | $\pm 10 \%$ | 16 V | -55 to $+85^{\circ} \mathrm{C}$ |
| Murata | GRM32DR71C106KA01L | $10 \mu \mathrm{~F}$ | $\pm 10 \%$ | 16 V | -55 to $+125^{\circ} \mathrm{C}$ |
| Murata | GRM31CR61C106KC31L | $10 \mu \mathrm{~F}$ | $\pm 10 \%$ | 16 V | -55 to $+85^{\circ} \mathrm{C}$ |

### 2.4.1 CONSIDERATIONS FOR CERAMIC CAPACITORS

In recent years, large value, low-voltage, surface-mount ceramic capacitors have become very cost effective in sizes up to a few tens of microfarad. The low-ESR, small physical size and other properties make ceramic capacitors very attractive in many types of applications.
Ceramic capacitors are suitable for use with the internal voltage regulator of this microcontroller. However, some care is needed in selecting the capacitor to ensure that it maintains sufficient capacitance over the intended operating range of the application.
Typical low-cost, $10 \mu \mathrm{~F}$ ceramic capacitors are available in X5R, X7R and Y5V dielectric ratings (other types are also available, but are less common). The initial tolerance specifications for these types of capacitors are often specified as $\pm 10 \%$ to $\pm 20 \%$ (X5R and X7R) or $-20 \% /+80 \%$ (Y5V). However, the effective capacitance that these capacitors provide in an application circuit will also vary based on additional factors, such as the applied DC bias voltage and the temperature. The total in-circuit tolerance is, therefore, much wider than the initial tolerance specification.
The X5R and X7R capacitors typically exhibit satisfactory temperature stability (ex: $\pm 15 \%$ over a wide temperature range, but consult the manufacturer's data sheets for exact specifications). However, Y5V capacitors typically have extreme temperature tolerance specifications of $+22 \% /-82 \%$. Due to the extreme temperature tolerance, a $10 \mu \mathrm{~F}$ nominal rated Y 5 V type capacitor may not deliver enough total capacitance to meet minimum internal voltage regulator stability and transient response requirements. Therefore, Y5V capacitors are not recommended for use with the internal regulator if the application must operate over a wide temperature range.
In addition to temperature tolerance, the effective capacitance of large value ceramic capacitors can vary substantially, based on the amount of DC voltage applied to the capacitor. This effect can be very significant, but is often overlooked or is not always documented.
Typical DC bias voltage vs. capacitance graph for X7R type capacitors is shown in Figure 2-4.

FIGURE 2-4: DC BIAS VOLTAGE vs. CAPACITANCE CHARACTERISTICS


When selecting a ceramic capacitor to be used with the internal voltage regulator, it is suggested to select a high-voltage rating, so that the operating voltage is a small percentage of the maximum rated capacitor voltage. For example, choose a ceramic capacitor rated at 16 V for the 2.5 V or 1.8 V core voltage. Suggested capacitors are shown in Table 2-1.

### 2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming (ICSP) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed $100 \Omega$.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin Voltage Input High $(\mathrm{VIH})$ and Voltage Input Low (VIL) requirements.
For device emulation, ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins), programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/ emulator tool.
For more information on available Microchip development tools connection requirements, refer to Section 30.0 "Development Support".

### 2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency Primary Oscillator and a low-frequency Secondary Oscillator (refer to Section 9.0 "Oscillator Configuration" for details).
The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch ( 12 mm ) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.
Layout suggestions are shown in Figure 2-5. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins, and other signals in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times and other similar noise).
For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC ${ }^{\text {TM }}$ and PICmicro $^{\circledR}$ Devices"
- AN849, "Basic PICmicro ${ }^{\circledR}$ Oscillator Design"
- AN943, "Practical PICmicro ${ }^{\circledR}$ Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

FIGURE 2-5:

## SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



Fine-Pitch (Dual-Sided) Layouts:


## PIC24FJ128GA204 FAMILY

### 2.7 Configuration of Analog and Digital Pins During ICSP Operations

If an ICSP compliant emulator is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins. Depending on the particular device, this is done by setting all bits in the ADxPCFG register(s) or clearing all bits in the ANSx registers.

All PIC24F devices will have either one or more ADxPCFG registers or several ANSx registers (one for each port); no device will have both. Refer to Section 11.2 "Configuring Analog Port Pins (ANSx)" for more specific information.
The bits in these registers that correspond to the A/D pins that initialized the emulator must not be changed by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must modify the appropriate bits during initialization of the A/D module, as follows:

- For devices with an ADxPCFG register, clear the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.
- For devices with ANSx registers, set the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.
When a Microchip debugger/emulator is used as a programmer, the user application firmware must correctly configure the ADxPCFG or ANSx registers. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic ' 0 ', which may affect user application functionality.


### 2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$ resistor to Vss on unused pins and drive the output to logic low.

### 3.0 CPU

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the CPU, refer to the "dsPIC33/PIC24 Family Reference Manual", "CPU with Extended Data Space (EDS)" (DS39732). The information in this data sheet supersedes the information in the FRM.

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4 M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.
PIC24F devices have sixteen, 16-bit Working registers in the programmer's model. Each of the Working registers can act as a Data, Address or Address Offset register. The $16^{\text {th }}$ Working register (W15) operates as a Software Stack Pointer (SSP) for interrupts and calls.
The lower 32 Kbytes of the Data Space (DS) can be accessed linearly. The upper 32 Kbytes of the Data Space are referred to as Extended Data Space to which the extended data RAM, EPMP memory space or program memory can be mapped.
The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs.

The core supports Inherent (no operand), Relative, Literal and Memory Direct Addressing modes along with three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements.
For most instructions, the core is capable of executing a data (or program data) memory read, a Working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (that is, $A+B=C$ ) to be executed in a single cycle.

A high-speed, 17-bit x 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16 -bit x 16 -bit or 8 -bit x 8 -bit, integer multiplication. All multiply instructions execute in a single cycle.
The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by 16-bit, integer signed and unsigned division. All divide operations require 19 cycles to complete but are interruptible at any cycle boundary.
The PIC24F has a vectored exception scheme with up to 8 sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.
A block diagram of the CPU is shown in Figure 3-1.

### 3.1 Programmer's Model

The programmer's model for the PIC24F is shown in Figure 3-2. All registers in the programmer's model are memory-mapped and can be manipulated directly by instructions.

A description of each register is provided in Table 3-1. All registers associated with the programmer's model are memory-mapped.

FIGURE 3-1: PIC24F CPU CORE BLOCK DIAGRAM


TABLE 3-1: CPU CORE REGISTERS

| Register(s) Name |  |
| :--- | :--- |
| W0 through W15 | Working Register Array |
| PC | 23-Bit Program Counter |
| SR | ALU STATUS Register |
| SPLIM | Stack Pointer Limit Value Register |
| TBLPAG | Table Memory Page Address Register |
| RCOUNT | REPEAT Loop Counter Register |
| CORCON | CPU Control Register |
| DISICNT | Disable Interrupt Count Register |
| DSRPAG | Data Space Read Page Register |
| DSWPAG | Data Space Write Page Register |

FIGURE 3-2: PROGRAMMER'S MODEL


Registers or bits are shadowed for PUSH.S and POP.S instructions.

## PIC24FJ128GA204 FAMILY

### 3.2 CPU Control Registers

## REGISTER 3-1: SR: ALU STATUS REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | DC |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/W-0 ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IPL2 ${ }^{(2)}$ | $\mathrm{IPL1}{ }^{(2)}$ | IPLO ${ }^{(2)}$ | RA | N | OV | Z | C |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |

Legend:

| $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |


| bit 15-9 | Unimplemented: Read as '0' |
| :---: | :---: |
| bit 8 | DC: ALU Half Carry/Borrow bit ```1 = A carry out from the 4 th low-order bit (for byte-sized data) or 8 'th low-order bit (for word-sized data) of the result occurred 0=No carry out from the 4 th or 8}\mp@subsup{8}{}{\mathrm{ th low-order bit of the result has occurred}``` |
| bit 7-5 | IPL<2:0>: CPU Interrupt Priority Level Status bits ${ }^{(1,2)}$ |
|  | ```111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) \(100=\) CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) \(010=\) CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) \(000=\) CPU Interrupt Priority Level is 0 (8)``` |
| bit 4 | RA: Repeat Loop Active bit |
|  | $\begin{aligned} & 1=\text { REPEAT loop in progress } \\ & 0=\text { REPEAT loop not in progress } \end{aligned}$ |
| bit 3 | N : ALU Negative bit <br> 1 = Result was negative <br> $0=$ Result was not negative (zero or positive) |
| bit 2 | OV: ALU Overflow bit <br> 1 = Overflow occurred for signed (2's complement) arithmetic in this arithmetic operation <br> $0=$ No overflow has occurred |
| bit 1 | Z: ALU Zero bit <br> $1=$ An operation, which affects the $Z$ bit, has set it at some time in the past <br> $0=$ The most recent operation, which affects the $Z$ bit, has cleared it (i.e., a non-zero result) |
| bit 0 | C: ALU Carry/Borrow bit <br> 1 = A carry out from the Most Significant bit (MSb) of the result occurred <br> $0=$ No carry out from the Most Significant bit of the result occurred |

Note 1: The IPLx Status bits are read-only when NSTDIS (INTCON1<15>) $=1$.
2: The IPLx Status bits are concatenated with the IPL3 Status (CORCON<3>) bit to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL when IPL3 = 1 .

## REGISTER 3-2: CORCON: CPU CORE CONTROL REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit $15 \times$ bit 8 |  |  |  |  |  |  |  |
| U-0 | U-0 | U-0 | U-0 | R/C-0 | $\mathrm{r}-1$ | U-0 | U-0 |
| - | - | - | - | IPL3 ${ }^{(1)}$ | r | - | - |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |


| Legend: | $C=$ Clearable bit | $r=$ Reserved bit |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' Bit is cleared $\quad x=$ Bit is unknown |

bit 15-4 Unimplemented: Read as ' 0 '
bit $3 \quad$ IPL3: CPU Interrupt Priority Level Status bit ${ }^{(1)}$
1 = CPU Interrupt Priority Level is greater than 7
$0=$ CPU Interrupt Priority Level is 7 or less
bit 2 Reserved: Read as ' 1 '
bit 1-0 Unimplemented: Read as ' 0 '
Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits ( $\mathrm{SR}<7: 5>$ ) to form the CPU Interrupt Priority Level; see Register 3-1 for bit description.

## PIC24FJ128GA204 FAMILY

### 3.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as $\overline{\text { Borrow }}$ and $\overline{\text { Digit Borrow }}$ bits, respectively, for subtraction operations.
The ALU can perform 8 -bit or 16 -bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.
The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16 -bit divisor division.

### 3.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

- 16 -bit x 16 -bit signed
- 16-bit x 16 -bit unsigned
- 16-bit signed x 5 -bit (literal) unsigned
- 16 -bit unsigned $\times 16$-bit unsigned
- 16-bit unsigned $\times 5$-bit (literal) unsigned
- 16 -bit unsigned $\times 16$-bit signed
- 8 -bit unsigned x 8 -bit unsigned


### 3.3.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

1. 32-bit signed/16-bit signed divide
2. 32-bit unsigned/16-bit unsigned divide
3. 16-bit signed/16-bit signed divide
4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W 1 . The 16 -bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor ( Wn ), and any W register (aligned) pair $(\mathrm{W}(\mathrm{m}+1): \mathrm{Wm})$ for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

### 3.3.3 MULTI-BIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and singlecycle, multi-bit arithmetic and logic shifts. Multi-bit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multi-bit shift instructions only support Register Direct Addressing for both the operand source and result destination.
A full summary of instructions that use the shift operation is provided in Table 3-2.

TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE BIT AND MULTI-BIT SHIFT OPERATION

| Instruction | Description |
| :---: | :--- |
| ASR | Arithmetic Shift Right Source register by one or more bits. |
| SL | Shift Left Source register by one or more bits. |
| LSR | Logical Shift Right Source register by one or more bits. |

### 4.0 MEMORY ORGANIZATION

As Harvard architecture devices, PIC24F microcontrollers feature separate program and data memory spaces and buses. This architecture also allows direct access of program memory from the Data Space (DS) during code execution.

### 4.1 Program Memory Space

The program address memory space of the PIC24FJ128GA204 family devices is 4M instructions. The space is addressable by a 24 -bit value derived
from either the 23-bit Program Counter (PC) during program execution, or from table operation or Data Space remapping, as described in Section 4.3 "Interfacing Program and Data Memory Spaces".
User access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFFh). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.
Memory maps for the PIC24FJ128GA204 family of devices are shown in Figure 4-1.

FIGURE 4-1: PROGRAM SPACE MEMORY MAP FOR PIC24FJ128GA204 FAMILY DEVICES


## PIC24FJ128GA204 FAMILY

### 4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).
Program memory addresses are always word-aligned on the lower word and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

### 4.1.2 HARD MEMORY VECTORS

All PIC24F devices reserve the addresses between 000000h and 000200h for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 000000h with the actual address for the start of code at 000002h.
PIC24F devices also have two Interrupt Vector Tables, (IVTs), located from 000004h to 0000FFh and 000100h to 0001FFh. These vector tables allow each of the many device interrupt sources to be handled by separate ISRs. A more detailed discussion of the Interrupt Vector Tables is provided in Section 8.1 "Interrupt Vector Table".

### 4.1.3 FLASH CONFIGURATION WORDS

In PIC24FJ128GA204 family devices, the top four words of on-chip program memory are reserved for configuration information. On device Reset, the configuration information is copied into the appropriate Configuration register. The addresses of the Flash Configuration Word for devices in the PIC24FJ128GA204 family are shown in Table 4-1. Their location in the memory map is shown with the other memory vectors in Figure 4-1.
The Configuration Words in program memory are a compact format. The actual Configuration bits are mapped in several different registers in the configuration memory space. Their order in the Flash Configuration Words does not reflect a corresponding arrangement in the configuration space. Additional details on the device Configuration Words are provided in Section 29.0 "Special Features".

TABLE 4-1: FLASH CONFIGURATION WORDS FOR PIC24FJ128GA204 FAMILY DEVICES

| Device | Program <br> Memory <br> (Words) | Configuration Word <br> Addresses |
| :--- | :---: | :--- |
| PIC24FJ64GA2XX | 22,016 | 00ABF8h:00ABFEh |
| PIC24FJ128GA2XX | 44,032 | 0157F8h:0157FEh |

FIGURE 4-2: PROGRAM MEMORY ORGANIZATION


### 4.2 Data Memory Space

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Data Memory with Extended Data Space (EDS)" (DS39733). The information in this data sheet supersedes the information in the FRM.

The PIC24F core has a 16-bit wide data memory space, addressable as a single linear range. The Data Space (DS) is accessed using two Address Generation Units (AGUs), one each for read and write operations. The Data Space memory map is shown in Figure 4-3.
The 16-bit wide data addresses in the data memory space point to bytes within the Data Space. This gives a DS address range of 64 Kbytes or 32 K words. The lower half ( 0000 h to 7 FFFh ) is used for implemented (on-chip) memory addresses.

The upper half of data memory address space (8000h to FFFFh) is used as a window into the Extended Data Space (EDS). This allows the microcontroller to directly access a greater range of data beyond the standard 16 -bit address range. EDS is discussed in detail in Section 4.2.5 "Extended Data Space (EDS)".
The lower half of DS is compatible with previous PIC24F microcontrollers without EDS. All PIC24FJ128GA204 family devices implement 8 Kbytes of data RAM in the lower half of DS, from 0800h to 27FFh.

### 4.2.1 DATA SPACE WIDTH

The data memory space is organized in byteaddressable, 16 -bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all Data Space Effective Addresses (EAs) resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

FIGURE 4-3: DATA SPACE MEMORY MAP FOR PIC24FJ128GA204 FAMILY DEVICES


Note: Memory areas not shown to scale.

### 4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with $\mathrm{PIC}^{\circledR}$ MCUs and improve Data Space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address (EA) calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.
Data byte reads will read the complete word, which contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address.
All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.
All byte loads into any W register are loaded into the LSB. The Most Significant Byte (MSB) is not modified.

A Sign-Extend (SE) instruction is provided to allow users to translate 8-bit signed data to 16 -bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.
Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

### 4.2.3 NEAR DATA SPACE

The 8 -Kbyte area between 0000 h and 1 FFFh is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the Data Space is addressable indirectly. Additionally, the whole Data Space is addressable using MOV instructions, which support Memory Direct Addressing with a 16-bit address field.

### 4.2.4 SPECIAL FUNCTION REGISTER (SFR) SPACE

The first 2 Kbytes of the Near Data Space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.
SFRs are distributed among the modules that they control and are generally grouped together by the module. Much of the SFR space contains unused addresses; these are read as ' 0 '. A diagram of the SFR space, showing where the SFRs are actually implemented, is shown in Table 4-2. Each implemented area indicates a 32-byte region where at least one address is implemented as an SFR. A complete list of implemented SFRs, including their addresses, is shown in Tables 4-3 through 4-32.

TABLE 4-2: IMPLEMENTED REGIONS OF SFR DATA SPACE


Legend: - = No implemented SFRs in this block
TABLE 4-3: CPU CORE REGISTERS MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WREGO | 0000 | Working Register 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG1 | 0002 | Working Register 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG2 | 0004 | Working Register 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG3 | 0006 | Working Register 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG4 | 0008 | Working Register 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG5 | 000A | Working Register 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG6 | 000C | Working Register 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG7 | 000E | Working Register 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG8 | 0010 | Working Register 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG9 | 0012 | Working Register 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG10 | 0014 | Working Register 10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG11 | 0016 | Working Register 11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG12 | 0018 | Working Register 12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG13 | 001A | Working Register 13 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG14 | 001C | Working Register 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG15 | 001E | Working Register 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0800 |
| SPLIM | 0020 | Stack Pointer Limit Value Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| PCL | 002E | Program Counter Low Word Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| PCH | 0030 | - | - | - | - | - | - | - | - | Program Counter High Word Register |  |  |  |  |  |  |  | 0000 |
| DSRPAG | 0032 | - | - | - | - | - | - | Extended Data Space Read Page Address Register |  |  |  |  |  |  |  |  |  | 0001 |
| DSWPAG | 0034 | - | - | - | - | - | - | - | Extended Data Space Write Page Address Register |  |  |  |  |  |  |  |  | 0001 |
| RCOUNT | 0036 | Repeat Loop Counter Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| SR | 0042 | - | - | - | - | - | - | - | DC | IPL2 | IPL1 | IPL0 | RA | N | OV | z | C | 0000 |
| CORCON | 0044 | - | - | - | - | - | - | - | - | - | - | - | - | IPL3 | r | - | - | 0004 |
| DISICNT | 0052 | - | - | Disable Interrupts Counter Register |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| TBLPAG | 0054 | - | - | - | - | - | - | - | - | Table Memory Page Address Register |  |  |  |  |  |  |  | 0000 |

TABLE 4-4: ICN REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CNPD1 | 0056 | CN15PDE | CN14PDE | CN13PDE | CN12PDE | CN11PDE | CN10PDE ${ }^{(1)}$ | CN9PDE ${ }^{(1)}$ | CN8PDE ${ }^{(1)}$ | CN7PDE | CN6PDE | CN5PDE | CN4PDE | CN3PDE | CN2PDE | CN1PDE | CNOPDE | 0000 |
| CNPD2 | 0058 | - | CN30PDE | CN29PDE | CN28PDE ${ }^{(1)}$ | CN27PDE | CN26PDE ${ }^{(1)}$ | CN25PDE ${ }^{(1)}$ | CN24PDE | CN23PDE | CN22PDE | CN21PDE | CN2OPDE ${ }^{(1)}$ | CN19PDE ${ }^{(1)}$ | CN18PDE ${ }^{(1)}$ | CN17PDE ${ }^{(1)}$ | CN16PDE | 0000 |
| CNPD3 | 005A | - | - | - | - | - | - | - | - | - |  | - | CN36PDE ${ }^{(1)}$ | CN35PDE ${ }^{(1)}$ | CN34PDE ${ }^{(1)}$ | CN33PDE ${ }^{(1)}$ | - | 0000 |
| CNEN1 | 0062 | CN151E | CN14IE | CN13IE | CN121E | CN111E | CN101E ${ }^{(1)}$ | CN91E ${ }^{(1)}$ | CN81E ${ }^{(1)}$ | CN7IE | CN6IE | CN5IE | CN4IE | CN3IE | CN2IE | CN1IE | CNOIE | 0000 |
| CNEN2 | 0064 | - | CN301E | CN291E | CN28EE ${ }^{(1)}$ | CN27IE | CN26IE ${ }^{(1)}$ | CN25IE ${ }^{(1)}$ | CN24IE | CN23IE | CN22IE | CN21IE | CN201E ${ }^{(1)}$ | CN19EE ${ }^{(1)}$ | CN181E ${ }^{(1)}$ | CN171E ${ }^{(1)}$ | CN16IE | 000 |
| CNEN3 | 0066 | - | - | - | - | - | - | - | - | - | - | - | CN361E ${ }^{(1)}$ | CN35IE ${ }^{(1)}$ | CN341E ${ }^{(1)}$ | CN331E ${ }^{(1)}$ | - | 0000 |
| CNPU1 | 006E | CN15PUE | CN14PUE | CN13PUE | CN12PUE | CN11PUE | CN10PUE ${ }^{(1)}$ | CN9PUE ${ }^{(1)}$ | CN8PUE ${ }^{(1)}$ | CN7PUE | CN6PUE | CNSPUE | CN4PUE | CN3PUE | CN2PUE | CNipue | CNOPUE | 0000 |
| CNPU2 | 0070 | - | CN3OPUE | CN29PUE | CN28PUE ${ }^{(1)}$ | CN27PUE | CN26PUE ${ }^{(1)}$ | CN25PUE ${ }^{(1)}$ | CN24PUE | CN23PUE | CN22PUE | CN21PUE | CN20PUE ${ }^{(1)}$ | CN19PUE ${ }^{(1)}$ | CN18PUE ${ }^{(1)}$ | CN17PUE ${ }^{(1)}$ | CN16PUE | 0000 |
| CNPU3 | 0072 | - | - | - | - | - | - | - | - | - | - | - | CN36PUE ${ }^{(1)}$ | CN35PUE ${ }^{(1)}$ | CN34PUE ${ }^{(1)}$ | CN33PUE ${ }^{(1)}$ | - | 0000 |

[^0]Note 1: These bits are unimplemented in 28-pin devices, read as ' 0 '.
TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTCON1 | 0080 | NSTDIS | - | - | - | - | - | - | - | - | - | - | MATHERR | ADDRERR | STKERR | OSCFAIL | - | 0000 |
| INTCON2 | 0082 | ALTIVT | DISI | - | - | - | - | - | - | - | - | - | INT4EP | INT3EP | INT2EP | INT1EP | INTOEP | 0000 |
| IFS0 | 0084 | - | DMA1IF | AD1IF | U1TXIF | U1RXIF | SPI1TXIF | SPI1IF | T3IF | T2IF | OC2IF | IC2IF | DMAOIF | T1IF | OC1IF | IC1IF | INTOIF | 0000 |
| IFS1 | 0086 | U2TXIF | U2RXIF | INT21F | T5IF | T4IF | OC4IF | OC3IF | DMA2IF | - | - | - | INT1IF | CNIF | CMIF | MI2C1IF | SI2C1IF | 0000 |
| IFS2 | 0088 | - | DMA4IF | PMPIF | - | - | OC6IF | OC5IF | IC6IF | IC5IF | IC4IF | IC3IF | DMA3IF | CRYROLLIF | CRYFREEIF | SPI2TXIF | SPI2IF | 0000 |
| IFS3 | 008A | - | RTCIF | DMA5IF | SPI3RXIF | SPI2RXIF | SPI1RXIF | - | KEYSTRIF | CRYDNIF | INT4IF | INT3IF | - | - | MI2C2IF | SI2C2IF | - | 0000 |
| IFS4 | 008C | - | - | CTMUIF | - | - | - | - | HLVDIF | - | - | - | - | CRCIF | U2ERIF | U1ERIF | - | 0000 |
| IFS5 | 008E | - | - | - | - | SPI3TXIF | SPI3IF | U4TXIF | U4RXIF | U4ERIF | - | I2C2BCIF | I2C1BCIF | U3TXIF | U3RXIF | U3ERIF | - | 0000 |
| IFS6 | 0090 | - | - | - | - | - | FSTIF | - | - | - | - | - | - | - | - | - | - | 0000 |
| IFS7 | 0092 | - | - | - | - | - | - | - | - | - | - | JTAGIF | - | - | - | - | - | 0000 |
| IEC0 | 0094 | - | DMA1IE | AD1IE | U1TXIE | U1RXIE | SPI1TXIE | SPI1IE | T31E | T2IE | OC2IE | IC2IE | DMAOIE | T1IE | OC1IE | IC1IE | INTOIE | 0000 |
| IEC1 | 0096 | U2TXIE | U2RXIE | INT2IE | T5IE | T4IE | OC4IE | OC3IE | DMA2IE | - | - | - | INT1IE | CNIE | CMIE | MI2C1IE | SI2C1IE | 0000 |
| IEC2 | 0098 | - | DMA4IE | PMPIE | - | - | OC6IE | OC5IE | IC6IE | IC5IE | IC4IE | IC3IE | DMA3IE | CRYROLLIE | CRYFREEIE | SPI2TXIE | SPI21E | 0000 |
| IEC3 | 009A | - | RTCIE | DMA5IE | SPI3RXIE | SPI2RXIE | SPI1RXIE | - | KEYSTRIE | CRYDNIE | INT4IE | INT3IE | - | - | MI2C2IE | SI2C2IE | - | 0000 |
| IEC4 | 009C | - | - | CTMUIE | - | - | - | - | HLVDIE | - | - | - | - | CRCIE | U2ERIE | U1ERIE | - | 0000 |
| IEC5 | 009E | - | - | - | - | SPI3TXIE | SPI3IE | U4TXIE | U4RXIE | U4ERIE | - | I2C2BCIE | I2C1BCIE | U3TXIE | U3RXIE | U3ERIE | - | 0000 |
| IEC6 | 00AO | - | - | - | - | - | FSTIE | - | - | - | - | - | - | - | - | - | - | 0000 |
| IEC7 | 00A2 | - | - | - | - | - | - | - | - | - | - | JTAGIE | - | - | - | - | - | 0000 |
| IPC0 | 00A4 | - | T1IP2 | T1IP1 | T1IP0 | - | OC1IP2 | OC1IP1 | OC1IP0 | - | IC1IP2 | IC1IP1 | IC1IP0 | - | INTOIP2 | INTOIP1 | INTOIP0 | 4444 |
| IPC1 | 00A6 | - | T2IP2 | T2IP1 | T2IP0 | - | OC2IP2 | OC2IP1 | OC2IP0 | - | IC2IP2 | IC2IP1 | IC2IP0 | - | DMAOIP2 | DMAOIP1 | DMAOIPO | 4444 |
| IPC2 | 00A8 | - | U1RXIP2 | U1RXIP1 | U1RXIP0 | - | SPI1TXIP2 | SPI1TXIP1 | SPI1TXIP0 | - | SP11IP2 | SPI1IP1 | SPI11P0 | - | T3IP2 | T3IP1 | T3IP0 | 4444 |
| IPC3 | 00AA | - | - | - | - | - | DMA1IP2 | DMA1IP1 | DMA1IP0 | - | AD1IP2 | AD1IP1 | AD1IP0 | - | U1 TXIP2 | U1TXIP1 | U1TXIP0 | 0444 |
| IPC4 | 00AC | - | CNIP2 | CNIP1 | CNIP0 | - | CMIP2 | CMIP1 | CMIP0 | - | MI2C1IP2 | MI2C1IP1 | MI2C11P0 | - | SI2C1IP2 | SI2C1IP1 | SI2C1IP0 | 4444 |
| IPC5 | 00AE | - | - | - | - | - | - | - | - | - | - | - | - | - |  | INT1IP<2:0> |  | 0004 |
| IPC6 | OOBO | - | T4IP2 | T4IP1 | T4IP0 | - | OC4IP2 | OC4IP1 | OC4IP0 | - | OC3IP2 | OC3IP1 | OC3IP0 | - | DMA21P2 | DMA2IP1 | DMA2IP0 | 4444 |
| IPC7 | 00B2 | - | U2TXIP2 | U2TXIP1 | U2TXIP0 | - | U2RXIP2 | U2RXIP1 | U2RXIP0 | - | INT2IP2 | INT2IP1 | INT2IP0 | - | T5IP2 | T5IP1 | T5IP0 | 4444 |
| IPC8 | 00B4 | - | CRYROLLIP2 | CRYROLLIP1 | CRYROLLIPO | - | CRYFREEIP2 | CRYFREEIP1 | CRYFREEIP0 | - | SPI2TXIP2 | SPI2TXIP1 | SPI2TXIPO | - | SP121P2 | SPI2IP1 | SPI2IP0 | 4444 |
| IPC9 | 00B6 | - | IC5IP2 | IC5IP1 | IC5IP0 | - | IC4IP2 | IC4IP1 | IC4IP0 | - | IC3IP2 | IC3IP1 | IC3IP0 | - | DMA31P2 | DMA3IP1 | DMA3IP0 | 4444 |
| IPC10 | 00B8 | - | - | - | - | - | OC6IP2 | OC6IP1 | OC6IP0 | - | OC5IP2 | OC5IP1 | OC5IP0 | - | IC6IP2 | IC6IP1 | IC6IP0 | 0444 |
| IPC11 | 00BA | - | - | - | - | - | DMA4IP2 | DMA4IP1 | DMA4IP0 | - | PMPIP2 | PMPIP1 | PMPIP0 | - | - | - | - | 0440 |
| IPC12 | 00BC | - | - | - | - | - | M12C2IP2 | M12C2IP1 | M12C2IP0 | - | SI2C2IP2 | SI2C2IP1 | SI2C2IP0 | - | - | - | - | 0440 |
| IPC13 | O0BE | - | CRYDNIP2 | CRYDNIP1 | CRYDNIP0 | - | INT4IP2 | INT4IP1 | INT4IP0 | - | INT3IP2 | INT3IP1 | INT31P0 | - | - | - | - | 4440 |
| IPC14 | 00CO | - | SPI2RXIP2 | SPI2RXIP1 | SPI2RXIP0 | - | SPI1RXIP2 | SPI1RXIP1 | SPI1RXIP0 | - | - | - | - | - | KEYSTRIP2 | KEYSTRIP1 | KEYSTRIP0 | 4404 |
| IPC15 | 00C2 | - | - | - | - | - | RTCIP2 | RTCIP1 | RTCIP0 | - | DMA5IP2 | DMA5IP1 | DMA5IP0 | - | SPI3RXIP2 | SPI3RXIP1 | SPI3RXIP0 | 0444 |

TABLE 4-5:

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IPC16 | 00C4 | - | CRCIP2 | CRCIP1 | CRCIPO | - | U2ERIP2 | U2ERIP1 | U2ERIPO | - | U1ERIP2 | U1ERIP1 | U1ERIP0 | - | - | - | - | 4440 |
| IPC18 | 00C8 | - | - | - | - | - | - | - | - | - | - | - | - | - |  | HLVDIP<2:0> |  | 0004 |
| IPC19 | 00CA | - | - | - | - | - | - | - | - | - |  | CTMUIP<2:0 |  | - | - | - | - | 0040 |
| IPC20 | OOCC | - | U3TXIP2 | U3TXIP1 | U3TXIP0 | - | U3RXIP2 | U3RXIP1 | U3RXIP0 | - | U3ERIP2 | U3ERIP1 | U3ERIP0 | - | - | - | - | 4440 |
| IPC21 | OOCE | - | U4ERIP2 | U4ERIP1 | U4ERIP0 | - | - | - | - | - | 12C2BCIP2 | 12C2BCIP1 | 12C2BCIP0 | - | 12C1BCIP2 | I2C1BCIP1 | I2C1BCIP0 | 4044 |
| IPC22 | 00D0 | - | SPI3TXIP2 | SPI3TXIP1 | SPI3TXIP0 | - | SP131P2 | SP131P1 | SPI31P0 | - | U4TXIP2 | U4TXIP1 | U4TXIP0 | - | U4RXIP2 | U4RXIP1 | U4RXIP0 | 4444 |
| IPC26 | O0D8 | - | - | - | - | - |  | FSTIP<2:0> |  | - | - | - | - | - | - | - | - | 0400 |
| IPC29 | O0DE | - | - | - | - | - | - | - | - | - |  | JTAGIP<2:0 |  | - | - | - | - | 0040 |
| INTREG | OOEO | CPUIRQ | r | VHOLD | - | ILR3 | ILR2 | ILR1 | ILRO | VECNUM7 | VECNUM6 | VECNUM5 | VECNUM4 | VECNUM3 | VECNUM2 | VECNUM1 | VECNUMO | 0000 |

Legend: $\quad-=$ unimplemented, read as ' 0 '; $r=$ reserved, maintain as ' 0 '. Reset values are shown in hexadecimal.
TABLE 4-6: TIMER REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMR1 | 024C | Timer1 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| PR1 | 024E | Timer1 Period Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FFFF |
| T1CON | 0250 | TON | - | TSIDL | - | - | - | TECS1 | TECSO | - | TGATE | TCKPS1 | TCKPSO | - | TSYNC | TCS | - | 0000 |
| TMR2 | 0252 | Timer2 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| TMR3HLD | 0254 | Timer3 Holding Register (for 32-bit timer operations only) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| TMR3 | 0256 | Timer3 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| PR2 | 0258 | Timer2 Period Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FFFF |
| PR3 | 025A | Timer3 Period Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FFFF |
| T2CON | 025C | TON | - | TSIDL | - | - | - | TECS1 | TECSO | - | TGATE | TCKPS 1 | TCKPSO | T32 | - | TCS | - | 0000 |
| T3CON | 025E | TON | - | TSIDL | - | - | - | TECS1 | TECSO | - | TGATE | TCKPS1 | TCKPSO | - | - | TCS | - | 0000 |
| TMR4 | 0260 | Timer4 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| TMR5HLD | 0262 | Timer5 Holding Register (for 32-bit operations only) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| TMR5 | 0264 | Timer5 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| PR4 | 0266 | Timer4 Period Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Fffr |
| PR5 | 0268 | Timer5 Period Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | FFFF |
| T4CON | 026A | TON | - | TSIDL | - | - | - | TECS1 | TECSO | - | TGATE | TCKPS1 | TCKPSO | T45 | - | TCS | - | 0000 |
| T5CON | 026C | TON | - | TSIDL | - | - | - | TECS1 | TECSO | - | TGATE | TCKPS1 | TCKPSO | - | - | TCS | - | 0000 |

Legend: - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
TABLE 4-7: INPUT CAPTURE REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IC1CON1 | 02AA | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | IC10 | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC1CON2 | 02AC | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000D |
| IC1BUF | 02AE | Input Capture 1 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC1TMR | 02B0 | Timer Value 1 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| IC2CON1 | 02B2 | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC2CON2 | 02B4 | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000D |
| IC2BUF | 02B6 | Input Capture 2 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC2TMR | 02B8 | Timer Value 2 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| IC3CON1 | 02BA | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC3CON2 | 02BC | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000D |
| IC3BUF | 02BE | Input Capture 3 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC3TMR | 02C0 | Timer Value 3 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| IC4CON1 | 02C2 | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | 1 ClO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC4CON2 | 02 C 4 | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000D |
| ICABUF | 02C6 | Input Capture 4 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| ICATMR | 02C8 | Timer Value 4 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| IC5CON1 | 02CA | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC5CON2 | 02CC | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000D |
| IC5BUF | 02CE | Input Capture 5 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC5TMR | 02D0 | Timer Value 5 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| IC6CON1 | 02D2 | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC6CON2 | 02D4 | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000D |
| IC6BUF | 02D6 | Input Capture 6 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC6TMR | 02D8 | Timer Value 6 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |

TABLE 4-8: OUTPUT COMPARE REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OC1CON1 | 026E | - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | ENFLT2 | ENFLT1 | ENFLTO | OCFLT2 | OCFLT1 | OCFLTO | TRIGMODE | OCM2 | OCM1 | осмо | 0000 |
| OC1CON2 | 0270 | FLTMD | FLTOUT | FLTTRIEN | OCINV | - | DCB1 | DCB0 | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000c |
| OC1RS | 0272 | Output Compare 1 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC1R | 0274 | Output Compare 1 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC1TMR | 0276 | Timer Value 1 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| OC2CON1 | 0278 | - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | ENFLT2 | ENFLT1 | ENFLTO | OCFLT2 | OCFLT1 | OCFLTO | TRIGMODE | OCM2 | OCM1 | осмо | 0000 |
| OC2CON2 | 027A | FLTMD | FLTOUT | FLTTRIEN | OCINV | - | DCB1 | DCBO | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL 1 | SYNCSELO | 000C |
| OC2RS | 027C | Output Compare 2 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC2R | 027E | Output Compare 2 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC2TMR | 0280 | Timer Value 2 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| OC3CON1 | 0282 | - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | ENFLT2 | ENFLT1 | ENFLTO | OCFLT2 | OCFLT1 | OCFLTO | TRIGMODE | OCM2 | OCM1 | ОСм0 | 0000 |
| OC3CON2 | 0284 | FLTMD | FLTOUT | FLTTRIEN | OCINV | - | DCB1 | DCBO | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL 1 | SYNCSELO | 000C |
| OC3RS | 0286 | Output Compare 3 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC3R | 0288 | Output Compare 3 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC3TMR | 028A | Timer Value 3 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| OC4CON1 | 028C | - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | ENFLT2 | ENFLT1 | ENFLTO | OCFLT2 | OCFLT1 | OCFLTO | TRIGMODE | OCM2 | OCM1 | осм0 | 0000 |
| OC4CON2 | 028E | FLTMD | FLTOUT | FLTTRIEN | OCINV | - | DCB1 | DCB0 | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000c |
| OC4RS | 0290 | Output Compare 4 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC4R | 0292 | Output Compare 4 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC4TMR | 0294 | Timer Value 4 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| OC5CON1 | 0296 | - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | ENFLT2 | ENFLT1 | ENFLTO | OCFLT1 | OCFLT1 | OCFLTO | TRIGMODE | OCM2 | OCM1 | осмо | 0000 |
| OC5CON2 | 0298 | FLTMD | FLTOUT | FLTTRIEN | OCINV | - | DCB1 | DCB0 | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000c |
| OC5RS | 029A | Output Compare 5 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC5R | 029C | Output Compare 5 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC5TMR | 029E | Timer Value 5 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| OC6CON1 | 02A0 | - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | ENFLT2 | ENFLT1 | ENFLTO | OCFLT2 | OCFLT1 | OCFLTO | TRIGMODE | OCM2 | OCM1 | OCMO | 0000 |
| OC6CON2 | 02A2 | FLTMD | FLTOUT | FLTTRIEN | OCINV | - | DCB1 | DCBO | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000C |
| OC6RS | 02A4 | Output Compare 6 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC6R | 02A6 | Output Compare 6 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC6TMR | 02A8 | Timer Value 6 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |

[^1]TABLE 4-9: $\quad I^{2} C^{\text {TM }}$ REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I2C1RCV | 02DA | - | - | - | - | - | - | - | - | 12C1 Receive Register |  |  |  |  |  |  |  | 0000 |
| I2C1TRN | 02DC | - | - | - | - | - | - | - | - | I2C1 Transmit Register |  |  |  |  |  |  |  | 00FF |
| I2C1BRG | 02DE | - | - | - | - | Baud Rate Generator Register |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| $12 \mathrm{C1CONL}$ | 02E0 | I2CEN | - | I2CSIDL | SCLREL | STRICT | A10M | DISSLW | SMEN | GCEN | STREN | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 1000 |
| 12C1CONH | 02E2 | - | - | - | - | - | - | - | - | - | PCIE | SCIE | boen | SDAHT | SBCDE | AHEN | DHEN | 0000 |
| I2C1STAT | 02E4 | ACKSTAT | TRSTAT | ACKTIM | - | - | BCL | GCSTAT | ADD10 | IWCOL | 12 COV | D/ $\bar{A}$ | P | S | R/W | RBF | TBF | 0000 |
| I2C1ADD | 02E6 | - | - | - | - | - | - | 12C1 Address Register |  |  |  |  |  |  |  |  |  | 0000 |
| I2C1MSK | 02E8 | - | - | - | - | - | - | 12C1 Address Mask Register |  |  |  |  |  |  |  |  |  | 0000 |
| I2C2RCV | 02EA | - | - | - | - | - | - | - | - | 12C2 Receive Register |  |  |  |  |  |  |  | 0000 |
| I2C2TRN | 02EC | - | - | - | - | - | - | - | - | 12C2 Transmit Register |  |  |  |  |  |  |  | 00FF |
| I2C2BRG | 02EE | - | - | - | - | Baud Rate Generator Register |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| 12 C 2 CONL | 02F0 | I2CEN | - | I2CSIDL | SCLREL | STRICT | A10M | DISSLW | SMEN | GCEN | STREN | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 1000 |
| 12C2CONH | 02F2 | - | - | - | - | - | - | - | - | - | PCIE | SCIE | boen | SDAHT | SBCDE | AHEN | DHEN | 0000 |
| I2C2STAT | 02F4 | ACKSTAT | TRSTAT | ACKTIM | - | - | BCL | GCSTAT | ADD10 | IWCOL | 12COV | D/ $\bar{A}$ | P | S | R/W | RBF | TBF | 0000 |
| I2C2ADD | 02F6 | - | - | - | - | - | - |  |  |  |  | 2 C 2 Addre | s Register |  |  |  |  | 0000 |
| I2C2MSK | 02F8 | - | - | - | - | - | - |  |  |  |  | 2 Address | Mask Regis |  |  |  |  | 0000 |

Legend: - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
TABLE 4-10: UART REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U1MODE | 0500 | UARTEN | - | USIDL | IREN | RTSMD | - | UEN1 | UENO | WAKE | LPBACK | ABAUD | URXINV | BRGH | PDSEL1 | PDSELO | STSEL | 0000 |
| U1STA | 0502 | UTXISEL1 | UTXINV | UTXISELO | URXEN | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL1 | URXISELO | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U1TXREG | 0504 | LAST | - | - | - | - | - | - | U1TXREG<8:0> |  |  |  |  |  |  |  |  | xxxx |
| U1RXREG | 0506 | - | - | - | - | - | - | - | U1RXREG<8:0> |  |  |  |  |  |  |  |  | 0000 |
| U1BRG | 0508 | U1BRG<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| U1ADMD | 050A | ADMMASK<7:0> |  |  |  |  |  |  |  | ADMADDR<7:0> |  |  |  |  |  |  |  | 0000 |
| U1SCCON | 050C | - | - | - | - | - | - | - | - | - | - | TXRPT1 | TXRPT0 | CONV | TOPD | PTRCL | SCEN | 0000 |
| U1SCINT | 050E | - | - | RXRPTIF | TXRPTIF | - | - | WTCIF | GTCIF | - | PARIE | RXRPTIE | TXRPTIE | - | - | WTCIE | GTCIE | 0000 |
| U1GTC | 0510 | - | - | - | - | - | - | - | GTC<8:0> |  |  |  |  |  |  |  |  | 0000 |
| U1WTCL | 0512 | WTC<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| U1WTCH | 0514 | - | - | - | - | - | - | - | - | WTC<23:16> |  |  |  |  |  |  |  | 0000 |
| U2MODE | 0516 | UARTEN | - | USIDL | IREN | RTSMD | - | UEN1 | UENO | WAKE | LPBACK | ABAUD | URXINV | BRGH | PDSEL1 | PDSELO | STSEL | 0000 |
| U2STA | 0518 | UTXISEL1 | UTXINV | UTXISELO | URXEN | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL1 | URXISELO | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U2TXREG | 051A | LAST | - | - | - | - | - | - | U2TXREG<8:0> |  |  |  |  |  |  |  |  | xxxx |
| U2RXREG | 051C | - | - | - | - | - | - | - | U2RXREG<8:0> |  |  |  |  |  |  |  |  | 0000 |
| U2BRG | 051E | U2BRG<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| U2ADMD | 0520 | ADMMASK<7:0> |  |  |  |  |  |  |  | ADMADDR<7:0> |  |  |  |  |  |  |  | 0000 |
| U2SCCON | 0522 | - | - | - | - | - | - | - | - | - | - | TXRPT1 | TXRPT0 | CONV | TOPD | PTRCL | SCEN | 0000 |
| U2SCINT | 0524 | - | - | RXRPTIF | TXRPTIF | - | - | WTCIF | GTCIF | - | PARIE | RXRPTIE | TXROTIE | - | - | WTCIE | GTCIE | 0000 |
| U2GTC | 0526 | - | - | - | - | - | - | - | GTC<8:0> |  |  |  |  |  |  |  |  | 0000 |
| U2WTCL | 0528 | WTC<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| U2WTCH | 052A | - | - | - | - | - | - | - | - | WTC<23:16> |  |  |  |  |  |  |  | 0000 |
| U3MODE | 052C | UARTEN | - | USIDL | IREN | RTSMD | - | UEN1 | UENO | WAKE | LPBACK | ABAUD | URXINV | BRGH | PDSEL1 | PDSELO | STSEL | 0000 |
| U3STA | 052E | UTXISEL1 | UTXINV | UTXISELO | URXEN | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL1 | URXISELO | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U3TXREG | 0530 | LAST | - | - | - | - | - | - | U3TXREG<8:0> |  |  |  |  |  |  |  |  | xxxx |
| U3RXREG | 0532 | - | - | - | - | - | - | - | U3RXREG<8:0> |  |  |  |  |  |  |  |  | 0000 |
| U3BRG | 0534 | U3BRG<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| U3ADMD | 0536 | ADMMASK<7:0> |  |  |  |  |  |  |  | ADMADDR<7:0> |  |  |  |  |  |  |  | 0000 |
| U4MODE | 0538 | UARTEN | - | USIDL | IREN | RTSMD | - | UEN1 | UENO | WAKE | LPBACK | ABAUD | URXINV | BRGH | PDSEL1 | PDSELO | STSEL | 0000 |
| U4STA | 053A | UTXISEL1 | UTXINV | UTXISELO | URXEN | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL1 | URXISELO | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U4TXREG | 053C | LAST | - | - | - | - | - | - | U4TXREG<8:0> |  |  |  |  |  |  |  |  | xxxx |
| U4RXREG | 053E | - | - | - | - | - | - | - | U4RXREG<8:0> |  |  |  |  |  |  |  |  | 0000 |
| U4BRG | 0540 | U4BRG<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| U4ADMD | 0542 | ADMMASK<7:0> ADMADDR<7:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |

Legend: $-=$ unimplemented, read as ' 0 '; $x=$ unknown value on Reset. Reset values are shown in hexadecimal.
TABLE 4-11: SPI1 REGISTER MAP

| File <br> Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPI1CON1L | 0300 | SPIEN | - | SPISIDL | DISSDO | MODE32 | MODE16 | SMP | CKE | SSEN | CKP | MSTEN | DISSDI | DISSCK | MCLKEN | SPIFE | ENHBUF | 0000 |
| SPI1CON1H | 0302 | AUDEN | SPISGNEXT | IGNROV | IGNTUR | AUDMONO | URDTEN | AUDMOD1 | AUDMODO | FRMEN | FRMSYNC | FRMPOL | MSSEN | FRMSYPW | FRMCNT2 | FRMCNT1 | FRMCNT0 | 0000 |
| SPI1CON2L | 0304 | - | - | - | - | - | - | - | - | - | - | - | WLENGTH<4:0> |  |  |  |  | 0000 |
| SPI1STATL | 0308 | - | - | - | FRMERR | SPIBUSY | - | - | SPITUR | SRMT | SPIROV | SPIRBE | - | SPITBE | - | SPITBF | SPIRBF | 0028 |
| SPI1STATH | 030A | - | - | RXELM5 | RXELM4 | RXELM3 | RXELM2 | RXELM1 | RXELM0 | - | - | TXELM5 | TXELM4 | TXELM3 | TXELM2 | TXELM1 | TXELM0 | 0000 |
| SPI1BUFL | 030C | SPI1BUFL<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| SPI1BUFH | 030E | SPI1BUFH<31:16> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| SPI1BRGL | 0310 | - | - | - | SPI1BRG<12:0> |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| SPI1IMSKL | 0314 | - | - | - | FRMERREN | BUSYEN | - | - | SPITUREN | SRMTEN | SPIROVEN | SPIRBEN | - | SPITBEN | - | SPITBFEN | SPIRBFEN | 0000 |
| SPI1IMSKH | 0316 | RXWIEN | - | RXMSK5 | RXMSK4 | RXMSK3 | RXMSK2 | RXMSK1 | RXMSK0 | TXWIEN | - | TXMSK5 | TXMSK4 | TXMSK3 | TXMSK2 | TXMSK1 | TXMSK0 | 0000 |
| SPI1URDTL | 0318 | SPI1URDTL<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| SPI1URDTH | 031A | SPI1URDTH<31:16> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |

\footnotetext{
TABLE 4-12: SPI2 REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{array}{\|c} \text { All } \\ \text { Resets } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPI2CON1L | 031C | SPIEN | - | SPIIIDL | DISSDO | MODE32 | MODE16 | SMP | CKE | SSEN | CKP | MSTEN | DISSDI | DISSCK | MCLKEN | SPIFE | ENHBUF | 0000 |
| SPI2CON1H | 031E | AUDEN | SPISGNEXT | IGNROV | IGNTUR | AUDMONO | URDTEN | AUDMOD1 | AUDMODO | FRMEN | FRMSYNC | FRMPOL | MSSEN | FRMSYPW | FRMCNT2 | FRMCNT1 | FRMCNTO | 0000 |
| SPI2CON2L | 0320 | - | - | - | - | - | - | - | - | - | - | - | WLENGTH44:0> |  |  |  |  | 0000 |
| SPI2STATL | 0324 | - | - | - | FRMERR | SPIBUSY | - | - | SPITUR | SRMT | SPIROV | SPIRBE | - | SPITBE | - | SPITBF | SPIRBF | 0028 |
| SPI2STATH | 0326 | - | - | RXELM5 | RXELM4 | RXELM3 | RXELM2 | RXELM1 | RXELM0 | - | - | TXELM5 | TXELM4 | TXELM3 | TXELM2 | TXELM1 | TXELM0 | 0000 |
| SPI2BUFL | 0328 | SPI2BUFL<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| SPI2BUFH | 032A | SPI2BUFH<31:16> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| SPI2BRGL | 032C | - | - | - | SP12BRG<12:0> |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| SPIIIMSKL | 0330 | - | - | - | FRMERREN | BUSYEN | - | - | SPITUREN | SRMTEN | SPIROVEN | SPIRBEN | - | SPITBEN | - | SPITBFEN | SPIRBFEN | 0000 |
| SPI2IMSKH | 0332 | RXWIEN | - | RXMSK5 | RXMSK4 | RXMSK3 | RXMSK2 | RXMSK1 | RXMSK0 | TXWIEN | - | TXMSK5 | TXMSK4 | TXMSK3 | TXMSK2 | TXMSK1 | TXMSK0 | 0000 |
| SPILURDTL | 0334 | SPI2URDTL<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| SPI2URDTH | 0336 | SPI2URDTH<31:16> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |

TABLE 4-13: SPI3 REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPI3CON1L | 0338 | SPIEN | - | SPIIIDL | DISSDO | MODE32 | MODE16 | SMP | CKE | SSEN | CKP | MSTEN | DISSDI | DISSCK | MCLKEN | SPIFE | ENHBUF | 0000 |
| SPI3CON1H | 033A | AUDEN | SPISGNEXT | IGNROV | IGNTUR | AUDMONO | URDTEN | AUDMOD1 | AUDMODO | FRMEN | FRMSYNC | FRMPOL | MSSEN | FRMSYPW | FRMCNT2 | FRMCNT1 | FRMCNT0 | 0000 |
| SPI3CON2L | 033C | - | - | - | - | - | - | - | - | - | - | - | WLENGTH<4:0> |  |  |  |  | 0000 |
| SPI3STATL | 0340 | - | - | - | FRMERR | SPIBUSY | - | - | SPITUR | SRMT | SPIROV | SPIRBE | - | SPITBE | - | SPITBF | SPIRBF | 0028 |
| SPISSTATH | 0342 | - | - | RXELM5 | RXELM4 | RXELM3 | RXELM2 | RXELM1 | RXELMO | - | - | TXELM5 | TXELM4 | TXELM3 | TXELM2 | TXELM1 | TXELMO | 0000 |
| SPIBBUFL | 0344 | SPI3BUFL<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| SPI3BUFH | 0346 | SPI3BUFH<31:16> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| SPI3BRGL | 0348 | - | - | - | SPI3BRG<12:0> |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| SPI3IMSKL | 034C | - | - | - | FRMERREN | BUSYEN | - | - | SPITUREN | SRMTEN | SPIROVEN | SPIRBEN | - | SPITBEN | - | SPITBFEN | SPIRBFEN | 0000 |
| SPI3IMSKH | 034E | RXWIEN | - | RXMSK5 | RXMSK4 | RXMSK3 | RXMSK2 | RXMSK1 | RXMSK0 | TXWIEN | - | TXMSK5 | TXMSK4 | TXMSK3 | TXMSK2 | TXMSK1 | TXMSK0 | 0000 |
| SPI3URDTL | 0350 |  |  |  |  |  |  |  | SPI3UR | TL<15:0> |  |  |  |  |  |  |  | 0000 |
| SPI3URDTH | 0352 |  |  |  |  |  |  |  | SPIUURD | H<31:16> |  |  |  |  |  |  |  | 0000 |

Legend: - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
TABLE 4-14: PORTA REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 ${ }^{(1,3)}$ | Bit $9^{(1,3)}$ | Bit $8^{(1,3)}$ | Bit $7^{(1,3)}$ | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRISA | 0180 | - | - | - | - | - | TRISA<10:7> |  |  |  | - | - | - | TRISA<3:0> |  |  |  | $078 \mathrm{~F}^{(2)}$ |
| PORTA | 0182 | - | - | - | - | - | RA<10:7> |  |  |  | - | - | RA<4:0> |  |  |  |  | xxxx |
| LATA | 0184 | - | - | - | - | - | LATA<10:7> |  |  |  | - | - | - | LATA<3:0> |  |  |  | xxxx |
| ODCA | 0186 | - | - | - | - | - | ODA<10:7> |  |  |  | - | - | - | ODA<3:0> |  |  |  | 0000 |
| Legend: - = unimplemented, read as ' 0 '; $x=$ unknown value on Reset. Reset values are shown in hexadecimal. Reset values shown are for 44 -pin devices. <br> Note 1: These bits are not available on 28 -pin devices; read as ' 0 '. <br> 2: Reset value for the 44 -pin devices is shown; 001 F for the 28 -pin devices. <br> 3: The RA<10:7> bits are multiplexed with the JTAG pins. In order to use these pins as I/Os, JTAG should be disabled in the Configuration Fuse bits. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

TABLE 4-15: PORTB REGISTER MAP
TABLE 4-18: A/D CONVERTER REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC1BUF0 | 0200 | AD Data Buffer 0/Threshold for Channel 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ADC1BUF1 | 0202 | ADD Data Buffer 1/Threshold for Channel 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ADC1BUF2 | 0204 | AD Data Buffer 2/Threshold for Channel 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ADC1BUF3 | 0206 | AD Data Buffer 3/Threshold for Channel 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x x$ |
| ADC1BUF4 | 0208 | AD Data Buffer 4/Threshold for Channel 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ADC1BUF5 | 020A | AD Data Buffer 5/Threshold for Channel 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ADC1BUF6 | 020C | AD Data Buffer 6/Threshold for Channel 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ADC1BUF7 | 020E | AD Data Buffer 7/Threshold for Channel 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ADC1BUF8 | 0210 | A/D Data Buffer 8/Threshold for Channel 8/Threshold for Channel 0 in Windowed Compare mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ADC1BUF9 | 0212 | A/D Data Buffer 9/Threshold for Channel 9/Threshold for Channel 1 in Windowed Compare mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ADC1BUF10 | 0214 | A/D Data Buffer 10/Threshold for Channel 10/Threshold for Channel 2 in Windowed Compare mode ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ADC1BUF11 | 0216 | A/D Data Buffer 11/Threshold for Channel 11/Threshold for Channel 3 in Windowed Compare mode ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ADC1BUF12 | 0218 | A/D Data Buffer 12/Threshold for Channel 12/Threshold for Channel 4 in Windowed Compare mode ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ADC1BUF13 | 021A | A/D Data Buffer 13 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ADC1BUF14 | 021C | A/D Data Buffer 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ADC1BUF15 | 021E | A/D Data Buffer 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| AD1CON1 | 0220 | ADON | - | ADSIDL | DMABM | DMAEN | MODE12 | FORM1 | FORM0 | SSRC3 | SSRC2 | SSRC1 | SSRC0 | - | ASAM | SAMP | DONE | 0000 |
| AD1CON2 | 0222 | PVCFG1 | PVCFGO | NVCFGO | OFFCAL | BUFREGEN | CSCNA | - | - | BUFS | SMPI4 | SMPI3 | SMP12 | SMPI1 | SMPIO | BUFM | ALTS | 0000 |
| AD1CON3 | 0224 | ADRC | EXTSAM | PUMPEN | SAMC4 | SAMC3 | SAMC2 | SAMC1 | SAMC0 | ADCS7 | ADCS6 | ADCS5 | ADCS4 | ADCS3 | ADCS2 | ADCS1 | ADCSO | 0000 |
| AD1CHS | 0228 | CHONB2 | CHONB1 | CHONBO | CHOSB4 | CHOSB3 | CH0SB2 | CHOSB1 | CHOSB0 | CHONA2 | CHONA1 | CHONAO | CHOSA4 | CHOSA3 | CH0SA2 | CHOSA1 | CHOSAO | 0000 |
| AD1CSSH | 022A | CSS<31:27> |  |  |  |  | - | - | - | - | - | - | - | - | - | - | - | 0000 |
| AD1CSSL | 022C | - | CSS<14:0> ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| AD1CON4 | 022E | - | - | - | - | - | - | - | - | - | - | - | - | - | DMABL<2:0> |  |  | 0000 |
| AD1CON5 | 0230 | ASEN | LPEN | CTMREQ | BGREQ | - | - | ASINT1 | ASINTO | - | - | - | - | WM1 | WM0 | CM1 | CM0 | 0000 |
| AD1CHITL | 0234 | - | - | - | $\mathrm{CHH}<12: 0>^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| AD1CTMENL | 0238 | - | - | - | CTMEN<12:0> ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| AD1DMBUF | 023A | A/D Conversion Data Buffer (Extended Buffer mode) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |

Legend: $\quad-=$ unimplemented, read as ' 0 '; $x=$ unknown value on Reset. Reset values are shown in hexadecimal.
Note 1: $\quad$ The CSS $<12: 10>, C H H<12: 10>$ and CTMEN $<12: 10>$ bits are unimplemented in 28 -pin devices, read as ' 0 '.
TABLE 4-19: CTMU REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CTMUCON1 | 023C | CTMUEN | - | CTMUSIDL | TGEN | EDGEN | EDGSEQEN | IDISSEN | CTTRIG | - | - | - | - | - | - | - | - | 0000 |
| CTMUCON2 | 023E | EDG1MOD | EDG1POL | EDG1SEL3 | EDG1SEL2 | EDG1SEL1 | EDG1SELO | EDG2STAT | EDG1STAT | EDG2MOD | EDG2POL | EDG2SEL3 | EDG2SEL2 | EDG2SEL1 | EDG2SELO | - | - | 0000 |
| CTMUICON | 0240 | ITRIM5 | ITRIM4 | ITRIM3 | ITRIM2 | ITRIM1 | ITRIM0 | IRNG1 | IRNGO | - | - | - | - | - | - | - | - | 0000 |

TABLE 4-20: ANALOG CONFIGURATION REGISTER MAP

| File <br> Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANCFG | 019E | - | - | - | - | - | - | - | - | - | - | - | - | - | - | VBG2EN | VBGEN | 0000 |
| ANSA | 0188 | - | - | - | - | - | - | - | - | - | - | - | - |  |  | A<3:0> |  | 000F |
| ANSB | 0192 | ANSB<15:12> |  |  |  | - | - | ANSB9 | - | - | ANSB6 | - | - | ANSB<3:0> |  |  |  | F24F |
| ANSC | 019C | - | - | - | - | - | - | - | - | - | - | - | - | - | ANSC<2:0> ${ }^{(1)}$ |  |  | 0007 |

TABLE 4-21: DMA REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\underset{\text { Resets }}{\text { All }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DMACON | 0450 | DMAEN | - | - | - | - | - | - | - | - | - | - | - | - | - | - | PRSSEL | 0000 |
| DMABUF | 0452 | DMA Transfer Data Buffer |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMAL | 0454 | DMA High Address Limit Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMAH | 0456 | DMA Low Address Limit Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMACHO | 0458 | - | - | - | r | - | NULLW | RELOAD | CHREQ | SAMODE1 | SAMODEO | DAMODE1 | DAMODE0 | TRMODE1 | TRMODE0 | SIZE | CHEN | 0000 |
| DMAINT0 | 045A | DBUFWF | - | CHSEL5 | CHSEL4 | CHSEL3 | CHSEL2 | CHSEL1 | CHSELO | HIGHIF | LOWIF | DONEIF | HALFIF | OVRUNIF | - | - | HALFEN | 0000 |
| DMASRC0 | 045C | DMA Channel 0 Source Address Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMADST0 | 045E | DMA Channel 0 Destination Address Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMACNT0 | 0460 | DMA Channel 0 Transaction Count Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0001 |
| DMACH1 | 0462 | - | - | - | r | - | NULLW | RELOAD | CHREQ | SAMODE1 | SAMODEO | DAMODE1 | damodeo | TRMODE1 | TRMODEO | SIZE | CHEN | 0000 |
| DMAINT1 | 0464 | DBUFWF | - | CHSEL5 | CHSEL4 | CHSEL3 | CHSEL2 | CHSEL1 | CHSELO | HIGHIF | LOWIF | DONEIF | HALFIF | OVRUNIF | - | - | HALFEN | 0000 |
| DMASRC1 | 0466 | DMA Channel 1 Source Address Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMADST1 | 0468 | DMA Channel 1 Destination Address Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMACNT1 | 046A | DMA Channel 1 Transaction Count Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0001 |
| DMACH2 | 046C | - | - | - | r | - | NULLW | RELOAD | CHREQ | SAMODE1 | SAMODEO | DAMODE1 | DAMODE0 | TRMODE1 | TRMODEO | SIZE | CHEN | 0000 |
| DMAINT2 | 046E | DBUFWF | - | CHSEL5 | CHSEL4 | CHSEL3 | CHSEL2 | CHSEL1 | CHSELO | HIGHIF | LOWIF | DONEIF | HALFIF | OVRUNIF | - | - | HALFEN | 0000 |
| DMASRC2 | 0470 | DMA Channel 2 Source Address Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMADST2 | 0472 | DMA Channel 2 Destination Address Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMACNT2 | 0474 | DMA Channel 2 Transaction Count Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0001 |
| DMACH3 | 0476 | - | - | - | r | - | NULLW | Reload | CHREQ | SAMODE1 | SAMODEO | DAMODE1 | damodeo | TRMODE1 | TRMODEO | SIZE | CHEN | 0000 |
| DMAINT3 | 0478 | DBUFWF | - | CHSEL5 | CHSEL4 | CHSEL3 | CHSEL2 | CHSEL1 | CHSELO | HIGHIF | LOWIF | DONEIF | HALFIF | OVRUNIF | - | - | HALFEN | 0000 |
| DMASRC3 | 047A | DMA Channel 3 Source Address Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMADST3 | 047C | DMA Channel 3 Destination Address Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMACNT3 | 047E | DMA Channel 3 Transaction Count Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0001 |
| DMACH4 | 0480 | - | - | - | r | - | NULLW | RELOAD | CHREQ | SAMODE1 | SAMODEO | DAMODE1 | DAMODE0 | TRMODE1 | TRMODEO | SIZE | CHEN | 0000 |
| DMAINT4 | 0482 | DBUFWF | - | CHSEL5 | CHSEL4 | CHSEL3 | CHSEL2 | CHSEL1 | CHSELO | HIGHIF | LOWIF | DONEIF | HALFIF | OVRUNIF | - | - | HALFEN | 0000 |
| DMASRC4 | 0484 | DMA Channel 4 Source Address Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMADST4 | 0486 | DMA Channel 4 Destination Address Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMACNT4 | 0488 | DMA Channel 4 Transaction Count Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0001 |
| DMACH5 | 048A | - | - | - | r | - | NULLW | RELOAD | CHREQ | SAMODE1 | SAMODEO | DAMODE1 | DAMODE0 | TRMODE1 | TRMODE0 | SIZE | CHEN | 0000 |
| DMAINT5 | 048C | DBUFWF | - | CHSEL5 | CHSEL4 | CHSEL3 | CHSEL2 | CHSEL1 | CHSELO | HIGHIF | LOWIF | DONEIF | HALFIF | OVRUNIF | - | - | HALFEN | 0000 |
| DMASRC5 | 048E | DMA Channel 5 Source Address Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMADST5 | 0490 | DMA Channel 5 Destination Address Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMACNT5 | 0492 | DMA Channel 5 Transaction Count Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0001 |

TABLE 4-22: ENHANCED PARALLEL MASTER/SLAVE PORT REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{array}{\|c\|} \text { All } \\ \text { Resets } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PMCON1 | 0128 | PMPEN | - | PSIDL | ADRMUX1 | ADRMUX0 | - | MODE1 | MODEO | CSF1 | CSFO | ALP | ALMODE | - | BUSKEEP | IRQM1 | IRQM0 | 0000 |
| PMCON2 | 012A | PMPBUSY | - | ERROR | TIMEOUT | - | - | - | - | RADDR23 | RADDR22 | RADDR21 | RADDR20 | RADDR19 | RADDR18 | RADDR17 | RADDR16 | 0000 |
| PMCON3 | 012C | PTWREN | PTRDEN | PTBE1EN | PTBEOEN | - | AWAITM1 | AWAITM0 | AWAITE | - | - | - | - | - | - | - | - | 0000 |
| PMCON4 | 012E | - | PTEN14 | - | - | - | - |  |  |  |  | PTEN | <9:0> |  |  |  |  | 0000 |
| PMCS1CF | 0130 | CSDIS | CSP | CSPTEN | BEP | - | WRSP | RDSP | SM | ACKP | PTSZ1 | PTSZO | - | - | - | - | - | 0000 |
| PMCS1BS | 0132 | BASE<23:15> |  |  |  |  |  |  |  |  | - | - | - | BASE11 | - | - | - | 0200 |
| PMCS1MD | 0134 | ACKM1 | ACKM0 | AMWAIT2 | AMWAIT1 | AMWAITO | - | - | - | DWAITB1 | DWAITBO | DWAITM3 | DWAITM2 | DWAITM1 | DWAITMO | DWAITE1 | DWAITEO | 0000 |
| PMCS2CF | 0136 | CSDIS | CSP | CSPTEN | BEP | - | WRSP | RDSP | SM | ACKP | PTSZ1 | PTSZO | - | - | - | - | - | 0000 |
| PMCS2BS | 0138 | BASE<23:15> |  |  |  |  |  |  |  |  | - | - | - | BASE11 | - | - | - | 0600 |
| PMCS2MD | 013A | ACKM1 | ACKM0 | AMWAIT2 | AMWAIT1 | AMWAITO | - | - | - | DWAITB1 | DWAITBO | DWAITM3 | DWAITM2 | DWAITM1 | DWAITMO | DWAITE1 | DWAITEO | 0000 |
| PMDOUT1 | 013C | EPMP Data Out Register 1<15:8> |  |  |  |  |  |  |  | EPMP Data Out Register 1<7:0> |  |  |  |  |  |  |  | xxxx |
| PMDOUT2 | 013E | EPMP Data Out Register 2<15:8> |  |  |  |  |  |  |  | EPMP Data Out Register 2<7:0> |  |  |  |  |  |  |  | xxxx |
| PMDIN1 | 0140 | EPMP Data In Register 1<15:8> |  |  |  |  |  |  |  | EPMP Data In Register 1<7:0> |  |  |  |  |  |  |  | xxxx |
| PMDIN2 | 0142 | EPMP Data In Register 2<15:8> |  |  |  |  |  |  |  | EPMP Data In Register 2<7:0> |  |  |  |  |  |  |  | xxxx |
| PMSTAT | 0144 | IBF | IBOV | - | \| - | IB3F | IB2F | IB1F | IBOF | OBE | OBUF | - | - | OB3E | OB2E | OB1E | OBOE | 008F |
| Legend: |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

TABLE 4-23: REAL-TIME CLOCK AND CALENDAR (RTCC) REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALRMVAL | 011E | Alarm Value Register Window Based on ALRMPTR<1:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ALCFGRPT | 0120 | ALRMEN | CHIME | AMASK3 | AMASK2 | AMASK1 | AMASKO | ALRMPTR1 | ALRMPTRO | ARPT7 | ARPT6 | ARPT5 | ARPT4 | ARPT3 | ARPT2 | ARPT1 | ARPTO | 0000 |
| RTCVAL | 0122 | RTCC Value Register Window Based on RTCPTR<1:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| RCFGCAL | 0124 | RTCEN | - | RTCWREN | RTCSYNC | HALFSEC | RTCOE | RTCPTR1 | RTCPTR0 | CAL7 | CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CALO | Note 1 |
| RTCPWC | 0126 | PWCEN | PWCPOL | PWCPRE | PWSPRE | RTCLK1 | RTCLK0 | RTCOUT1 | RTCOUTO | - | - | - | - | - | - | - | - | Note 1 |
| Legend: $-=$ unimplemented, read as ' 0 '; $x=$ unknown value on Reset. Reset values are shown in hexadecimal. <br> Note 1: The status of the RCFGCAL and RTCPWC registers on POR is ' 0000 ' and on other Resets, it is unchanged. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

[^2]0\mathrm{ '
bit 14-12 SPI2RXIP<2:0>: SPI2 Receive Interrupt Priority bits
111 = Interrupt is Priority 7 (highest priority interrupt)
•
•
\bullet
001 = Interrupt is Priority 1
000 = Interrupt source is disabled
bit 11 Unimplemented: Read as ' 0'
bit 10-8 SPI1RXIP<2:0>: SPI1 Receive Interrupt Priority bits
111 = Interrupt is Priority 7 (highest priority interrupt)
•
•
•
001 = Interrupt is Priority 1
000 = Interrupt source is disabled
bit 7-3 Unimplemented: Read as '0'
bit 2-0 KEYSTRIP<2:0>: Cryptographic Key Store Program Done Interrupt Priority bits
111 = Interrupt is Priority 7 (highest priority interrupt)
•
•
•
001 = Interrupt is Priority 1
000= Interrupt source is disabled

```

\section*{PIC24FJ128GA204 FAMILY}

REGISTER 8-36: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & RTCIP2 & RTCIP1 & RTCIP0 \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & DMA5IP2 & DMA5IP1 & DMA5IP0 & - & SPI3RXIP2 & SPI3RXIP1 & SPI3RXIP0 \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
\begin{tabular}{ll} 
bit 15-11 & Unimplemented: Read as ' 0 ' \\
bit 10-8 & RTCIP<2:0>: Real-Time Clock and Calendar Interrupt Priority bits \\
& \(111=\) Interrupt is Priority 7 (highest priority interrupt) \\
& - \\
& \(001=\) Interrupt is Priority 1 \\
& \(000=\) Interrupt source is disabled \\
bit 7 & Unimplemented: Read as ' 0 ' \\
bit 6-4 & DMA5IP<2:0>: DMA Channel 5 Interrupt Priority bits \\
& \(111=\) Interrupt is Priority 7 (highest priority interrupt) \\
& - \\
& - \\
& \(001=\) Interrupt is Priority 1 \\
& \(000=\) Interrupt source is disabled \\
bit 3 & Unimplemented: Read as ' 0 ' \\
bit 2-0 & SPI3RXIP<2:0>: SPI3 Receive Interrupt Priority bits \\
& \(111=\) Interrupt is Priority 7 (highest priority interrupt) \\
& - \\
& - \\
& - \\
& \(001=\) Interrupt is Priority 1 \\
& \(000=\) Interrupt source is disabled
\end{tabular}

REGISTER 8-37: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & CRCIP2 & CRCIP1 & CRCIP0 & - & U2ERIP2 & U2ERIP1 & U2ERIP0 \\
\hline bit 15 \\
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 \\
\hline- & U1ERIP2 & U1ERIP1 & U1ERIP0 & - & - & - \\
\hline bit 7 &
\end{tabular}
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 15 & Unimplemented: Read as '0' \\
\hline bit 14-12 & \begin{tabular}{l}
CRCIP<2:0>: CRC Generator Error Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is Priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 11 & Unimplemented: Read as ' 0 ' \\
\hline bit 10-8 & \begin{tabular}{l}
U2ERIP<2:0>: UART2 Error Interrupt Priority bits \(111=\) Interrupt is Priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is Priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 7 & Unimplemented: Read as '0' \\
\hline bit 6-4 & \begin{tabular}{l}
U1ERIP<2:0>: UART1 Error Interrupt Priority bits \(111=\) Interrupt is Priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is Priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 3-0 & Unimplemented: Read as '0' \\
\hline
\end{tabular}

\section*{PIC24FJ128GA204 FAMILY}

REGISTER 8-38: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|cccc|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & & HLVDIP<2:0> & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(\prime 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 15-3 Unimplemented: Read as ' 0 '
bit 2-0 HLVDIP<2:0>: High/Low-Voltage Detect Interrupt Priority bits
111 = Interrupt is Priority 7 (highest priority interrupt)
-
-

001 = Interrupt is Priority 1
\(000=\) Interrupt source is disabled

REGISTER 8-39: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 8 & \\
\hline
\end{tabular}
\begin{tabular}{|c|ccc|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & CTMUIP<2:0> & - & - & - & - \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 15-7 Unimplemented: Read as ' 0 '
bit 6-4 CTMUIP<2:0>: CTMU Interrupt Priority bits
\(111=\) Interrupt is Priority 7 (highest priority interrupt)
-
-
-
\(001=\) Interrupt is Priority 1
\(000=\) Interrupt source is disabled
bit 3-0 Unimplemented: Read as ' 0 '

REGISTER 8-40: IPC20: INTERRUPT PRIORITY CONTROL REGISTER 20
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & U3TXIP2 & U3TXIP1 & U3TXIP0 & - & U3RXIP2 & U3RXIP1 & U3RXIP0 \\
\hline bit 15 \\
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 \\
\hline- & U3ERIP2 & U3ERIP1 & U3ERIP0 & - & - & - \\
\hline bit 7
\end{tabular}
\end{tabular}\(.\)\begin{tabular}{l} 
U-0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 15 & Unimplemented: Read as ' 0 ' \\
\hline bit 14-12 & \begin{tabular}{l}
U3TXIP<2:0>: UART3 Transmitter Interrupt Priority bits \(111=\) Interrupt is Priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is Priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 11 & Unimplemented: Read as ' 0 ' \\
\hline bit 10-8 & \begin{tabular}{l}
U3RXIP<2:0>: UART3 Receiver Interrupt Priority bits \(111=\) Interrupt is Priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is Priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 7 & Unimplemented: Read as ' 0 ' \\
\hline bit 6-4 & \begin{tabular}{l}
U3ERIP<2:0>: UART3 Error Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) \\
001 = Interrupt is Priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 3-0 & Unimplemented: Read as ' 0 ' \\
\hline
\end{tabular}

\section*{PIC24FJ128GA204 FAMILY}

REGISTER 8-41: IPC21: INTERRUPT PRIORITY CONTROL REGISTER 21
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 \\
\hline - & U4ERIP2 & U4ERIP1 & U4ERIP0 & - & - & - & - \\
\hline \multicolumn{8}{|l|}{bit 15 bit 8} \\
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline - & I2C2BCIP2 & I2C2BCIP1 & I2C2BCIP0 & - & I2C1BCIP2 & I2C1BCIP1 & I2C1BCIP0 \\
\hline \multicolumn{8}{|l|}{bit 7 bit 0} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
\begin{tabular}{|c|c|}
\hline & \\
\hline bit 14-12 & \begin{tabular}{l}
U4ERIP<2:0>: UART4 Error Interrupt Priority bits \(111=\) Interrupt is Priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is Priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 11-7 & Unimplemented: Read as ' 0 ' \\
\hline bit 6-4 & \begin{tabular}{l}
I2C2BCIP<2:0>: I2C2 Bus Collision Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is Priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 3 & Unimplemented: Read as ' 0 ' \\
\hline bit 2-0 & \begin{tabular}{l}
I2C1BCIP<2:0>: I2C1 Bus Collision Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is Priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline
\end{tabular}

REGISTER 8-42: IPC22: INTERRUPT PRIORITY CONTROL REGISTER 22

\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline & \\
\hline bit 14-12 & \begin{tabular}{l}
SPI3TXIP<2:0>: SPI3 Transmit Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is Priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 11 & Unimplemented: Read as ' 0 ' \\
\hline bit 10-8 & \begin{tabular}{l}
SPI3IP<2:0>: SPI3 General Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) \\
001 = Interrupt is Priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 7 & Unimplemented: Read as ' 0 ' \\
\hline bit 6-4 & \begin{tabular}{l}
U4TXIP<2:0>: UART4 Transmitter Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is Priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 3 & Unimplemented: Read as '0' \\
\hline bit 2-0 & \begin{tabular}{l}
U4RXIP<2:0>: UART4 Receiver Interrupt Priority bits \(111=\) Interrupt is Priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is Priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline
\end{tabular}

\section*{PIC24FJ128GA204 FAMILY}

REGISTER 8-43: IPC26: INTERRUPT PRIORITY CONTROL REGISTER 26
\begin{tabular}{|c|c|c|c|c|cccc|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & & FSTIP<2:0> & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline - & - & - & - & - & - & - & - \\
\hline bit 7 & & & & & & & \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 15-11 Unimplemented: Read as ' 0 '
bit 10-8 FSTIP<2:0>: FRC Self-Tune Interrupt Priority bits
\(111=\) Interrupt is Priority 7 (highest priority interrupt)
-
-
-
\(001=\) Interrupt is Priority 1
\(000=\) Interrupt source is disabled
bit 7-0 Unimplemented: Read as ' 0 '

\section*{REGISTER 8-44: IPC29: INTERRUPT PRIORITY CONTROL REGISTER 29}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|ccc|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & JTAGIP<2:0> & - & - & - & - \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(\prime 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 15-7 Unimplemented: Read as ' 0 '
bit 6-4 JTAGIP<2:0>: JTAG Interrupt Priority bits
111 = Interrupt is Priority 7 (highest priority interrupt)
-
-
-
001 = Interrupt is Priority 1
\(000=\) Interrupt source is disabled
bit 3-0 Unimplemented: Read as ' 0 '

\section*{REGISTER 8-45: INTTREG: INTERRUPT CONTROLLER TEST REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R-0 & r-0 & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline CPUIRQ & - & VHOLD & - & ILR3 & ILR2 & ILR1 & ILR0 \\
\hline bit 15 \\
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline VECNUM7 & VECNUM6 & VECNUM5 & VECNUM4 & VECNUM3 & VECNUM2 & VECNUM1 & VECNUM0 \\
\hline bit 7 &
\end{tabular}
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(\mathrm{r}=\) Reserved bit & \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 15 CPUIRQ: CPU Interrupt Request from Interrupt Controller bit
1 = An interrupt request has occurred but has not yet been Acknowledged by the CPU
\(0=\) No interrupt request is unacknowledged
bit 14 Reserved: Maintain as ' 0 '
bit 13 VHOLD: Vector Number Capture Configuration bit
\(1=\) VECNUM<7:0> contain the value of the highest priority pending interrupt
\(0=\) VECNUM<7:0> contain the value of the last Acknowledged interrupt (i.e., the last interrupt that has occurred with higher priority than the CPU, even if other interrupts are pending)
bit 12 Unimplemented: Read as ' 0 '
bit 11-8 ILR<3:0>: New CPU Interrupt Priority Level bits
1111 = CPU Interrupt Priority Level is 15
-
-
-
0001 = CPU Interrupt Priority Level is 1
\(0000=\) CPU Interrupt Priority Level is 0
bit 7-0 VECNUM<7:0>: Vector Number of Pending Interrupt or Last Acknowledged Interrupt bits
When VHOLD = 1:
Indicates the vector number (from 0 to 118) of the last interrupt to occur.
When VHOLD \(=0\) :
Indicates the vector number (from 0 to 118) of the interrupt request currently being handled.

\subsection*{8.4 Interrupt Setup Procedures}

\subsection*{8.4.1 INITIALIZATION}

To configure an interrupt source:
1. Set the NSTDIS (INTCON1<15>) control bit if nested interrupts are not desired.
2. Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.
Note: At a device Reset, the IPCx registers are initialized, such that all user interrupt sources are assigned to Priority Level 4.
3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

\subsection*{8.4.2 INTERRUPT SERVICE ROUTINE (ISR)}

The method that is used to declare an Interrupt Service Routine (ISR) and initialize the IVT with the correct vector address will depend on the programming language (i.e., 'C' or assembler), and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles; otherwise, the ISR will be reentered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

\subsection*{8.4.3 TRAP SERVICE ROUTINE (TSR)}

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

\subsection*{8.4.4 INTERRUPT DISABLE}

All user interrupts can be disabled using the following procedure:
1. Push the current SR value onto the software stack using the PUSH instruction.
2. Force the CPU to Priority Level 7 by inclusive ORing the value, OEh, with SRL.
To enable user interrupts, the POP instruction may be used to restore the previous SR value.
Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (Levels 8-15) cannot be disabled.
The DISI instruction provides a convenient way to disable interrupts of Priority Levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

\subsection*{9.0 OSCILLATOR CONFIGURATION}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Oscillator" (DS39700).

The oscillator system for PIC24FJ128GA204 family devices has the following features:
- A total of four external and internal oscillator options as clock sources, providing 15 different Clock modes
- An on-chip PLL (x4, x6, x8) block available for the Primary Oscillator (POSC) source or FRCDIV (see Section 9.7 "On-Chip PLL")
- Software-controllable switching between various clock sources
- Software-controllable postscaler for selective clocking of CPU for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- A separate and independently configurable system clock output for synchronizing external hardware
A simplified diagram of the oscillator system is shown in Figure 9-1.

FIGURE 9-1: PIC24FJ128GA204 FAMILY CLOCK DIAGRAM


\section*{PIC24FJ128GA204 FAMILY}

\subsection*{9.1 CPU Clocking Scheme}

The system clock source can be provided by one of four sources:
- Primary Oscillator (POSC) on the OSCl and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins
- Fast Internal RC (FRC) Oscillator
- Low-Power Internal RC (LPRC) Oscillator

The internal FRC provides an 8 MHz clock source. It can optionally be reduced by the programmable clock divider to provide a range of system clock frequencies.
The selected clock source generates the processor and peripheral clock sources. The processor clock source is divided by two to produce the internal instruction cycle clock, Fcy. In this document, the instruction cycle clock is also denoted by Fosc/2. The internal instruction cycle clock, Fosc/2, can be provided on the OSCO I/O pin for some operating modes of the Primary Oscillator.

\subsection*{9.2 Initial Configuration on POR}

The oscillator source (and operating mode) that is used at a device Power-on Reset event is selected using Configuration bit settings. The Oscillator Configuration bit settings are located in the Configuration registers in program memory (for more information, refer to Section 29.1 "Configuration Bits"). The Primary Oscillator Configuration bits, POSCMD<1:0> (Configuration Word \(2<1: 0>\) ), and the Initial Oscillator Select Configuration bits, FNOSC<2:0> (Configuration Word \(2<10: 8>\) ), select the oscillator source that is used at a Power-on Reset. The FRC Primary Oscillator with Postscaler (FRCDIV) is the default (unprogrammed) selection. The Secondary Oscillator, or one of the internal oscillators, may be chosen by programming these bit locations.
The Configuration bits allow users to choose between the various clock modes, as shown in Table 9-1.

\subsection*{9.2.1 CLOCK SWITCHING MODE CONFIGURATION BITS}

The FCKSM<1:0> Configuration bits (Configuration Word \(2<7: 6>\) ) are used to jointly configure device clock switching and the Fail-Safe Clock Monitor (FSCM). Clock switching is enabled only when FCKSM1 is programmed ('0'). The FSCM is enabled only when FCKSM<1:0> are both programmed (' 00 ').

TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION
\begin{tabular}{|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Oscillator Mode } & Oscillator Source & POSCMD<1:0> & FNOSC<2:0> & Notes \\
\hline \hline \begin{tabular}{l} 
Fast RC Oscillator with Postscaler \\
(FRCDIV)
\end{tabular} & Internal & 11 & 111 & \(\mathbf{1 , 2}\) \\
\hline (Reserved) & Internal & xx & 110 & \(\mathbf{1}\) \\
\hline Low-Power RC Oscillator (LPRC) & Internal & 11 & 101 & \(\mathbf{1}\) \\
\hline \begin{tabular}{l} 
Secondary (Timer1) Oscillator \\
(SOSC)
\end{tabular} & Secondary & 11 & 100 & \(\mathbf{1}\) \\
\hline \begin{tabular}{l} 
Primary Oscillator (XT) with PLL \\
Module (XTPLL)
\end{tabular} & Primary & 01 & 011 & \\
\hline \begin{tabular}{l} 
Primary Oscillator (EC) with PLL \\
Module (ECPLL)
\end{tabular} & Primary & 00 & 011 & \\
\hline Primary Oscillator (HS) & Primary & 10 & 010 & \\
\hline Primary Oscillator (XT) & Primary & 01 & 010 & \\
\hline Primary Oscillator (EC) & Primary & 00 & 001 & \(\mathbf{1}\) \\
\hline \begin{tabular}{l} 
Fast RC Oscillator with PLL Module \\
(FRCPLL)
\end{tabular} & Internal & 11 & 000 & \(\mathbf{1}\) \\
\hline Fast RC Oscillator (FRC) & Internal & & \\
\hline
\end{tabular}

Note 1: OSCO pin function is determined by the OSCIOFCN Configuration bit.
2: This is the default oscillator mode for an unprogrammed (erased) device.

\subsection*{9.3 Control Registers}

The operation of the oscillator is controlled by three Special Function Registers:
- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 9-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources.

The CLKDIV register (Register 9-2) controls the features associated with Doze mode, as well as the postscaler for the FRC Oscillator.
The OSCTUN register (Register 9-3) allows the user to fine-tune the FRC Oscillator over a range of approximately \(\pm 1.5 \%\). It also controls the FRC self-tuning features described in Section 9.5 "FRC Self-Tuning".

\section*{REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R-0 & R-0 & R-0 & U-0 & R/W- \(x^{(1)}\) & R/W- \(x^{(1)}\) & R/W-x \({ }^{(1)}\) \\
\hline- & COSC2 & COSC1 & COSC0 & - & NOSC2 & NOSC1 & NOSC0 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/SO-0 & R/W-0 & \(\mathrm{R}-0^{(3)}\) & U-0 & R/CO-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline CLKLOCK & IOLOCK \({ }^{(2)}\) & LOCK & - & CF & POSCEN & SOSCEN & OSWEN \\
\hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & CO = Clearable Only bit & SO = Settable Only bit \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 15 Unimplemented: Read as ' 0 '
bit 14-12 COSC<2:0>: Current Oscillator Selection bits
111 = Fast RC Oscillator with Postscaler (FRCDIV)
\(110=\) Reserved
101 = Low-Power RC Oscillator (LPRC)
100 = Secondary Oscillator (SOSC)
011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
010 = Primary Oscillator (XT, HS, EC)
001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
\(000=\) Fast RC Oscillator (FRC)
bit 11 Unimplemented: Read as ' 0 '
bit 10-8 NOSC<2:0>: New Oscillator Selection bits \({ }^{(1)}\)
111 = Fast RC Oscillator with Postscaler (FRCDIV)
\(110=\) Reserved
101 = Low-Power RC Oscillator (LPRC)
100 = Secondary Oscillator (SOSC)
011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
010 = Primary Oscillator (XT, HS, EC)
001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
\(000=\) Fast RC Oscillator (FRC)
Note 1: Reset values for these bits are determined by the FNOSCx Configuration bits.
2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is ' 1 ', once the IOLOCK bit is set, it cannot be cleared.
3: This bit also resets to ' 0 ' during any valid clock switch or whenever a non-PLL Clock mode is selected.

\section*{PIC24FJ128GA204 FAMILY}

\section*{REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)}
\begin{tabular}{|c|c|}
\hline \multirow[t]{6}{*}{bit 7} & CLKLOCK: Clock Selection Lock Enable bit \\
\hline & If FSCM is Enabled (FCKSM1 = 1) : \\
\hline & 1 = Clock and PLL selections are locked \\
\hline & \(0=\) Clock and PLL selections are not locked and may be modified by setting the OSWEN bit \\
\hline & If FSCM is Disabled (FCKSM1 = 0): \\
\hline & Clock and PLL selections are never locked and may be modified by setting the OSWEN bit. \\
\hline \multirow[t]{3}{*}{bit 6} & IOLOCK: I/O Lock Enable bit \({ }^{(2)}\) \\
\hline & 1 = I/O lock is active \\
\hline & \(0=1 / \mathrm{O}\) lock is not active \\
\hline \multirow[t]{3}{*}{bit 5} & LOCK: PLL Lock Status bit \({ }^{(3)}\) \\
\hline & 1 = PLL module is in lock or PLL module start-up timer is satisfied \\
\hline & \(0=\) PLL module is out of lock, PLL start-up timer is running or PLL is disabled \\
\hline bit 4 & Unimplemented: Read as '0' \\
\hline \multirow[t]{3}{*}{bit 3} & CF: Clock Fail Detect bit \\
\hline & 1 = FSCM has detected a clock failure \\
\hline & \(0=\) No clock failure has been detected \\
\hline \multirow[t]{3}{*}{bit 2} & POSCEN: Primary Oscillator (POSC) Sleep Enable bit \\
\hline & 1 = Primary Oscillator continues to operate during Sleep mode \\
\hline & 0 = Primary Oscillator is disabled during Sleep mode \\
\hline \multirow[t]{3}{*}{bit 1} & SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit \\
\hline & 1 = Enables Secondary Oscillator \\
\hline & 0 = Disables Secondary Oscillator \\
\hline \multirow[t]{2}{*}{bit 0} & OSWEN: Oscillator Switch Enable bit \\
\hline & \begin{tabular}{l}
1 = Initiates an oscillator switch to a clock source specified by the NOSC \(<2: 0>\) bits \\
\(0=\) Oscillator switch is complete
\end{tabular} \\
\hline
\end{tabular}

Note 1: Reset values for these bits are determined by the FNOSCx Configuration bits.
2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is ' 1 ', once the IOLOCK bit is set, it cannot be cleared.
3: This bit also resets to ' 0 ' during any valid clock switch or whenever a non-PLL Clock mode is selected.

REGISTER 9-2: CLKDIV: CLOCK DIVIDER REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-1 \\
\hline ROI & DOZE2 & DOZE1 & DOZE0 & DOZEN \(^{(1)}\) & RCDIV2 & RCDIV1 & RCDIV0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & PLLEN & - & - & - & - & - \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown
\end{tabular}
bit 15 ROI: Recover on Interrupt bit
1 = Interrupts clear the DOZEN bit and reset the CPU peripheral clock ratio to 1:1
\(0=\) Interrupts have no effect on the DOZEN bit
bit 14-12 DOZE<2:0>: CPU Peripheral Clock Ratio Select bits
\(111=1: 128\)
\(110=1: 64\)
\(101=1: 32\)
\(100=1: 16\)
\(011=1: 8\)
\(010=1: 4\)
\(001=1: 2\)
\(000=1: 1\)
bit 11 DOZEN: Doze Mode Enable bit \({ }^{(1)}\)
1 = DOZE<2:0> bits specify the CPU peripheral clock ratio
\(0=\) CPU peripheral clock ratio is set to 1:1
bit 10-8 RCDIV<2:0>: FRC Postscaler Select bits
\(111=31.25 \mathrm{kHz}\) (divide-by-256)
\(110=125 \mathrm{kHz}\) (divide-by-64)
\(101=250 \mathrm{kHz}\) (divide-by-32)
\(100=500 \mathrm{kHz}\) (divide-by-16)
\(011=1 \mathrm{MHz}\) (divide-by-8)
\(010=2 \mathrm{MHz}\) (divide-by-4)
\(001=4 \mathrm{MHz}\) (divide-by-2)
\(000=8 \mathrm{MHz}\) (divide-by-1)
bit 7-6 Unimplemented: Read as ' 0 '
bit 5 PLLEN: PLL Enable bit
\(1=\mathrm{PLL}\) is enabled
\(0=\mathrm{PLL}\) is disabled
bit 4-0 Unimplemented: Read as ' 0 '
Note 1: This bit is automatically cleared when the ROI bit is set and an interrupt occurs.

\section*{PIC24FJ128GA204 FAMILY}

\section*{REGISTER 9-3: OSCTUN: FRC OSCILLATOR TUNE REGISTER}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & R/W-0 & R-0 & R/W-0 & R-0 & R/W-0 \\
\hline STEN & - & STSIDL & STSRC \({ }^{(1)}\) & STLOCK & STLPOL & STOR & STORPOL \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & TUN5 & TUN4 & TUN3 & TUN2 & TUN1 & TUN0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & 0 ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 15 STEN: FRC Self-Tune Enable bit
1 = FRC self-tuning is enabled; TUNx bits are controlled by hardware
\(0=\) FRC self-tuning is disabled; application may optionally control TUNx bits
bit \(14 \quad\) Unimplemented: Read as ' 0 '
bit 13 STSIDL: FRC Self-Tune Stop in Idle bit
1 = Self-tuning stops during Idle mode
0 = Self-tuning continues during Idle mode
bit 12
bit 11
bit 10
bit 9
bit 8 STORPOL: FRC Self-Tune Out of Range Interrupt Polarity bit
1 = A self-tune out of range interrupt is generated when STOR is \(=0\)
\(0=\) A self-tune out of range interrupt is generated when STOR is \(=1\)
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 TUN<5:0>: FRC Oscillator Tuning bits
\(011111=\) Maximum frequency deviation
\(011110=\)
-
-
-
\(000001=\)
\(000000=\) Center frequency, oscillator is running at factory calibrated frequency
\(111111=\)
-
-
-
\(100001=\)
\(100000=\) Minimum frequency deviation
Note 1: Use of either clock recovery source has specific application requirements. For more information, see Section 9.5 "FRC Self-Tuning".

\subsection*{9.4 Clock Switching Operation}

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note: The Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMDx Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

\subsection*{9.4.1 ENABLING CLOCK SWITCHING}

To enable clock switching, the FCKSM1 Configuration bit in CW2 must be programmed to ' 0 '. (For more information, refer to Section 29.1 "Configuration Bits".) If the FCKSM1 Configuration bit is unprogrammed (' 1 '), the clock switching function and Fail-Safe Clock Monitor function are disabled; this is the default setting.
The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC<2:0> bits ( \(O S C C O N<14: 12>\) ) will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled; it is held at ' 0 ' at all times.

\subsection*{9.4.2 OSCILLATOR SWITCHING SEQUENCE}

At a minimum, performing a clock switch requires this basic sequence:
1. If desired, read the COSCx bits (OSCCON<14:12>) to determine the current oscillator source.
2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:
1. The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
2. If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bit values are transferred to the COSCx bits.
6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM is enabled) or SOSC (if SOSCEN remains set).

Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.

A recommended code sequence for a clock switch includes the following:
1. Disable interrupts during the OSCCON register unlock and write sequence.
2. Execute the unlock sequence for the OSCCON high byte by writing 78 h and 9Ah to OSCCON<15:8> in two back-to-back instructions.
3. Write the new oscillator source to the NOSCx bits in the instruction immediately following the unlock sequence.
4. Execute the unlock sequence for the OSCCON low byte by writing 46 h and 57 h to OSCCON<7:0> in two back-to-back instructions.
5. Set the OSWEN bit in the instruction immediately following the unlock sequence.
6. Continue to execute code that is not clock- sensitive (optional).
7. Invoke an appropriate amount of software delay (cycle counting) to allow the selected oscillator and/or PLL to start and stabilize.
8. Check to see if OSWEN is ' 0 '. If it is, the switch was successful. If OSWEN is still set, then check the LOCK bit to determine the cause of the failure.
The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 9-1.

EXAMPLE 9-1: BASIC CODE SEQUENCE FOR CLOCK SWITCHING
```

;Place the new oscillator selection in w0
;OSCCONH (high byte) Unlock Sequence
MOV \#OSCCONH, w1
MOV \#0x78, w2
MOV \#0x9A, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Set new oscillator selection
MOV.b WREG, OSCCONH
;OSCCONL (low byte) unlock sequence
MOV \#OSCCONL, w1
MOV \#0x46, w2
MOV \#0x57, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Start oscillator switch operation
BSET OSCCON,\#0

```

\subsection*{9.5 FRC Self-Tuning}

PIC24FJ128GA204 family devices include an automatic mechanism to calibrate the FRC during run time. This system uses clock recovery from a source of known accuracy to maintain the FRC within a very narrow margin of its nominal 8 MHz frequency. This allows for a frequency accuracy that exceeds \(0.25 \%\), which is well within the requirements.
The self-tune system is controlled by the bits in the upper half of the OSCTUN register. Setting the STEN bit (OSCTUN<15>) enables the system, causing it to recover a calibration clock from a source selected by the STSRC bit (OSCTUN<12>). When STSRC = 0, the system uses the crystal controlled SOSC for its calibration source. Regardless of the source, the system uses the \(\mathrm{TUN}<5: 0>\) bits ( \(O S C T U N<5: 0>\) ) to change the FRC's frequency. Frequency monitoring and adjustment is dynamic, occurring continuously during run time. While the system is active, the TUNx bits cannot be written to by software.

Note: If the SOSC is to be used as the clock recovery source (STSRC = 0), the SOSC must always be enabled.
The self-tune system can generate a hardware interrupt, FSTIF. The interrupt can result from a drift of the FRC from the reference by greater than \(0.2 \%\) in either direction or whenever the frequency deviation is beyond the ability of the TUNx bits to correct (i.e., greater than \(1.5 \%\) ). The STLOCK and STOR status bits (OSCTUN<11,9>) are used to indicate these conditions.
The STLPOL and STORPOL bits (OSCTUN<10,8>) configure the FSTIF interrupt to occur in the presence or the absence of the conditions. It is the user's responsibility to monitor both the STLOCK and STOR bits to determine the exact cause of the interrupt.

Note: The STLPOL and STORPOL bits should be ignored when the self-tune system is disabled (STEN \(=0\) ).

\subsection*{9.6 Reference Clock Output}

In addition to the CLKO output (Fosc/2) available in certain Oscillator modes, the device clock in the PIC24FJ128GA204 family devices can also be configured to provide a reference clock output signal to a port pin . This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.
This reference clock output is controlled by the REFOCONL, REFOCONH and REFOTRIML registers (Register 9-4, Register 9-5 and Register 9-6). Setting the ROEN bit (REFOCONL<15>) enables the module. Setting the ROOUT bit (REFOCONL<12>) makes the clock signal available on the REFO pin.
The RODIVx bits (REFOCONH<14:0>) enable the selection of 32768 different clock divider options.

\subsection*{9.6.1 CLOCK SOURCE REQUEST}

The ROSEL<3:0> bits determine different base clock sources for the module.

If the selected clock source has a global device enable (via device Configuration Fuse settings), the user must enable the clock source before selecting it as a base clock source.
The ROACTIVE bit (REFOCONL<8>) synchronizes the REFO module during the turn on and turn off of the module.

Note: \(\begin{aligned} & \text { Once the ROEN bit is set, it should not be } \\ & \text { cleared until the ROACTIVE bit is read as ' } 1 \text { '. }\end{aligned}\)

\subsection*{9.6.2 CLOCK SWITCHING}

The base clock to the module can be switched. First, turn off the module by clearing the ROEN bit (REFOCONL<15> = 0) and wait for the ROACTIVE (REFOCONL<8>) bit to be cleared by the hardware.
This avoids a glitch in the REFO output.

The ROTRIMx and RODIVx bits can be changed on-the-fly. Follow the below mentioned steps before changing the ROTRIMx and RODIVx bits.
- REFO is not actively performing the divider switch (ROSWEN = 0).
- Update the ROTRIMx and RODIVx bits with the latest values.
- Set the ROSWEN bit.
- Wait for the ROSWEN bit to be cleared by hardware.

The ROTRIMx bits allow a fractional divisor to be added to the integer divisor, specified in the RODIVx bits.

EQUATION 9-1: FRACTIONAL DIVISOR FOR ROTRIMx BITS
For RODIV \(<14: 0>=0\), No Divide:
RODIV \(<14: 0 \gg 0\), Period \(=2\) * (RODIV \(x+\) ROTRIMx \()\)

\subsection*{9.6.3 OPERATION IN SLEEP MODE}

The ROSLP and ROSELx bits (REFOCONL<11,3:0>) control the availability of the reference output during Sleep mode.
The ROSLP bit determines if the reference source is available on the REFO pin when the device is in Sleep mode.
To use the reference clock output in Sleep mode, the ROSLP bit must be set and the reference base clock should not be the system clock or peripheral clock (ROSELx bits should not be '0b0000' or '0b0001').
The device clock must also be configured for either:
- One of the Primary modes (EC, HS or XT); the POSCEN bit should be set
- The Secondary Oscillator bit (SOSCEN) should be set
- The LPRC Oscillator

If one of the above conditions is not met, then the oscillators on OSC1, OSC2 and SOSCI will be powered down when the device enters Sleep mode.

\section*{PIC24FJ128GA204 FAMILY}

REGISTER 9-4: REFOCONL: REFERENCE OSCILLATOR CONTROL LOW REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & R/W-0 & R/W-0 \\
\hline ROEN & - & ROSIDL & ROOUT & ROSLP & - & ROSWEN & ROACTIVE \\
\hline \multicolumn{7}{|l|}{bit 15} & bit 8 \\
\hline U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline - & - & - & - & ROSEL3 & ROSEL2 & ROSEL1 & ROSELO \\
\hline bit 7 & & & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 15 & \begin{tabular}{l}
ROEN: Reference Oscillator Output Enable bit \\
1 = Reference oscillator is enabled \\
\(0=\) Reference oscillator is disabled
\end{tabular} \\
\hline bit 14 & Unimplemented: Read as '0' \\
\hline bit 13 & \begin{tabular}{l}
ROSIDL: Reference Oscillator Output in Idle Mode bit \\
1 = Reference oscillator is disabled in Idle mode \\
\(0=\) Reference oscillator continues to run in Idle mode
\end{tabular} \\
\hline bit 12 & \begin{tabular}{l}
ROOUT: Reference Clock Output Enable bit \\
1 = REFO clock output is driven on the REFO pin \\
\(0=\) REFO clock output is disabled
\end{tabular} \\
\hline bit 11 & ROSLP: Reference Oscillator Output in Sleep Mode bit 1 = Reference oscillator output continues to run in Sleep mode \(0=\) Reference oscillator output is disabled in Sleep mode \\
\hline bit 10 & Unimplemented: Read as ' 0 ' \\
\hline bit 9 & \begin{tabular}{l}
ROSWEN: Reference Oscillator Clock Source Switch Enable bit \\
1 = Reference clock source switching is currently in progress \\
\(0=\) Reference clock source switching has completed
\end{tabular} \\
\hline bit 8 & \begin{tabular}{l}
ROACTIVE: Reference Clock Request Status bit \\
1 = Reference clock request is active (user should not update the REFOCONL register) \\
\(0=\) Reference clock request is not active (user can update the REFOCONL register)
\end{tabular} \\
\hline bit 7-4 & Unimplemented: Read as ' 0 ' (Reserved for additional ROSELx bits.) \\
\hline bit 3-0 & \begin{tabular}{l}
ROSEL<3:0>: Reference Clock Source Select bits \\
Selects one of the various clock sources to be used as the reference clock: \\
1001-1111 = Reserved \\
\(1000=\) REFI (Reference Clock Input) \\
0111 = Reserved \\
\(0110=8 x\) PLL \\
0101 = Secondary Oscillator (SOSC) \\
0100 = Low-Power RC Oscillator (LPRC) \\
0011 = Fast RC Oscillator (FRC) \\
0010 = Primary Oscillator (XT, HS, EC) \\
0001 = Peripheral Clock (PBCLK) - internal instruction cycle clock, FcY \\
\(0000=\) System Clock (Fosc)
\end{tabular} \\
\hline
\end{tabular}

\section*{REGISTER 9-5: REFOCONH: REFERENCE OSCILLATOR CONTROL HIGH REGISTER}
\begin{tabular}{|c|ccccccc|}
\hline U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & & & RODIV<14:8> & & & \\
\hline bit 15 & & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|llllllll|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & & RODIV<7:0> & & & \\
\hline bit 7 & & & & & & \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared
\end{tabular}
bit 15 Unimplemented: Read as ' 0 '
bit 14-0 RODIV<14:0>: Reference Oscillator Divisor Select bits
(Specifies the \(1 / 2\) period of the reference clock in the source clocks.)
For example: Period of ref_clk_output \(\leq\) [Reference Source * 2] * RODIV<14:0>
\(111111111111111=\) REFO clock is the base clock frequency divided by 65,534 ( 32,767 * 2 )
\(111111111111110=\) REFO clock is the base clock frequency divided by 65,532 (32,766 * 2)
-
-
-
\(000000000000011=\) REFO clock is the base clock frequency divided by 6 (3 * 2)
\(000000000000010=\) REFO clock is the base clock frequency divided by 4 (2*2)
\(000000000000001=\) REFO clock is the base clock frequency divided by 2 ( 1 * 2 )
\(000000000000000=\) REFO clock is the same frequency as the base clock (no divider) \({ }^{(1)}\)
Note 1: The ROTRIMx values are ignored.

\section*{PIC24FJ128GA204 FAMILY}

\section*{REGISTER 9-6: REFOTRIML: REFERENCE OSCILLATOR TRIM REGISTER}
\begin{tabular}{|llllllll|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & & ROTRIM<15:8> & & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline ROTRIM7 & - & - & - & - & - & - & - \\
\hline bit 7
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as '0' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15-7 ROTRIM<15:7>: Reference Oscillator Trim bits
Provides fractional additive to the RODIVx value for the \(1 / 2\) period of the REFO clock.
\(111111111=511 / 512\) ( 0.998046875 ) divisor added to RODIVx value
\(111111110=510 / 512(0.99609375)\) divisor added to RODIVx value
-
-
-
\(100000000=256 / 512\) (0.5000) divisor added to RODIVx value
-
-
\(000000010=2 / 512(0.00390625)\) divisor added to RODIVx value
\(000000001=1 / 512(0.001953125)\) divisor added to RODIVx value \(000000000=0 / 512\) (0.0) divisor added to RODIVx value
bit 6-0 Unimplemented: Read as ' 0 '

\subsection*{9.7 On-Chip PLL}

An on-chip PLL ( \(x 4, x 6, x 8\) ) can be selected by the Configuration Fuse bits, PLLDIV<3:0>. The Primary Oscillator and FRC sources (FRCDIV) have the option of using this PLL.

Using the internal FRC source, the PLL module can generate the following frequencies, as shown in Table 9-2.

TABLE 9-2: VALID FRC CONFIGURATION FOR ON-CHIP PLL \({ }^{(1)}\)
\begin{tabular}{|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ FRC } & \begin{tabular}{c} 
RCDIV<2:0> \\
(FRCDIV)
\end{tabular} & \(\mathbf{x 4 ~ P L L ~}\) & x6 PLL & x8 PLL \\
\hline \hline 8 MHz & 000 (divide-by-1) & 32 MHz & - & - \\
\hline 8 MHz & 001 (divide-by-2) & 16 MHz & 24 MHz & 32 MHz \\
\hline 8 MHz & 010 (divide-by-4) & 8 MHz & 12 MHz & 16 MHz \\
\hline
\end{tabular}

Note 1: The minimum frequency input to the on-chip PLL is 2 MHz .

NOTES:

\subsection*{10.0 POWER-SAVING FEATURES}

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Power-Saving Features with Deep Sleep" (DS39727).

The PIC24FJ128GA204 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked reduce consumed power.

PIC24FJ128GA204 family devices manage power consumption with five strategies:
- Instruction-Based Power Reduction Modes
- Hardware-Based Power Reduction Features
- Clock Frequency Control
- Software Controlled Doze Mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

\subsection*{10.1 Overview of Power-Saving Modes}

In addition to full-power operation, otherwise known as Run mode, the PIC24FJ128GA204 family of devices offers three instruction-based, power-saving modes and one hardware-based mode:
- Idle
- Sleep (Sleep and Low-Voltage Sleep)
- Deep Sleep
- Vbat (with and without RTCC)

All four modes can be activated by powering down different functional areas of the microcontroller, allowing progressive reductions of operating and Idle power consumption. In addition, three of the modes can be tailored for more power reduction at a trade-off of some operating features. Table 10-1 lists all of the operating modes in order of increasing power savings. Table 10-2 summarizes how the microcontroller exits the different modes. Specific information is provided in the following sections.

TABLE 10-1: OPERATING MODES FOR PIC24FJ128GA204 FAMILY DEVICES
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Mode} & \multirow[b]{2}{*}{Entry} & \multicolumn{5}{|c|}{Active Systems} \\
\hline & & Core & Peripherals & Data RAM Retention & RTCC \({ }^{(1)}\) & \begin{tabular}{l}
DSGPR0/ \\
DSGPR1 \\
Retention
\end{tabular} \\
\hline Run (default) & N/A & Y & Y & Y & Y & Y \\
\hline Idle & Instruction & N & Y & Y & Y & Y \\
\hline \multicolumn{7}{|l|}{Sleep:} \\
\hline Sleep & Instruction & N & \(S^{(2)}\) & Y & Y & Y \\
\hline Low-Voltage Sleep & Instruction + RETEN bit & N & \(S^{(2)}\) & Y & Y & Y \\
\hline \multicolumn{7}{|l|}{Deep Sleep:} \\
\hline Deep Sleep & Instruction + DSEN bit & N & N & N & Y & Y \\
\hline \multicolumn{7}{|l|}{VBat:} \\
\hline with RTCC & Hardware & N & N & N & Y & Y \\
\hline
\end{tabular}

Note 1: If RTCC is otherwise enabled in firmware.
2: A select peripheral can operate during this mode from LPRC or an external clock.

\section*{PIC24FJ128GA204 FAMILY}

TABLE 10-2: EXITING POWER-SAVING MODES
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{Mode} & \multicolumn{8}{|c|}{Exit Conditions} & \multirow[b]{3}{*}{Code Execution Resumes} \\
\hline & \multicolumn{2}{|l|}{Interrupts} & \multicolumn{3}{|c|}{Resets} & \multirow[t]{2}{*}{RTCC Alarm} & \multirow{2}{*}{WDT} & \multirow[t]{2}{*}{\[
\stackrel{\text { VDD }}{\text { Restore }^{(2)}}
\]} & \\
\hline & All & INTO & All & POR & \(\overline{\text { MCLR }}\) & & & & \\
\hline Idle & Y & Y & Y & Y & Y & Y & Y & N/A & Next instruction \\
\hline Sleep (all modes) & Y & Y & Y & Y & Y & Y & Y & N/A & \\
\hline Deep Sleep & N & Y & N & Y & Y & Y & \(\mathrm{Y}^{(1)}\) & N/A & Reset vector \\
\hline Vbat & N & N & N & N & N & N & N & Y & Reset vector \\
\hline
\end{tabular}

Note 1: Deep Sleep WDT.
2: A POR or POR like Reset results whenever VDD is removed and restored in any mode except for Retention Deep Sleep mode.

\subsection*{10.1.1 INSTRUCTION-BASED POWER-SAVING MODES}

Three of the power-saving modes are entered through the execution of the PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. Deep Sleep mode stops clock operation, code execution, and all peripherals, except RTCC and DSWDT. It also freezes I/O states and removes power to Flash memory, and may remove power to SRAM.
The assembly syntax of the PWRSAV instruction is shown in Example 10-1. Sleep and Idle modes are entered directly with a single assembler command. Deep Sleep requires an additional sequence to unlock and enable the entry into Deep Sleep, which is described in Section 10.4.1 "Entering Deep Sleep Mode".

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.
Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

The features enabled with the low-voltage/retention regulator results in some changes to the way that Sleep and Deep Sleep modes behave. See Section 10.3 "Sleep Mode" and Section 10.4 "Deep Sleep Mode" for additional information.

\subsection*{10.1.1.1 Interrupts Coincident with Power Save Instructions}

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.
For Deep Sleep mode, interrupts that coincide with the execution of the PWRSAV instruction may be lost. If the low-voltage/retention regulator is not enabled, the microcontroller resets on leaving Deep Sleep and the interrupt will be lost.

Interrupts that occur during the Deep Sleep unlock sequence will interrupt the mandatory five-instruction cycle sequence timing and cause a failure to enter Deep Sleep. For this reason, it is recommended to disable all interrupts during the Deep Sleep unlock sequence.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX
```

// Syntax to enter Sleep mode:
PWRSAV \#SLEEP_MODE ; Put the device into SLEEP mode
//
//Synatx to enter Idle mode:
PWRSAV \#IDLE_MODE ; Put the device into IDLE mode
//
// Syntax to enter Deep Sleep mode:
// First use the unlock sequence to set the DSEN bit (see Example 10-2)
BSET DSCON, \#DSEN ; Enable Deep Sleep
BSET DSCON, \#DSEN ; Enable Deep Sleep(repeat the command)
PWRSAV \#SLEEP_MODE ; Put the device into Deep SLEEP mode

```

\subsection*{10.1.2 HARDWARE-BASED POWER-SAVING MODE}

The hardware-based VBat mode does not require any action by the user during code development. Instead, it is a hardware design feature that allows the microcontroller to retain critical data (using the DSGPRx registers) and maintain the RTCC when VDD is removed from the application. This is accomplished by supplying a backup power source to a specific power pin. VBAT mode is described in more detail in Section 10.5 "Vват Mode".

\subsection*{10.1.3 LOW-VOLTAGE/RETENTION REGULATOR}

PIC24FJ128GA204 family devices incorporate a second on-chip voltage regulator, designed to provide power to select microcontroller features at 1.2 V nominal. This regulator allows features, such as data RAM and the WDT, to be maintained in power-saving modes where they would otherwise be inactive, or maintain them at a lower power than would otherwise be the case.
The low-voltage/retention regulator is only available when Sleep mode is invoked. It is controlled by the \(\overline{\text { LPCFG }}\) Configuration bit ( \(\mathrm{CW} 1<10>\) ) and in firmware by the RETEN bit ( \(\mathrm{RCON}<12>\) ). \(\overline{\text { LPCFG }}\) must be programmed (= 0 ) and the RETEN bit must be set (= 1) for the regulator to be enabled.

\subsection*{10.2 Idle Mode}

Idle mode includes these features:
- The CPU will stop executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.8 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:
- Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the Interrupt Service Routine (ISR).

\subsection*{10.3 Sleep Mode}

Sleep mode includes these features:
- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no \(\mathrm{I} / \mathrm{O}\) pin is sourcing current.
- The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT or RTCC, with LPRC as the clock source, is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items, such as the Input Change Notification on the I/O ports or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.
The device will wake-up from Sleep mode on any of these events:
- On any interrupt source that is individually enabled
- On any form of device Reset
- On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

\subsection*{10.3.1 LOW-VOLTAGE/RETENTION SLEEP MODE}

Low-Voltage/Retention Sleep mode functions as Sleep mode with the same features and wake-up triggers. The difference is that the low-voltage/retention regulator allows core digital logic voltage (VCORE) to drop to 1.2 V nominal. This permits an incremental reduction of power consumption over what would be required if VCORE was maintained at a 1.8 V (minimum) level.

Low-Voltage Sleep mode requires a longer wake-up time than Sleep mode, due to the additional time required to bring VCORE back to 1.8 V (known as TREG). In addition, the use of the low-voltage/retention regulator limits the amount of current that can be sourced to any active peripherals, such as the RTCC, etc.

\section*{PIC24FJ128GA204 FAMILY}

\subsection*{10.4 Deep Sleep Mode}

Deep Sleep mode provides the lowest levels of power consumption available from the instruction-based modes.

Deep Sleep mode has these features:
- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum.
- The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Deep Sleep mode if the WDT or RTCC, with LPRC as the clock source, is enabled.
- The dedicated Deep Sleep WDT and BOR systems, if enabled, are used.
- The RTCC and its clock source continue to run, if enabled. All other peripherals are disabled.
Entry into Deep Sleep mode is completely under software control. Exiting from the Deep Sleep mode can be triggered from any of the following events:
- POR event
- \(\overline{M C L R}\) event
- RTCC alarm (If the RTCC is present)
- External Interrupt 0
- Deep Sleep Watchdog Timer (DSWDT) time-out

\subsection*{10.4.1 ENTERING DEEP SLEEP MODE}

Deep Sleep mode is entered by setting the DSEN bit in the DSCON register and then executing a Sleep command (PWRSAV \#SLEEP_MODE), within one instruction cycle, to minimize the chance that Deep Sleep will be spuriously entered.
If the PWRSAV command is not given within one instruction cycle, the DSEN bit will be cleared by the hardware and must be set again by the software before entering Deep Sleep mode. The DSEN bit is also automatically cleared when exiting Deep Sleep mode.

Note: To re-enter Deep Sleep after a Deep Sleep wake-up, allow a delay of at least 3 Tcy after clearing the RELEASE bit.

The sequence to enter Deep Sleep mode is:
1. If the application requires the Deep Sleep WDT, enable it and configure its clock source. For more information on Deep Sleep WDT, see Section 10.4.5 "Deep Sleep WDT".
2. If the application requires Deep Sleep BOR, enable it by programming the DSBOREN Configuration bit (CW4<6>).
3. If the application requires wake-up from Deep Sleep on RTCC alarm, enable and configure the RTCC module. For more information on RTCC, see Section 21.0 "Real-Time Clock and Calendar (RTCC)".
4. If needed, save any critical application context data by writing it to the DSGPR0 and DSGPR1 registers (optional).
5. Enable Deep Sleep mode by setting the DSEN bit (DSCON<15>).
Note: A repeat sequence is required to set the DSEN bit. The repeat sequence (repeating the instruction twice) is required to write into any of the Deep Sleep registers (DSCON, DSWAKE, DSGPR0, DSGPR1). This is required to prevent the user from entering Deep Sleep by mistake. Any write to these registers has to be done twice to actually complete the write (see Example 10-2).
6. Enter Deep Sleep mode by issuing 3 NOP commands and then a PWRSAV \#0 instruction.

Any time the DSEN bit is set, all bits in the DSWAKE register will be automatically cleared.

\section*{EXAMPLE 10-2: THE REPEAT SEQUENCE}
```

Example 1:

```
```

mov \#8000, w2 ; enable DS

```
mov #8000, w2 ; enable DS
mov w2, DSCON
mov w2, DSCON
mov w2, DSCON ; second write required to
mov w2, DSCON ; second write required to
    actually write to DSCON
    actually write to DSCON
Example 2:
bset DSCON, #15
nop
nop
nop
bset DSCON, #15 ; enable DS (two writes required)
```


### 10.4.2 EXITING DEEP SLEEP MODE

Deep Sleep mode exits on any one of the following events:

- POR event on VDD supply. If there is no DSBOR circuit to rearm the VDD supply POR circuit, the external VDD supply must be lowered to the natural arming voltage of the POR circuit.
- DSWDT time-out. When the DSWDT times out, the device exits Deep Sleep.
- RTCC alarm (if RTCEN = 1).
- Assertion ('0') of the MCLR pin.
- Assertion of the INTO pin (if the interrupt was enabled before Deep Sleep mode was entered). The polarity configuration is used to determine the assertion level (' 0 ' or ' 1 ') of the pin that will cause an exit from Deep Sleep mode. Exiting from Deep Sleep mode requires a change on the INTO pin while in Deep Sleep mode.


## Note: Any interrupt pending when entering Deep Sleep mode is cleared.

Exiting Deep Sleep generally does not retain the state of the device and is equivalent to a Power-on Reset (POR) of the device. Exceptions to this include the RTCC (if present), which remains operational through the wake-up, the DSGPRx registers and the DSWDT.

Wake-up events that occur from the time Deep Sleep exits until the time the POR sequence completes are not ignored. The DSWAKE register will capture ALL wake-up events, from setting the DSEN bit to clearing the RELEASE bit.

The sequence for exiting Deep Sleep mode is:

1. After a wake-up event, the device exits Deep Sleep and performs a POR. The DSEN bit is cleared automatically. Code execution resumes at the Reset vector.
2. To determine if the device exited Deep Sleep, read the Deep Sleep bit, DPSLP (RCON<10>). This bit will be set if there was an exit from Deep Sleep mode. If the bit is set, clear it.
3. Determine the wake-up source by reading the DSWAKE register.
4. Determine if a DSBOR event occurred during Deep Sleep mode by reading the DSBOR bit (DSCON<1>).
5. If application context data has been saved, read it back from the DSGPR0 and DSGPR1 registers.
6. Clear the RELEASE bit (DSCON<0>).

### 10.4.3 SAVING CONTEXT DATA WITH THE DSGPRx REGISTERS

As exiting Deep Sleep mode causes a POR, most Special Function Registers reset to their default POR values. In addition, because VCORe power is not supplied in Deep Sleep mode, information in data RAM may be lost when exiting this mode.
Applications which require critical data to be saved prior to Deep Sleep, may use the Deep Sleep General Purpose registers, DSGPRO and DSGPR1, or data EEPROM (if available). Unlike other SFRs, the contents of these registers are preserved while the device is in Deep Sleep mode. After exiting Deep Sleep, software can restore the data by reading the registers and clearing the RELEASE bit (DSCON<0>).

> Note: User software should enable the DSSWEN (CW4<8>) Configuration Fuse bit for saving critical data in the DSGPRx registers.
10.4.4 I/O PINS IN DEEP SLEEP MODE

During Deep Sleep, the general purpose I/O pins retain their previous states and the Secondary Oscillator (SOSC) will remain running, if enabled. Pins that are configured as inputs (TRISx bit is set), prior to entry into Deep Sleep, remain high-impedance during Deep Sleep. Pins that are configured as outputs (TRISx bit is clear), prior to entry into Deep Sleep, remain as output pins during Deep Sleep. While in this mode, they continue to drive the output level determined by their corresponding LATx bit at the time of entry into Deep Sleep.

Once the device wakes back up, all I/O pins continue to maintain their previous states, even after the device has finished the POR sequence and is executing application code again. Pins configured as inputs during Deep Sleep remain high-impedance and pins configured as outputs continue to drive their previous value. After waking up, the TRISx and LATx registers, and the SOSCEN bit ( $O S C C O N<1>$ ) are reset. If firmware modifies any of these bits or registers, the I/O will not immediately go to the newly configured states. Once the firmware clears the RELEASE bit ( $\mathrm{DSCON}<0>$ ), the I/O pins are "released". This causes the I/O pins to take the states configured by their respective TRISx and LATx bit values.
This means that keeping the SOSC running after waking up requires the SOSCEN bit to be set before clearing RELEASE.
If the Deep Sleep BOR (DSBOR) is enabled, and a DSBOR or a true POR event occurs during Deep Sleep, the I/O pins will be immediately released, similar to clearing the RELEASE bit. All previous state information will be lost, including the general purpose DSGPR0 and DSGPR1 contents.

If a $\overline{M C L R}$ Reset event occurs during Deep Sleep, the DSGPRx, DSCON and DSWAKE registers will remain valid, and the RELEASE bit will remain set. The state of the SOSC will also be retained. The I/O pins, however, will be reset to their MCLR Reset state. Since RELEASE is still set, changes to the SOSCEN bit ( $\mathrm{OSCCON}<1>$ ) cannot take effect until the RELEASE bit is cleared.
In all other Deep Sleep wake-up cases, application firmware must clear the RELEASE bit in order to reconfigure the I/O pins.

### 10.4.5 DEEP SLEEP WDT

To enable the DSWDT in Deep Sleep mode, program the Configuration bit, DSWDTEN (CW4<7>). The device WDT need not be enabled for the DSWDT to function. Entry into Deep Sleep modes automatically resets the DSWDT.
The DSWDT clock source is selected by the DSWDTOSC Configuration bit (CW4<5>). The postscaler options are programmed by the DSWDTPS $<4: 0>$ Configuration bits (CW4<4:0>). The minimum time-out period that can be achieved is 1 ms and the maximum is 25.7 days. For more information on the CW4 Configuration register and DSWDT configuration options, refer to Section 29.0 "Special Features".

### 10.4.5.1 Switching Clocks in Deep Sleep Mode

Both the RTCC and the DSWDT may run from either SOSC or the LPRC clock source. This allows both the RTCC and DSWDT to run without requiring both the LPRC and SOSC to be enabled together, reducing power consumption.
Running the RTCC from LPRC will result in a loss of accuracy in the RTCC of approximately 5 to $10 \%$. If a more accurate RTCC is required, it must be run from the SOSC clock source. The RTCC clock source is selected with the RTCLK<1:0> bits (RTCPWC<11:10>).
Under certain circumstances, it is possible for the DSWDT clock source to be off when entering Deep Sleep mode. In this case, the clock source is turned on automatically (if DSWDT is enabled), without the need for software intervention. However, this can cause a delay in the start of the DSWDT counters. In order to avoid this delay when using SOSC as a clock source, the application can activate SOSC prior to entering Deep Sleep mode.

### 10.4.6 CHECKING AND CLEARING THE STATUS OF DEEP SLEEP

Upon entry into Deep Sleep mode, the status bit, DPSLP ( $\mathrm{RCON}<10>$ ), becomes set and must be cleared by the software.

On power-up, the software should read this status bit to determine if the Reset was due to an exit from Deep Sleep mode and clear the bit if it is set. Of the four possible combinations of DPSLP and POR bit states, the following three cases can be considered:

- Both the DPSLP and POR bits are cleared. In this case, the Reset was due to some event other than a Deep Sleep mode exit.
- The DPSLP bit is clear, but the POR bit is set; this is a normal Power-on Reset.
- Both the DPSLP and POR bits are set. This means that Deep Sleep mode was entered, the device was powered down and Deep Sleep mode was exited.


### 10.4.7 POWER-ON RESETS (PORs)

VDD voltage is monitored to produce PORs. Since exiting from Deep Sleep mode functionally looks like a POR, the technique described in Section 10.4.6 "Checking and Clearing the Status of Deep Sleep" should be used to distinguish between Deep Sleep and a true POR event. When a true POR occurs, the entire device, including all Deep Sleep logic (Deep Sleep registers, RTCC, DSWDT, etc.) is reset.

### 10.5 Vbat Mode

This mode represents the lowest power state that the microcontroller can achieve and still resume operation. VBAT mode is automatically triggered when the microcontroller's main power supply on VDD fails. When this happens, the microcontroller's on-chip power switch connects to a backup power source, such as a battery, supplied to the VBat pin. This maintains a few key systems at an extremely low-power draw until VDD is restored.

The power supplied on VBAT only runs two systems: the RTCC and the Deep Sleep Semaphore registers (DSGPR0 and DSGPR1). To maintain these systems during a sudden loss of VDD, it is essential to connect a power source, other than Vdd or AVdd, to the Vbat pin.
When the RTCC is enabled, it continues to operate with the same clock source (SOSC or LPRC) that was selected prior to entering VBat mode. There is no provision to switch to a lower power clock source after the mode switch.
Since the loss of VDD is usually an unforeseen event, it is recommended that the contents of the Deep Sleep Semaphore registers be loaded with the data to be retained at an early point in code execution.

### 10.5.1 Vbat MODE WITH NO RTCC

By disabling RTCC operation during VBAT mode, power consumption is reduced to the lowest of all powersaving modes. In this mode, only the Deep Sleep Semaphore registers are maintained.

### 10.5.2 WAKE-UP FROM Vbat MODES

When VdD is restored to a device in Vbat mode, it automatically wakes. Wake-up occurs with a POR, after which, the device starts executing code from the Reset vector. All SFRs, except the Deep Sleep Semaphores, are reset to their POR values. If the RTCC was not configured to run during VBAT mode, it will remain disabled and RTCC will not run. Wake-up timing is similar to that for a normal POR.
To differentiate a wake-up from VBAT mode from other POR states, check the VBAT status bit (RCON2<0>). If this bit is set while the device is starting to execute the code from the Reset vector, it indicates that there has been an exit from Vbat mode. The application must clear the VBAT bit to ensure that future VBAT wake-up events are captured.
If a POR occurs without a power source connected to the Vbat pin, the VBPOR bit ( $\mathrm{RCON} 2<1>$ ) is set. If this bit is set on a Power-on Reset, it indicates that a battery needs to be connected to the Vbat pin.
In addition, if the Vbat power source falls below the level needed for Deep Sleep Semaphore operation while in VBAT mode (e.g., the battery has been drained), the VBPOR bit will be set. VBPOR is also set when the microcontroller is powered up the very first time, even if power is supplied to VBAT.

### 10.5.3 I/O PINS DURING Vbat MODES

All I/O pins switch to Input mode during VBat mode. The only exceptions are the SOSCI and SOSCO pins, which maintain their states if the Secondary Oscillator is being used as the RTCC clock source. It is the user's responsibility to restore the I/O pins to their proper states, using the TRISx and LATx bits, once VDd has been restored.

### 10.5.4 SAVING CONTEXT DATA WITH THE DSGPRx REGISTERS

As with Deep Sleep mode (i.e., without the low-voltage/ retention regulator), all SFRs are reset to their POR values after VDD has been restored. Only the Deep Sleep Semaphore registers are preserved. Applications which require critical data to be saved should save it in DSGPR0 and DSGPR1.
Note: If the Vbat mode is not used, it is recommended to connect the Vbat pin to VDD.

The POR should be enabled for the reliable operation of the VBAt.

## PIC24FJ128GA204 FAMILY

## REGISTER 10-1: DSCON: DEEP SLEEP CONTROL REGISTER ${ }^{(1)}$

| R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DSEN | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | r-0 | R/W-0 | R/C-0, HS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | - | DSBOR $^{(2)}$ | RELEASE |
| bit 7 |  |  |  |  |  |  |  |


| Legend: | $C=$ Clearable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{HS}=$ Hardware Settable bit |
| $\mathrm{r}=$ Reserved bit |  |  |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | 0 ' = Bit is cleared |
| $\mathrm{x}=$ Bit is unknown |  |  |

bit 15 DSEN: Deep Sleep Enable bit
1 = Enters Deep Sleep on execution of PWRSAV \#0
$0=$ Enters normal Sleep on execution of PWRSAV \#0
bit 14-3 Unimplemented: Read as ' 0 '
bit 2
Reserved: Maintain as ' 0 '
bit 1 DSBOR: Deep Sleep BOR Event bit ${ }^{(2)}$
1 = The DSBOR was active and a BOR event was detected during Deep Sleep
$0=$ The DSBOR was not active, or was active, but did not detect a BOR event during Deep Sleep
bit $0 \quad$ RELEASE: I/O Pin State Release bit
1 = Upon waking from Deep Sleep, I/O pins maintain their states previous to the Deep Sleep entry
$0=$ Releases I/O pins from their state previous to Deep Sleep entry and allows their respective TRISx and LATx bits to control their states

Note 1: All register bits are reset only in the case of a POR event outside of Deep Sleep mode.
2: Unlike all other events, a Deep Sleep BOR event will NOT cause a wake-up from Deep Sleep; this re-arms the POR.

## REGISTER 10-2: DSWAKE: DEEP SLEEP WAKE-UP SOURCE REGISTER ${ }^{(1)}$

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0, HS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | DSINT0 |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0, HS | U-0 | U-0 | R/W-0, HS | R/W-0, HS | R/W-0, HS | U-0 | U-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DSFLT | - | - | DSWDT | DSRTCC | DSMCLR | - | - |
| bit 7 |  |  | bit 0 |  |  |  |  |


| Legend: | HS = Hardware Settable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | 0 ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |


| bit 15-9 | Unimplemented: Read as ' 0 ' |
| :---: | :---: |
| bit 8 | DSINT0: Deep Sleep Interrupt-on-Change bit |
|  | 1 = Interrupt-on-change was asserted during Deep Sleep |
|  | 0 = Interrupt-on-change was not asserted during Deep Sleep |
| bit 7 | DSFLT: Deep Sleep Fault Detect bit |
|  | ```1 = A Fault occurred during Deep Sleep and some Deep Sleep configuration settings may have been corrupted \[ 0=\text { No Fault was detected during Deep Sleep } \]``` |
| bit 6-5 | Unimplemented: Read as ' 0 ' |
| bit 4 | DSWDT: Deep Sleep Watchdog Timer Time-out bit |
|  | 1 = The Deep Sleep Watchdog Timer timed out during Deep Sleep |
|  | 0 = The Deep Sleep Watchdog Timer did not time out during Deep Sleep |
| bit 3 | DSRTCC: Deep Sleep Real-Time Clock and Calendar Alarm bit |
|  | 1 = The Real-Time Clock and Calendar triggered an alarm during Deep Sleep |
|  | $0=$ The Real-Time Clock and Calendar did not trigger an alarm during Deep Sleep |
| bit 2 | DSMCLR: Deep Sleep $\overline{\text { MCLR Event bit }}$ |
|  | 1 = The $\overline{M C L R}$ pin was active and was asserted during Deep Sleep |
|  | $0=$ The $\overline{M C L R}$ pin was not active, or was active, but not asserted during Deep Sleep |
| bit 1-0 | Unimplemented: Read as ' 0 ' |

Note 1: All register bits are cleared when the DSEN (DSCON<15>) bit is set.

## PIC24FJ128GA204 FAMILY

## REGISTER 10-3: RCON2: RESET AND SYSTEM CONTROL REGISTER 2

| U-0 | U-O | U-0 | U-0 | U-0 | U-0 | U-O | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  | bit 8 |  |  |  |  |


| U-0 | U-0 | $\mathrm{U}-0$ | $\mathrm{r}-0$ | $\mathrm{R} / \mathrm{CO}-1$ | $\mathrm{R} / \mathrm{CO}-1$ | $\mathrm{R} / \mathrm{CO}-1$ | $\mathrm{R} / \mathrm{CO}-0$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $\mathrm{VDDBOR}^{(1)}$ | $\mathrm{VDDPOR}^{(1,2)}$ | $\mathrm{VBPOR}^{(1,3)}$ | $\mathrm{VBAT}^{(1)}$ |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | CO = Clearable Only bit | $r=$ Reserved bit |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

bit 15-5 Unimplemented: Read as ' 0 '
bit 4 Reserved: Maintain as ' 0 '
bit 3 VDDBOR: VDD Brown-out Reset Flag bit ${ }^{(1)}$
1 = A VDD Brown-out Reset has occurred (set by hardware)
0 = A VDD Brown-out Reset has not occurred
bit 2 VDDPOR: VDD Power-on Reset Flag bit ${ }^{(1,2)}$
1 = A VDD Power-on Reset has occurred (set by hardware)
$0=A$ VDD Power-on Reset has not occurred
bit 1
VBPOR: Vbat Power-on Reset Flag bit ${ }^{(1,3)}$
$1=\mathrm{A}$ Vbat POR has occurred (no battery connected to the Vbat pin or Vbat power is below Deep Sleep Semaphore retention level; set by hardware)
$0=$ A Vbat POR has not occurred
bit $0 \quad$ VBAT: Vbat Flag bit ${ }^{(1)}$
1 = A POR exit has occurred while power is applied to the VBAT pin (set by hardware)
$0=A$ POR exit from VBAT has not occurred
Note 1: This bit is set in hardware only; it can only be cleared in software.
2: This bit indicates a VDD Power-on Reset. Setting the POR bit (RCON $<0>$ ) indicates a Vcore Power-on Reset.
3: This bit is set when the device is originally powered up, even if power is present on VBAT.

### 10.6 Clock Frequency and Clock Switching

In Run and Idle modes, all PIC24FJ devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or highprecision oscillators by simply changing the NOSCx bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 9.0 "Oscillator Configuration".

### 10.7 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.
Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with $1: 1$ being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

### 10.8 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMDx Control registers (XXXMD bits are in the PMD1, PMD2, PMD3, PMD4, PMD6, PMD7, PMD8 registers).

Both bits have similar functions in enabling or disabling its associated module. Setting the PMDx bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect and read values will be invalid. Many peripheral modules have a corresponding PMDx bit.

In contrast, disabling a module by clearing its XXXEN bit disables its functionality, but leaves its registers available to be read and written to. Power consumption is reduced, but not by as much as the use of the PMDx bits. Most peripheral modules have an enable bit; exceptions include capture, compare and RTCC.
To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXSIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature disables the module while in Idle mode, allowing further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

NOTES:

### 11.0 I/O PORTS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "I/O Ports with Peripheral Pin Select (PPS)" (DS39711). The information in this data sheet supersedes the information in the FRM.

All of the device pins (except VDD, Vss, $\overline{M C L R}$ and OSCI/CLKI) are shared between the peripherals and the Parallel I/O ports. All I/O input ports feature Schmitt Trigger (ST) inputs for improved noise immunity.

### 11.1 Parallel I/O (PIO) Ports

A Parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/Os and one register associated with their operation as analog inputs. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a ' 1 ', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Output Latch register (LATx), read the latch; writes to the latch, write the latch. Reads from the PORTx register, read the port pins; writes to the port pins, write the latch.
Any bit and its associated data and control registers, that are not valid for a particular device, will be disabled. That means the corresponding LATx and TRISx registers, and the port pin, will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is regarded as a dedicated port because there is no other competing source of inputs.

FIGURE 11-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE


## PIC24FJ128GA204 FAMILY

### 11.1.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

### 11.1.2 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx and TRISx registers for data control, each port pin can also be individually configured for either a digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.
The open-drain feature allows the generation of outputs higher than VDD (e.g., 5 V ) on any desired digital only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

### 11.2 Configuring Analog Port Pins (ANSx)

The ANS $x$ and TRISx registers control the operation of the pins with analog function. Each port pin with analog function is associated with one of the ANSx bits (see Register 11-1 through Register 11-3), which decides if the pin function should be analog or digital. Refer to Table 11-1 for detailed behavior of the pin for different ANSx and TRISx bit settings.
When reading the PORTx register, all pins configured as analog input channels will read as cleared (a low level).

### 11.2.1 ANALOG INPUT PINS AND VOLTAGE CONSIDERATIONS

The voltage tolerance of pins used as device inputs is dependent on the pin's input function. Most input pins are able to handle DC voltages of up to 5.5 V , a level typical for digital logic circuits. However, several pins can only tolerate voltages up to VDD. Voltage excursions beyond VDD on these pins should always be avoided.
Table 11-2 summarizes the different voltage tolerances. For more information, refer to Section 32.0 "Electrical Characteristics" for more details.

## TABLE 11-1: CONFIGURING ANALOG/DIGITAL FUNCTION OF AN I/O PIN

| Pin Function | ANSx Setting | TRISx Setting | Comments |
| :--- | :---: | :---: | :--- |
| Analog Input | 1 | 1 | It is recommended to keep ANSx $=1$. |
| Analog Output | 1 | 1 | It is recommended to keep ANSx $=1$. |
| Digital Input | 0 | 1 | Firmware must wait at least one instruction cycle <br> after configuring a pin as a digital input before a valid <br> input value can be read. |
| Digital Output | 0 | 0 | Make sure to disable the analog output function on <br> the pin if any is present. |

TABLE 11-2: INPUT VOLTAGE LEVELS FOR PORT OR PIN TOLERATED DESCRIPTION INPUT

| Port or Pin | Tolerated Input | Description |
| :--- | :---: | :--- |
| PORTA<10:7,4>(1) |  | Tolerates input levels above VDD; useful <br> for most standard logic. |
| PORTB $<11: 10,8: 4>$ |  | Only VDD input levels are tolerated. |
| PORTC $<9: 3>(1)$ |  | VDD |

Note 1: Not all of these pins are implemented in 28-pin devices. Refer to Section 1.0 "Device Overview" for a complete description of port pin implementation.

## REGISTER 11-1: ANSA: PORTA ANALOG FUNCTION SELECTION REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| $\mathrm{U}-0$ |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{U}-0$ | $\mathrm{U}-0$ | $\mathrm{U}-0$ | $\mathrm{R} / \mathrm{W}-1$ | $\mathrm{R} / \mathrm{W}-1$ | $\mathrm{R} / \mathrm{W}-1$ | R/W-1 |
| - | - | - | - |  | ANSA<3:0> |  |  |
| bit 7 |  |  | bit 0 |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15-4 Unimplemented: Read as ' 0 '
bit 3-0 ANSA<3:0>: PORTA Analog Function Selection bits
$1=$ Pin is configured in Analog mode; I/O port read is disabled
$0=$ Pin is configured in Digital mode; I/O port read is enabled

## REGISTER 11-2: ANSB: PORTB ANALOG FUNCTION SELECTION REGISTER

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | U-0 | U-0 | R/W-1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | U-0


| U-0 | R/W-1 | U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | ANSB6 | - | - |  | ANSB<3:0> |  |  |
| bit 7 |  |  | bit 0 |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared | $\mathrm{x}=$ Bit is unknown

bit 15-12 ANSB<15:12>: PORTB Analog Function Selection bits
$1=$ Pin is configured in Analog mode; I/O port read is disabled
$0=$ Pin is configured in Digital mode; I/O port read is enabled
bit 11-10 Unimplemented: Read as ' 0 '
bit $9 \quad$ ANSB9: PORTB Analog Function Selection bit
1 = Pin is configured in Analog mode; I/O port read is disabled
$0=$ Pin is configured in Digital mode; I/O port read is enabled
bit 8-7 Unimplemented: Read as ' 0 '
bit 6 ANSB6: PORTB Analog Function Selection bit
$1=$ Pin is configured in Analog mode; I/O port read is disabled
$0=$ Pin is configured in Digital mode; I/O port read is enabled
bit 5-4 Unimplemented: Read as ' 0 '
bit 3-0 ANSB<3:0>: PORTB Analog Function Selection bits
$1=$ Pin is configured in Analog mode; I/O port read is disabled
$0=$ Pin is configured in Digital mode; I/O port read is enabled

## PIC24FJ128GA204 FAMILY

REGISTER 11-3: ANSC: PORTC ANALOG FUNCTION SELECTION REGISTER ${ }^{(1)}$

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |
| U-0 U-0 U-0 U-0 U-0 R/W-1 R/W-1 | R/W-1 |  |  |  |  |  |  |
| - | - | - | - | - |  | ANSC<2:0> |  |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared | $\mathrm{x=} \mathrm{Bit} \mathrm{is} \mathrm{unknown}$


| bit 15-3 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 2-0 | ANSC<2:0>: PORTC Analog Function Selection bits |
|  | $1=$ Pin is configured in Analog mode; I/O port read is disabled |
|  | $0=$ Pin is configured in Digital mode; I/O port read is enabled |

Note 1: These pins are not available in 28-pin devices.

### 11.3 Input Change Notification (ICN)

The Input Change Notification function of the I/O ports allows the PIC24FJ128GA204 family of devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature is capable of detecting input Change-of-States, even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 82 external inputs that may be selected (enabled) for generating an interrupt request on a Change-of-State.
Registers, CNEN1 through CNEN3, contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin has both a weak pull-up and a weak pull-down connected to it. The pull-ups act as a current source that is connected to the pin, while the pull-downs act as a current sink that is connected to the pin. These eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups and pull-downs are separately enabled using the CNPU1 through CNPU3 registers (for pull-ups), and the CNPD1 through CNPD3 registers (for pull-downs). Each CN pin has individual control bits for its pull-up and pull-down. Setting a control bit enables the weak pull-up or pull-down for the corresponding pin.
When the internal pull-up is selected, the pin pulls up to VDD - 1.1V (typical). When the internal pull-down is selected, the pin pulls down to Vss.

Note: Pull-ups on Input Change Notification pins should always be disabled whenever the port pin is configured as a digital output.

EXAMPLE 11-1: PORT READ/WRITE IN ASSEMBLY

```
MOV 0xFF00, W0 ; Configure PORTB<15:8> as inputs
MOV WO, TRISB ; and PORTB<7:0> as outputs
NOP ; Delay 1 cycle
BTSS PORTB, #13 ; Next Instruction
```


## EXAMPLE 11-2: PORT READ/WRITE IN ‘C’

```
TRISB = 0xFFO0; // Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs
Nop(); // Delay 1 cycle
If (PORTBbits.RB13){ }; // Next Instruction
```


### 11.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. In an application that needs to use more than one peripheral multiplexed on a single pin, inconvenient work arounds in application code, or a complete redesign, may be the only option.
The Peripheral Pin Select (PPS) feature provides an alternative to these choices by enabling the user's peripheral set selection and its placement on a wide range of $\mathrm{I} / \mathrm{O}$ pins. By increasing the pinout options available on a particular device, users can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.
The Peripheral Pin Select feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of any one of many digital peripherals to any one of these I/O pins. PPS is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

### 11.4.1 AVAILABLE PINS

The PPS feature is used with a range of up to 44 pins, depending on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation, "RPn" or "RPIn", in their full pin designation, where " $n$ " is the remappable pin number. " $R P$ " is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.
PIC24FJ128GA204 family devices support a larger number of remappable input only pins than remappable input/output pins. In this device family, there are up to 25 remappable input/output pins, depending on the pin count of the particular device selected. These pins are numbered, RP0 through RP25.
See Table 1-3 for a summary of pinout options in each package offering.

### 11.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the PPS are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer related peripherals (input capture and output compare) and external interrupt inputs. Also included are the outputs of the comparator module, since these are discrete digital signals.

PPS is not available for these peripherals:

- $\mathrm{I}^{2} \mathrm{C}^{\mathrm{TM}}$ (input and output)
- Change Notification Inputs
- RTCC Alarm Output(s)
- EPMP Signals (input and output)
- Analog (inputs and outputs)
- INTO

A key difference between pin select and non-pin select peripherals is that pin select peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-pin select peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

### 11.4.2.1 Peripheral Pin Select Function Priority

Pin-selectable peripheral outputs (e.g., output compare, UART transmit) will take priority over general purpose digital functions on a pin, such as EPMP and port I/O. Specialized digital outputs will take priority over PPS outputs on the same pin. The pin diagrams list peripheral outputs in the order of priority. Refer to them for priority concerns on a particular pin.
Unlike PIC24F devices with fixed peripherals, pinselectable peripheral inputs will never take ownership of a pin. The pin's output buffer will be controlled by the TRISx setting or by a fixed peripheral on the pin. If the pin is configured in Digital mode, then the PPS input will operate correctly. If an analog function is enabled on the pin, the PPS input will be disabled.

### 11.4.3 CONTROLLING PERIPHERAL PIN SELECT

PPS features are controlled through two sets of Special Function Registers (SFRs): one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.
The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on if an input or an output is being mapped.

PIC24FJ128GA204 FAMILY

### 11.4.3.1 Input Mapping

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-4 through Register 11-22).

Each register contains two sets of 6-bit fields, with each set associated with one of the pin-selectable peripherals. Programming a given peripheral's bit field with an appropriate 6-bit value maps the RPn/RPIn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of Peripheral Pin Selections supported by the device.

TABLE 11-3: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION) ${ }^{(1)}$

| Input Name | Function Name | Register | Function Mapping Bits |
| :---: | :---: | :---: | :---: |
| DSM Modulation Input | MDMIN | RPINR30 | MDMIR<5:0> |
| DSM Carrier 1 Input | MDCIN1 | RPINR31 | MDC1R<5:0> |
| DSM Carrier 2 Input | MDCIN2 | RPINR31 | MDC2R<5:0> |
| External Interrupt 1 | INT1 | RPINR0 | INT1R<5:0> |
| External Interrupt 2 | INT2 | RPINR1 | INT2R<5:0> |
| External Interrupt 3 | INT3 | RPINR1 | INT3R<5:0> |
| External Interrupt 4 | INT4 | RPINR2 | INT4R<5:0> |
| Input Capture 1 | IC1 | RPINR7 | IC1R<5:0> |
| Input Capture 2 | IC2 | RPINR7 | IC2R<5:0> |
| Input Capture 3 | IC3 | RPINR8 | IC3R<5:0> |
| Input Capture 4 | IC4 | RPINR8 | IC4R<5:0> |
| Input Capture 5 | IC5 | RPINR9 | IC5R<5:0> |
| Input Capture 6 | IC6 | RPINR9 | IC6R<5:0> |
| Output Compare Fault A | OCFA | RPINR11 | OCFAR<5:0> |
| Output Compare Fault B | OCFB | RPINR11 | OCFBR<5:0> |
| Output Compare Trigger 1 | OCTRIG1 | RPINR0 | OCTRIG1R<5:0> |
| Output Compare Trigger 2 | OCTRIG2 | RPINR2 | OCTRIG2R<5:0> |
| SPI1 Clock Input | SCK1IN | RPINR20 | SCK1R<5:0> |
| SPI1 Data Input | SDI1 | RPINR20 | SDI1R<5:0> |
| SPI1 Slave Select Input | SS1IN | RPINR21 | SS1R<5:0> |
| SPI2 Clock Input | SCK2IN | RPINR22 | SCK2R<5:0> |
| SPI2 Data Input | SDI2 | RPINR22 | SDI2R<5:0> |
| SPI2 Slave Select Input | SS2IN | RPINR23 | SS2R<5:0> |
| SPI3 Clock Input | SCK3IN | RPINR28 | SCK3R<5:0> |
| SPI3 Data Input | SDI3 | RPINR28 | SDI3R<5:0> |
| SPI3 Slave Select Input | SS3IN | RPINR29 | SS3R<5:0> |
| Generic Timer External Clock | TMRCK | RPINR23 | TMRCKR<5:0> |
| UART1 Clear-to-Send | U1CTS | RPINR18 | U1CTSR<5:0> |
| UART1 Receive | U1RX | RPINR18 | U1RXR<5:0> |
| UART2 Clear-to-Send | $\overline{\text { U2CTS }}$ | RPINR19 | U2CTSR<5:0> |
| UART2 Receive | U2RX | RPINR19 | U2RXR<5:0> |
| UART3 Clear-to-Send | U3CTS | RPINR21 | U3CTSR<5:0> |
| UART3 Receive | U3RX | RPINR17 | U3RXR<5:0> |
| UART4 Clear-to-Send | $\overline{\text { U4CTS }}$ | RPINR27 | U4CTSR<5:0> |
| UART4 Receive | U4RX | RPINR27 | U4RXR<5:0> |

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger (ST) input buffers.

## PIC24FJ128GA204 FAMILY

### 11.4.3.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Each register contains two 6-bit fields, with each field being associated with one RPn pin (see Register 11-23
through Register 11-35). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 11-4).
Because of the mapping technique, the list of peripherals for output mapping also includes a null value of ' 000000 '. This permits any given pin to remain disconnected from the output of any of the pin-selectable peripherals.

TABLE 11-4: SELECTABLE OUTPUT SOURCES (MAPS FUNCTION TO OUTPUT)

| Output Function Number ${ }^{(1)}$ | Function | Output Name |
| :---: | :---: | :---: |
| 0 | NULL ${ }^{(2)}$ | Null |
| 1 | C1OUT | Comparator 1 Output |
| 2 | C2OUT | Comparator 2 Output |
| 3 | U1TX | UART1 Transmit |
| 4 | $\overline{\text { U1RTS }}{ }^{(3)}$ | UART1 Request-to-Send |
| 5 | U2TX | UART2 Transmit |
| 6 | $\overline{\text { U2RTS }}{ }^{(3)}$ | UART2 Request-to-Send |
| 7 | SDO1 | SPI1 Data Output |
| 8 | SCK1OUT | SPI1 Clock Output |
| 9 | SS1OUT | SPI1 Slave Select Output |
| 10 | SDO2 | SPI2 Data Output |
| 11 | SCK2OUT | SPI2 Clock Output |
| 12 | SS2OUT | SPI2 Slave Select Output |
| 13 | OC1 | Output Compare 1 |
| 14 | OC2 | Output Compare 2 |
| 15 | OC3 | Output Compare 3 |
| 16 | OC4 | Output Compare 4 |
| 17 | OC5 | Output Compare 5 |
| 18 | OC6 | Output Compare 6 |
| 19 | U3TX | UART3 Transmit |
| 20 | $\overline{\text { U3RTS }}$ | UART3 Request-to-Send |
| 21 | U4TX | UART4 Transmit |
| 22 | $\overline{\text { U4RTS }}{ }^{(3)}$ | UART4 Request-to-Send |
| 23 | SDO3 | SPI3 Data Output |
| 24 | SCK3OUT | SPI3 Clock Output |
| 25 | SS3OUT | SPI3 Slave Select Output |
| 26 | C3OUT | Comparator 3 Output |
| 27 | MDOUT | DSM Modulator Output |

Note 1: Setting the RPORx register with the listed value assigns that output function to the associated RPn pin.
2: The NULL function is assigned to all RPn outputs at device Reset and disables the RPn output function.
3: $\quad \operatorname{IrDA}{ }^{\circledR}{ }^{\circledR}$ CLKx functionality uses this output.

### 11.4.3.3 Mapping Limitations

The control schema of the Peripheral Pin Select is extremely flexible. Other than systematic blocks that prevent signal contention caused by two physical pins being configured as the same functional input or two functional outputs configured as the same pin, there are no hardware enforced lockouts. The flexibility extends to the point of allowing a single input to drive multiple peripherals or a single functional output to drive multiple output pins.

### 11.4.3.4 Mapping Exceptions for PIC24FJ128GA204 Family Devices

Although the PPS registers theoretically allow for up to 24 remappable I/O pins, not all of these are implemented in all devices. For PIC24FJ128GA204 family devices, the maximum number of remappable pins available is 24 , which includes one input only pin. The differences in available remappable pins are summarized in Table 11-5.
When developing applications that use remappable pins, users should also keep these things in mind:

- For the RPINRx registers, bit combinations corresponding to an unimplemented pin for a particular device are treated as invalid; the corresponding module will not have an input mapped to it.
- For RPORx registers, the bit fields corresponding to an unimplemented pin will also be unimplemented; writing to these fields will have no effect.


### 11.4.4 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24F devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- Continuous state monitoring
- Configuration bit remapping lock


### 11.4.4.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes will appear to execute normally, but the contents of the registers will remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.
To set or clear IOLOCK, a specific command sequence must be executed:

1. Write 46 h to $\mathrm{OSCCON}<7: 0>$.
2. Write 57 h to $\mathrm{OSCCON}<7: 0>$.
3. Clear (or set) IOLOCK as a single operation.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the Peripheral Pin Selects to be configured with a single unlock sequence, followed by an update to all control registers, then locked with a second lock sequence.

### 11.4.4.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a Configuration Mismatch Reset will be triggered.

### 11.4.4.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (CW4<15>) Configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure will not execute and the Peripheral Pin Select Control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.
In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows users unlimited access (with the proper use of the unlock sequence) to the Peripheral Pin Select registers.

TABLE 11-5: REMAPPABLE PIN EXCEPTIONS FOR PIC24FJ128GA204 FAMILY DEVICES

| Device | RPn Pins (I/O) |  | RPIn Pins |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Total | Unimplemented | Total | Unimplemented |
| PIC24FJXXXGA202 | 14 | RP4, RP12 | 1 | - |
| PIC24FJXXXGA204 | 24 | RP4, RP12 | 1 | - |

### 11.4.5 CONSIDERATIONS FOR PERIPHERAL PIN SELECTION

The ability to control Peripheral Pin Selection introduces several considerations into application design that could be overlooked. This is particularly true for several common peripherals that are available only as remappable peripherals.
The main consideration is that the Peripheral Pin Selects are not available on default pins in the device's default (Reset) state. Since all RPINRx registers reset to '111111' and all RPORx registers reset to ' 000000 ', all Peripheral Pin Select inputs are tied to Vss, and all Peripheral Pin Select outputs are disconnected.
This situation requires the user to initialize the device with the proper peripheral configuration before any other application code is executed. Since the IOLOCK bit resets in the unlocked state, it is not necessary to execute the unlock sequence after the device has come out of Reset. For application safety, however, it is best to set IOLOCK and lock the configuration after writing to the control registers.
Because the unlock sequence is timing-critical, it must be executed as an assembly language routine in the same manner as changes to the oscillator configuration. If the bulk of the application is written in ' C ', or another high-level language, the unlock sequence should be performed by writing in-line assembly.
Choosing the configuration requires the review of all Peripheral Pin Selects and their pin assignments, especially those that will not be used in the application. In all cases, unused pin-selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn/RPIn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.
The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. In theory, this means adding a pinselectable output to a pin may mean inadvertently driving an existing peripheral input when the output is driven. Users must be familiar with the behavior of other fixed peripherals that share a remappable pin and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use.

Along these lines, configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation and enabled as if it were tied to a fixed pin. Where this happens in the application code (immediately following a device Reset and peripheral configuration or inside the main application routine) depends on the peripheral and its use in the application.
A final consideration is that Peripheral Pin Select functions neither override analog inputs nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as a digital I/O when used with a Peripheral Pin Select.
Example 11-3 shows a configuration for bidirectional communication with flow control using UART1. The following input and output functions are used:

- Input Functions: U1RX, U1CTS
- Output Functions: U1TX, $\overline{\text { U1RTS }}$


## EXAMPLE 11-3: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS

```
// Unlock Registers
// Unlock Registers
    "MOV #0x46, w2 \n"
    "MOV.b w2, [w1] \n"
    "MOV.b w3, [w1] \n"
    "BCLR OSCCON, #6") ;
// or use C30 built-in macro:
// __builtin_write_OSCCONL(OSCCON & 0xbf);
// Configure Input Functions (Table 11-3)
    // Assign U1RX To Pin RP0
    RPINR18bits.U1RXR = 0;
    // Assign U1CTS To Pin RP1
    RPINR18bits.U1CTSR = 1;
// Configure Output Functions (Table 11-4)
    // Assign U1TX To Pin RP2
    RPOR1bits.RP2R = 3;
    // Assign U1RTS To Pin RP3
    RPOR1bits.RP3R = 4;
// Lock Registers
asm volatile ("MOV #OSCCON, w1 \n"
    "MOV #0x46, w2 \n"
    "MOV #0x57, w3 \n"
    "MOV.b w2, [w1] \n"
    "MOV.b w3, [w1] \n"
    "BSET OSCCON, #6") ;
// or use C30 built-in macro:
// __builtin_write_OSCCONL(OSCCON | 0x40);
```


### 11.4.6 PERIPHERAL PIN SELECT REGISTERS

The PIC24FJ128GA204 family of devices implements a total of 32 registers for remappable peripheral configuration:

- Input Remappable Peripheral Registers
- Output Remappable Peripheral Registers (13)

Note: Input and output register values can only be changed if IOLOCK (OSCCON<6>) $=0$. See Section 11.4.4.1 "Control Register Lock" for a specific command sequence.

## REGISTER 11-4: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | INT1R5 | INT1R4 | INT1R3 | INT1R2 | INT1R1 | INT1R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | OCTRIG1R5 | OCTRIG1R4 | OCTRIG1R3 | OCTRIG1R2 | OCTRIG1R1 | OCTRIG1R0 |
| bit 7 |  |  |  |  | bit 0 |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' = Bit is set | 0 ' $=$ Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 INT1R<5:0>: Assign External Interrupt 1 (INT1) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 OCTRIG1R<5:0>: Assign Output Compare Trigger 1 to Corresponding RPn or RPIn Pin bits

REGISTER 11-5: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | INT3R5 | INT3R4 | INT3R3 | INT3R2 | INT3R1 | INT3R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | INT2R5 | INT2R4 | INT2R3 | INT2R2 | INT2R1 | INT2R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemente | as ' 0 ' |
| :---: | :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 INT3R<5:0>: Assign External Interrupt 3 (INT3) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 INT2R<5:0>: Assign External Interrupt 2 (INT2) to Corresponding RPn or RPIn Pin bits

## PIC24FJ128GA204 FAMILY

## REGISTER 11-6: RPINR2: PERIPHERAL PIN SELECT INPUT REGISTER 2

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| - | - | OCTRIG2R5 | OCTRIG2R4 | OCTRIG2R3 | OCTRIG2R2 | OCTRIG2R1 | OCTRIG2R0 |
| bit 15 |  |  |  |  | bit 8 |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | INT4R5 | INT4R4 | INT4R3 | INT4R2 | INT4R1 | INT4R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |  |
| :---: | :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $\mathrm{x}=\mathrm{B}$ |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 OCTRIG2R<5:0>: Assign Output Compare Trigger 2 to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 INT4R<5:0>: Assign External Interrupt 4 (INT4) to Corresponding RPn or RPIn Pin bits

REGISTER 11-7: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | IC2R5 | IC2R4 | IC2R3 | IC2R2 | IC2R1 | IC2R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | IC1R5 | IC1R4 | IC1R3 | IC1R2 | IC1R1 | IC1R0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as '0' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 IC2R<5:0>: Assign Input Capture 2 (IC2) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 IC1R<5:0>: Assign Input Capture 1 (IC1) to Corresponding RPn or RPIn Pin bits

REGISTER 11-8: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | IC4R5 | IC4R4 | IC4R3 | IC4R2 | IC4R1 | IC4R0 |
|  |  |  |  |  |  |  |  |
| bit 15 |  |  |  |  |  |  |  |


| U-0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U-0 |  |  |  |  |  |  |  |  | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| - | - | IC3R5 | IC3R4 | IC3R3 | IC3R2 | IC3R1 | IC3R0 |  |  |  |  |  |  |  |
| bit 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Legend: |  |  |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplement | as '0' |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $\mathrm{x}=$ Bit is unknown |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 IC4R<5:0>: Assign Input Capture 4 (IC4) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 IC3R<5:0>: Assign Input Capture 3 (IC3) to Corresponding RPn or RPIn Pin bits

REGISTER 11-9: RPINR9: PERIPHERAL PIN SELECT INPUT REGISTER 9

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | IC6R5 | IC6R4 | IC6R3 | IC6R2 | IC6R1 | IC6R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | IC5R5 | IC5R4 | IC5R3 | IC5R2 | IC5R1 | IC5R0 |
| bit 7 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 IC6R<5:0>: Assign Input Capture 6 (IC6) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 IC5R<5:0>: Assign Input Capture 5 (IC5) to Corresponding RPn or RPIn Pin bits

## PIC24FJ128GA204 FAMILY

REGISTER 11-10: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | OCFBR5 | OCFBR4 | OCFBR3 | OCFBR2 | OCFBR1 | OCFBR0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | OCFAR5 | OCFAR4 | OCFAR3 | OCFAR2 | OCFAR1 | OCFAR0 |
| bit 7 |  |  |  |  | bit 0 |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 OCFBR<5:0>: Assign Output Compare Fault B (OCFB) to Corresponding RPn or RPIn Pin bits bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 OCFAR<5:0>: Assign Output Compare Fault A (OCFA) to Corresponding RPn or RPIn Pin bits

REGISTER 11-11: RPINR17: PERIPHERAL PIN SELECT INPUT REGISTER 17

| U-0 | U-0 | R/W-1 | $R / W-1$ | $R / W-1$ | $R / W-1$ | $R / W-1$ | $R / W-1$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | U3RXR<5:0> |  |  |  |  |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 U3RXR<5:0>: Assign UART3 Receive (U3RX) to Corresponding RPn or RPIn Pin bits bit 7-0 Unimplemented: Read as ' 0 '

REGISTER 11-12: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | U1CTSR5 | U1CTSR4 | U1CTSR3 | U1CTSR2 | U1CTSR1 | U1CTSR0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | U1RXR5 | U1RXR4 | U1RXR3 | U1RXR2 | U1RXR1 | U1RXR0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 U1CTSR<5:0>: Assign UART1 Clear-to-Send (U1CTS) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 U1RXR<5:0>: Assign UART1 Receive (U1RX) to Corresponding RPn or RPIn Pin bits

REGISTER 11-13: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | U2CTSR5 | U2CTSR4 | U2CTSR3 | U2CTSR2 | U2CTSR1 | U2CTSR0 |
| bit 15 bit 8 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | U2RXR5 | U2RXR4 | U2RXR3 | U2RXR2 | U2RXR1 | U2RXR0 |
| bit 7 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 U2CTSR<5:0>: Assign UART2 Clear-to-Send (U2CTS) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 U2RXR<5:0>: Assign UART2 Receive (U2RX) to Corresponding RPn or RPIn Pin bits

## PIC24FJ128GA204 FAMILY

REGISTER 11-14: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | SCK1R5 | SCK1R4 | SCK1R3 | SCK1R2 | SCK1R1 | SCK1R0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | SDI1R5 | SDI1R4 | SDI1R3 | SDI1R2 | SDI1R1 | SDI1R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

$R=$ Readable bit
$-n=$ Value at POR
W $=$ Writable bit
$\prime 1$ ' $=$ Bit is set
$\mathrm{U}=$ Unimplemented bit, read as ' 0 '
' 0 ' = Bit is cleared $\quad x=$ Bit is unknown
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 SCK1R<5:0>: Assign SPI1 Clock Input (SCK1IN) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 SDI1R<5:0>: Assign SPI1 Data Input (SDI1) to Corresponding RPn or RPIn Pin bits

REGISTER 11-15: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | U3CTSR5 | U3CTSR4 | U3CTSR3 | U3CTSR2 | U3CTSR1 | U3CTSR0 |
| bit 15 |  |  |  |  | bit 8 |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | SS1R5 | SS1R4 | SS1R3 | SS1R2 | SS1R1 | SS1R0 |
| bit 7 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 U3CTSR<5:0>: Assign UART3 Clear-to-Send ( $\overline{\text { U3CTS }}$ ) to Corresponding RPn or RPIn Pin bits bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 SS1R<5:0>: Assign SPI1 Slave Select Input (SS1IN) to Corresponding RPn or RPIn Pin bits

REGISTER 11-16: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | SCK2R5 | SCK2R4 | SCK2R3 | SCK2R2 | SCK2R1 | SCK2R0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | SDI2R5 | SDI2R4 | SDI2R3 | SDI2R2 | SDI2R1 | SDI2R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 SCK2R<5:0>: Assign SPI2 Clock Input (SCK2IN) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 SDI2R<5:0>: Assign SPI2 Data Input (SDI2) to Corresponding RPn or RPIn Pin bits

REGISTER 11-17: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | TMRCKR5 | TMRCKR4 | TMRCKR3 | TMRCKR2 | TMRCKR1 | TMRCKR0 |
| bit 15 |  |  |  |  |  |  |  |
| U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 |  |  |  |  |  |  |  |
| - | - | SS2R5 | SS2R4 | SS2R3 | SS2R2 | SS2R1 | SS2R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | 0 ' $=$ Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 TMRCKR<5:0>: Assign General Timer External Input (TMRCK) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 SS2R<5:0>: Assign SPI2 Slave Select Input (SS2IN) to Corresponding RPn or RPIn Pin bits

## PIC24FJ128GA204 FAMILY

REGISTER 11-18: RPINR27: PERIPHERAL PIN SELECT INPUT REGISTER 27

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | U4CTSR5 | U4CTSR4 | U4CTSR3 | U4CTSR2 | U4CTSR1 | U4CTSR0 |
| bit 15 |  |  |  |  | bit 8 |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | U4RXR5 | U4RXR4 | U4RXR3 | U4RXR2 | U4RXR1 | U4RXR0 |
|  |  |  |  |  |  |  |  |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 U4CTSR<5:0>: Assign UART4 Clear-to-Send Input ( $\overline{\text { U4CTS }}$ ) to Corresponding RPn or RPIn Pin bits bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 U4RXR<5:0>: Assign UART4 Receive Input (U4RX) to Corresponding RPn or RPIn Pin bits

REGISTER 11-19: RPINR28: PERIPHERAL PIN SELECT INPUT REGISTER 28

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | SCK3R5 | SCK3R4 | SCK3R3 | SCK3R2 | SCK3R1 | SCK3R0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | SDI3R5 | SDI3R4 | SDI3R3 | SDI3R2 | SDI3R1 | SDI3R0 |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 SCK3R<5:0>: Assign SPI3 Clock Input (SCK3IN) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 SDI3R<5:0>: Assign SPI3 Data Input (SDI3) to Corresponding RPn or RPIn Pin bits

## REGISTER 11-20: RPINR29: PERIPHERAL PIN SELECT INPUT REGISTER 29

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-O | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  | bit 8 |  |  |  |  |


| $\mathrm{U}-0$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{U}-0$ | $\mathrm{R} / \mathrm{W}-1$ | $\mathrm{R} / \mathrm{W}-1$ | $\mathrm{R} / \mathrm{W}-1$ | $\mathrm{R} / \mathrm{W}-1$ | $\mathrm{R} / \mathrm{W}-1$ | $\mathrm{R} / \mathrm{W}-1$ |
| - | - |  | $\mathrm{SS3R}<5: 0>$ |  |  |  |  |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplemen | as '0' |
| :---: | :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |

bit 15-6 Unimplemented: Read as ' 0 '
bit 5-0 SS3R<5:0>: Assign SPI3 Slave Select Input (SS3IN) to Corresponding RPn or RPIn Pin bits

REGISTER 11-21: RPINR30: PERIPHERAL PIN SELECT INPUT REGISTER 30

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  | bit 8 |  |  |  |


| $\mathrm{U}-0$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| - | - |  | MDMIR<5:0> |  |  |  |  |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15-6 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 5-0 | MDMIR<5:0>: Assign TX Modulation Input (MDMI) to Corresponding RPn or RPIn Pin bits |

## PIC24FJ128GA204 FAMILY

## REGISTER 11-22: RPINR31: PERIPHERAL PIN SELECT INPUT REGISTER 31

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | MDC2R5 | MDC2R4 | MDC2R3 | MDC2R2 | MDC2R1 | MDC2R0 |
| bit 15 |  |  |  |  | bit 8 |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | MDC1R5 | MDC1R4 | MDC1R3 | MDC1R2 | MDC21R1 | MDC1R0 |
| bit 7 |  |  |  |  | bit 0 |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |


| bit 15-14 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 13-8 | MDC2R<5:0>: Assign TX Carrier 2 Input (MDCIN2) to Corresponding RPn or RPIn Pin bits |
| bit 7-6 | Unimplemented: Read as ' 0 ' |
| bit 5-0 | MDC1R<5:0>: Assign TX Carrier 1 Input (MDCIN1) to Corresponding RPn or RPIn Pin bits |

REGISTER 11-23: RPORO: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP1R5 | RP1R4 | RP1R3 | RP1R2 | RP1R1 | RP1R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP0R5 | RP0R4 | RP0R3 | RP0R2 | RP0R1 | RP0R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |


| bit 15-14 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 13-8 | $\mathbf{R P 1 R < 5 : 0 >}$ : RP1 Output Pin Mapping bits |
|  | Peripheral Output Number n is assigned to pin, RP1 (see Table 11-4 for peripheral function numbers). |
| bit 7-6 | Unimplemented: Read as ' 0 ' |
| bit 5-0 | RP0R<5:0>: RP0 Output Pin Mapping bits <br>  |

REGISTER 11-24: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP3R5 | RP3R4 | RP3R3 | RP3R2 | RP3R1 | RP3R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP2R5 | RP2R4 | RP2R3 | RP2R2 | RP2R1 | RP2R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:



| bit 15-14 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 13-8 | RP3R<5:0>: RP3 Output Pin Mapping bits |
|  | Peripheral Output Number $n$ is assigned to pin, RP3 (see Table 11-4 for peripheral function numbers). |
| bit 7-6 | Unimplemented: Read as ' 0 ' |
| bit 5-0 | RP2R<5:0>: RP2 Output Pin Mapping bits |
|  | Peripheral Output Number $n$ is assigned to pin, RP2 (see Table 11-4 for peripheral function numbers). |

## PIC24FJ128GA204 FAMILY

REGISTER 11-25: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | R/W-0 9


| U-0 | U-O | U-0 | U-0 | U-0 | U-0 | U-O | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 7 |  |  |  | bit 0 |  |  |  |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP5R<5:0>: RP5 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP5 (see Table 11-4 for peripheral function numbers).
bit 7-0 Unimplemented: Read as ' 0 '

REGISTER 11-26: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP7R5 | RP7R4 | RP7R3 | RP7R2 | RP7R1 | RP7R0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP6R5 | RP6R4 | RP6R3 | RP6R2 | RP6R1 | RP6R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplemen | as ' 0 ' |
| :---: | :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP7R<5:0>: RP7 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP7 (see Table 11-4 for peripheral function numbers).
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP6R<5:0>: RP6 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP6 (see Table 11-4 for peripheral function numbers).

REGISTER 11-27: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP9R5 | RP9R4 | RP9R3 | RP9R2 | RP9R1 | RP9R0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP8R5 | RP8R4 | RP8R3 | RP8R2 | RP8R1 | RP8R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP9R<5:0>: RP9 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP9 (see Table 11-4 for peripheral function numbers).
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP8R<5:0>: RP8 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP8 (see Table 11-4 for peripheral function numbers).

REGISTER 11-28: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP11R5 | RP11R4 | RP11R3 | RP11R2 | RP11R1 | RP11R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP10R5 | RP10R4 | RP10R3 | RP10R2 | RP10R1 | RP10R0 |
| bit 7 |  |  |  |  | bit 0 |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP11R<5:0>: RP11 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP11 (see Table 11-4 for peripheral function numbers).
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP10R<5:0>: RP10 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP10 (see Table 11-4 for peripheral function numbers).

## PIC24FJ128GA204 FAMILY

## REGISTER 11-29: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP13R5 | RP13R4 | RP13R3 | RP13R2 | RP13R1 | RP13R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP12R5 | RP12R4 | RP12R3 | RP12R2 | RP12R1 | RP12R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP13R<5:0>: RP13 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP13 (see Table 11-4 for peripheral function numbers).
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP12R<5:0>: RP12 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP12 (see Table 11-4 for peripheral function numbers).

REGISTER 11-30: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP15R5 | RP15R4 | RP15R3 | RP15R2 | RP15R1 | RP15R0 |
| bit 15 |  |  |  |  |  |  |  |
| U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 <br> b R/W-0      <br> bit 7 - RP14R5 RP14R4 RP14R3 RP14R2 RP14R1 RP14R0 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP15R<5:0>: RP15 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP15 (see Table 11-4 for peripheral function numbers).
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP14R<5:0>: RP14 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP14 (see Table 11-4 for peripheral function numbers).

## REGISTER 11-31: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER $\mathbf{8}^{(1)}$

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP17R5 | RP17R4 | RP17R3 | RP17R2 | RP17R1 | RP17R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP16R5 | RP16R4 | RP16R3 | RP16R2 | RP16R1 | RP16R0 |
| bit 7 |  |  |  |  |  |  |  |

Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15-14 | Unimplemented: Read as '0' |
| :--- | :--- |
| bit 13-8 | RP17R<5:0>: RP17 Output Pin Mapping bits |
|  | Peripheral Output Number n is assigned to pin, RP17 (see Table 11-4 for peripheral function numbers). |
| bit 7-6 | Unimplemented: Read as ' 0 ' |
| bit 5-0 | RP16R<5:0>: RP16 Output Pin Mapping bits |
|  | Peripheral Output Number n is assigned to pin, RP16 (see Table 11-4 for peripheral function numbers). |

Note 1: These pins are not available in 28 -pin devices.

REGISTER 11-32: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER $\mathbf{9}^{(1)}$

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP19R5 | RP19R4 | RP19R3 | RP19R2 | RP19R1 | RP19R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP18R5 | RP18R4 | RP18R3 | RP18R2 | RP18R1 | RP18R0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP19R<5:0>: RP19 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP19 (see Table 11-4 for peripheral function numbers).
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP18R<5:0>: RP18 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP18 (see Table 11-4 for peripheral function numbers).
Note 1: These pins are not available in 28 -pin devices.

## PIC24FJ128GA204 FAMILY

REGISTER 11-33: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10 ${ }^{(1)}$

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP21R5 | RP21R4 | RP21R3 | RP21R2 | RP21R1 | RP21R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP20R5 | RP20R4 | RP20R3 | RP20R2 | RP20R1 | RP20R0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP21R<5:0>: RP21 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP21 (see Table 11-4 for peripheral function numbers).
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP20R<5:0>: RP20 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP20 (see Table 11-4 for peripheral function numbers).
Note 1: These pins are not available in 28 -pin devices.

## REGISTER 11-34: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11 ${ }^{(1)}$

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP23R5 | RP23R4 | RP23R3 | RP23R2 | RP23R1 | RP23R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP22R5 | RP22R4 | RP22R3 | RP22R2 | RP22R1 | RP22R0 |
| bit 7 |  |  |  |  | bit 0 |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP23R<5:0>: RP23 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP23 (see Table 11-4 for peripheral function numbers).
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP22R<5:0>: RP22 Output Pin Mapping bits
Peripheral Output Number n is assigned to pin, RP22 (see Table 11-4 for peripheral function numbers).
Note 1: These pins are not available in 28 -pin devices.

REGISTER 11-35: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12 ${ }^{(1)}$

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP25R5 | RP25R4 | RP25R3 | RP25R2 | RP25R1 | RP25R0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP24R5 | RP24R4 | RP24R3 | RP24R2 | RP24R1 | RP24R0 |
| bit 7 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15-14 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 13-8 | RP25R<5:0>: RP25 Output Pin Mapping bits |
|  | Peripheral Output Number n is assigned to pin, RP25 (see Table 11-4 for peripheral function numbers). |
| bit 7-6 | Unimplemented: Read as ' 0 ' |
| bit 5-0 | RP24R<5:0>: RP24 Output Pin Mapping bits |
|  | Peripheral Output Number n is assigned to pin, RP24 (see Table 11-4 for peripheral function numbers). |

Note 1: These pins are not available in 28 -pin devices.

NOTES:

### 12.0 TIMER1

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Timers" (DS39704). The information in this data sheet supersedes the information in the FRM.

The Timer1 module is a 16 -bit timer, which can serve as the time counter for the Real-Time Clock (RTC) or operate as a free-running, interval timer/counter. Timer1 can operate in three modes:

- 16-Bit Timer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter

Timer1 also supports these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during CPU Idle and Sleep modes
- Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal

Figure 12-1 shows a block diagram of the 16-bit timer module.
To configure Timer1 for operation:

1. Set the TON bit (= 1).
2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
3. Set the Clock and Gating modes using the TCS, TECS<1:0> and TGATE bits.
4. Set or clear the TSYNC bit to configure synchronous or asynchronous operation.
5. Load the timer period value into the PR1 register.
6. If interrupts are required, set the Timer1 Interrupt Enable bit, T1IE. Use the Timer1 Interrupt Priority bits, $\mathrm{T} 1 \mathrm{IP}<2: 0>$, to set the interrupt priority.

FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM


## PIC24FJ128GA204 FAMILY

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER ${ }^{(1)}$

| R/W-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TON | - | TSIDL | - | - | - | TECS1 | TECS0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | TGATE | TCKPS1 | TCKPS0 | - | TSYNC | TCS | - |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15
TON: Timer1 On bit
1 = Starts 16-bit Timer1
$0=$ Stops 16-bit Timer1
bit $14 \quad$ Unimplemented: Read as ' 0 '
bit 13 TSIDL: Timer1 Stop in Idle Mode bit
1 = Discontinues module operation when device enters Idle mode
0 = Continues module operation in Idle mode
bit 12-10 Unimplemented: Read as ' 0 '
bit 9-8 TECS<1:0>: Timer1 Extended Clock Source Select bits (selected when TCS =1)
When TCS = 1 :
11 = Generic Timer (TMRCK) External Input
10 = LPRC Oscillator
01 = T1CK External Clock Input
$00=$ SOSC
When TCS = 0 :
These bits are ignored; the Timer is clocked from the internal system clock (Fosc/2).
bit 7
Unimplemented: Read as ' 0 '
bit 6 TGATE: Timer1 Gated Time Accumulation Enable bit
When TCS = 1:
This bit is ignored.
When TCS = 0 :
1 = Gated time accumulation is enabled
$0=$ Gated time accumulation is disabled
bit 5-4 TCKPS<1:0>: Timer1 Input Clock Prescale Select bits
$11=1: 256$
$10=1: 64$
$01=1: 8$
$00=1: 1$
bit $3 \quad$ Unimplemented: Read as ' 0 '
Note 1: Changing the value of T1CON while the timer is running ( $\mathrm{TON}=1$ ) causes the timer prescale counter to reset and is not recommended.

## REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER ${ }^{(1)}$ (CONTINUED)

```
bit 2 TSYNC: Timer1 External Clock Input Synchronization Select bit
    When TCS = 1:
    1 = Synchronizes external clock input
    0 = Does not synchronize external clock input
    When TCS = 0:
    This bit is ignored.
bit }1\mathrm{ TCS: Timer1 Clock Source Select bit
        1 = Extended clock selected by the TECS<1:0> bits
        0 = Internal clock (Fosc/2)
bit 0 Unimplemented: Read as ' 0'
```

Note 1: Changing the value of T 1 CON while the timer is running $(T O N=1)$ causes the timer prescale counter to reset and is not recommended.

NOTES:

### 13.0 TIMER2/3 AND TIMER4/5

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Timers" (DS39704). The information in this data sheet supersedes the information in the FRM.

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent, 16-bit timers with selectable operating modes.
As 32-bit timers, Timer2/3 and Timer4/5 can each operate in three modes:

- Two Independent 16-Bit Timers with all 16-Bit Operating modes (except Asynchronous Counter mode)
- Single 32-Bit Timer
- Single 32-Bit Synchronous Counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-Bit Period Register Match
- A/D Event Trigger (only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode)
Individually, all four of the 16 -bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the A/D Event Trigger. This trigger is implemented only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in generic form in Register 13-1; T3CON and T5CON are shown in Register 13-2.
For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word; Timer3 and Timer5 are the most significant word of the 32-bit timers.
Note: For 32-bit operation, T3CON and T5CON control bits are ignored. Only T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 or Timer5 interrupt flags.

To configure Timer2/3 or Timer4/5 for 32-bit operation:

1. Set the T32 or T45 bit ( $\mathrm{T} 2 \mathrm{CON}<3>$ or $\mathrm{T} 4 \mathrm{CON}<3>=1$ ).
2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
3. Set the Clock and Gating modes using the TCS and TGATE bits. If TCS is set to an external clock, RPINRx (TxCK) must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
4. Load the timer period value. PR3 (or PR5) will contain the most significant word (msw) of the value, while PR2 (or PR4) contains the least significant word (Isw).
5. If interrupts are required, set the interrupt enable bit, T3IE or T5IE. Use the priority bits, T3IP<2:0> or T5IP<2:0>, to set the interrupt priority. Note that while Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
6. Set the TON bit (= 1).

The timer value, at any point, is stored in the register pair, TMR<3:2> (or TMR<5:4>). TMR3 (TMR5) always contains the most significant word of the count, while TMR2 (TMR4) contains the least significant word.

To configure any of the timers for individual 16-bit operation:

1. Clear the T32 bit corresponding to that timer (T2CON<3> for Timer2 and Timer3 or T4CON<3> for Timer4 and Timer5).
2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
3. Set the Clock and Gating modes using the TCS and TGATE bits. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
4. Load the timer period value into the PRx register.
5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
6. Set the $\operatorname{TON}(T x C O N<15>=1)$ bit.

FIGURE 13-1: TIMER2/3 AND TIMER4/5 (32-BIT) BLOCK DIAGRAM


Note 1: The 32-Bit Timer Configuration bit, T32, must be set for 32-bit timer/counter operation. All control bits are respective to the T2CON and T4CON registers.
2: The timer clock input must be assigned to an available RPn/RPIn pin before use. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
3: The A/D Event Trigger is available only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode.

FIGURE 13-2: TIMER2 AND TIMER4 (16-BIT SYNCHRONOUS) BLOCK DIAGRAM


Note 1: The timer clock input must be assigned to an available RPn/RPIn pin before use. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

FIGURE 13-3: TIMER3 AND TIMER5 (16-BIT ASYNCHRONOUS) BLOCK DIAGRAM


Note 1: The timer clock input must be assigned to an available RPn/RPIn pin before use. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
2: The A/D Event Trigger is available only on Timer3.

## PIC24FJ128GA204 FAMILY

REGISTER 13-1: TxCON: TIMER2 AND TIMER4 CONTROL REGISTER ${ }^{(1)}$

| R/W-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TON | - | TSIDL | - | - | - | TECS1 $^{(2)}$ | TECS0 $^{(2)}$ |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | TGATE | TCKPS1 | TCKPS0 | T32 $^{(3)}$ | - | TCS $^{(2)}$ | - |
| bit 7 |  |  | bit 0 |  |  |  |  |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' = Bit is cleared |


| bit 15 | TON: Timerx On bit |
| :---: | :---: |
|  | When $\mathrm{TxCON}<3>=1$ : |
|  | 1 = Starts 32-bit Timerx/y |
|  | 0 = Stops 32-bit Timerx/y |
|  | When TxCON<3> $=0$ : |
|  | 1 = Starts 16-bit Timerx |
|  | $0=$ Stops 16-bit Timerx |

bit $14 \quad$ Unimplemented: Read as ' 0 '
bit 13 TSIDL: Timerx Stop in Idle Mode bit
1 = Discontinues module operation when device enters Idle mode
$0=$ Continues module operation in Idle mode
bit 12-10 Unimplemented: Read as ' 0 '
bit 9-8 TECS<1:0>: Timerx Extended Clock Source Select bits (selected when TCS =1) $)^{(\mathbf{2})}$
When TCS = 1 :
11 = Generic Timer (TMRCK) External Input
10 = LPRC Oscillator
01 = TxCK External Clock Input
$00=$ SOSC
When TCS = 0 :
These bits are ignored; the Timer is clocked from the internal system clock (FOSc/2).
bit $7 \quad$ Unimplemented: Read as ' 0 '
bit 6 TGATE: Timerx Gated Time Accumulation Enable bit
When TCS = 1:
This bit is ignored.
When TCS = 0:
1 = Gated time accumulation is enabled
$0=$ Gated time accumulation is disabled
bit 5-4 TCKPS<1:0>: Timerx Input Clock Prescale Select bits
$11=1: 256$
$10=1: 64$
$01=1: 8$
$00=1: 1$
Note 1: Changing the value of TxCON while the timer is running ( $\mathrm{TON}=1$ ) causes the timer prescale counter to reset and is not recommended.
2: If TCS = 1 and TECS<1:0> = x1, the selected external timer input (TMRCK or TxCK) must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
3: In T4CON, the T45 bit is implemented instead of T32 to select 32-bit mode. In 32-bit mode, the T3CON or T5CON control bits do not affect 32-bit timer operation.

## REGISTER 13-1: TxCON: TIMER2 AND TIMER4 CONTROL REGISTER ${ }^{(1)}$ (CONTINUED)

bit $3 \quad$ T32: 32-Bit Timer Mode Select bit ${ }^{(3)}$
1 = Timerx and Timery form a single 32-bit timer
$0=$ Timerx and Timery act as two 16-bit timers
In 32-bit mode, T3CON control bits do not affect 32-bit timer operation.
bit 2 Unimplemented: Read as ' 0 '
bit 1 TCS: Timerx Clock Source Select bit ${ }^{(2)}$
1 = Timer source is selected by TECS<1:0>
0 = Internal clock (Fosc/2)
bit $0 \quad$ Unimplemented: Read as ' 0 '
Note 1: Changing the value of $T x C O N$ while the timer is running ( $T O N=1$ ) causes the timer prescale counter to reset and is not recommended.
2: If TCS = 1 and TECS<1:0> = x1, the selected external timer input (TMRCK or TxCK) must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
3: In T4CON, the T45 bit is implemented instead of T32 to select 32-bit mode. In 32-bit mode, the T3CON or T5CON control bits do not affect 32-bit timer operation.

## PIC24FJ128GA204 FAMILY

REGISTER 13-2: TyCON: TIMER3 AND TIMER5 CONTROL REGISTER ${ }^{(1)}$

| R/W-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{TON}^{(2)}$ | - | TSIDL $^{(2)}$ | - | - | - | TECS1 $^{(2,3)}$ | TECSO $^{(2,3)}$ |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | TGATE $^{(2)}$ | TCKPS1 $^{(2)}$ | TCKPS0 $^{(2)}$ | - | - | TCS $^{(2,3)}$ | - |
| bit 7 |  |  |  |  |  |  |  |

## Legend

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |

bit $15 \quad$| TON: Timery On bit ${ }^{(2)}$ |  |
| :--- | :--- |
|  | $1=$ Starts 16-bit Timery |
|  | $0=$ Stops 16 -bit Timery |

bit $14 \quad$ Unimplemented: Read as ' 0 '
bit 13 TSIDL: Timery Stop in Idle Mode bit ${ }^{(2)}$
1 = Discontinues module operation when device enters Idle mode
$0=$ Continues module operation in Idle mode
bit 12-10 Unimplemented: Read as ' 0 '
bit 9-8 TECS<1:0>: Timery Extended Clock Source Select bits (selected when TCS =1) ${ }^{(2,3)}$
11 = Generic Timer (TMRCK) External Input
$10=$ LPRC Oscillator
01 = TxCK External Clock Input
00 = SOSC
bit 7 Unimplemented: Read as ' 0 '
bit 6 TGATE: Timery Gated Time Accumulation Enable bit ${ }^{(2)}$
When TCS = 1:
This bit is ignored.
When TCS = 0:
1 = Gated time accumulation is enabled
$0=$ Gated time accumulation is disabled
bit 5-4 TCKPS<1:0>: Timery Input Clock Prescale Select bits ${ }^{(2)}$
$11=1: 256$
$10=1: 64$
$01=1: 8$
$00=1: 1$
bit 3-2 Unimplemented: Read as ' 0 '
bit 1 TCS: Timery Clock Source Select bit ${ }^{(2,3)}$
1 = External clock from pin, TyCK (on the rising edge)
0 = Internal clock (Fosc/2)
bit $0 \quad$ Unimplemented: Read as ' 0 '
Note 1: Changing the value of TyCON while the timer is running ( $\mathrm{TON}=1$ ) causes the timer prescale counter to reset and is not recommended.

2: When 32-bit operation is enabled ( $\mathrm{T} 2 \mathrm{CON}<3>$ or $\mathrm{T} 4 \mathrm{CON}<3>=1$ ), these bits have no effect on Timery operation; all timer functions are set through T2CON and T4CON.
3: If TCS $=1$ and TECS<1:0> $=x 1$, the selected external timer input (TyCK) must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

### 14.0 INPUT CAPTURE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Input Capture with Dedicated Timer" (DS39722). The information in this data sheet supersedes the information in the FRM.

Devices in the PIC24FJ128GA204 family contain six independent input capture modules. Each of the modules offers a wide range of configuration and operating options for capturing external pulse events and generating interrupts.
Key features of the input capture module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation with up to 30 user-selectable sync/trigger sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to 6 clock sources available for each module, driving a separate, internal 16-bit counter
The module is controlled through two registers: ICxCON1 (Register 14-1) and ICxCON2 (Register 14-2). A general block diagram of the module is shown in Figure 14-1.


### 14.1 General Operating Modes

### 14.1.1 SYNCHRONOUS AND TRIGGER MODES

When the input capture module operates in a FreeRunning mode, the internal 16-bit counter, ICxTMR, counts up continuously, wrapping around from FFFFh to 0000 h on each overflow. Its period is synchronized to the selected external clock source. When a capture event occurs, the current 16 -bit value of the internal counter is written to the FIFO buffer.
In Synchronous mode, the module begins capturing events on the ICx pin as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the internal counter is reset. In Trigger mode, the module waits for a sync event from another internal module to occur before allowing the internal counter to run.

Standard, free-running operation is selected by setting the SYNCSEL<4:0> bits (ICxCON2<4:0>) to ' 00000 ' and clearing the ICTRIG bit (ICxCON2<7>). Synchronous and Trigger modes are selected any time the SYNCSELx bits are set to any value except ' 00000 '. The ICTRIG bit selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSELx bits determine the sync/trigger source.
When the SYNCSELx bits are set to ' 00000 ' and ICTRIG is set, the module operates in Software Trigger mode. In this case, capture operations are started by manually setting the TRIGSTAT bit (ICxCON2<6>).

## FIGURE 14-1: INPUT CAPTURE x BLOCK DIAGRAM



Note 1: The ICx inputs must be assigned to an available RPn/RPIn pin before use. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

## PIC24FJ128GA204 FAMILY

### 14.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own 16-bit timer. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, Modules 1 and 2 are paired, as are Modules 3 and 4, and so on.) The odd numbered module, Input Capture x (ICx), provides the Least Significant 16 bits of the 32-bit register pairs and the even numbered module, Input Capture y (ICy), provides the Most Significant 16 bits. Wrap arounds of the ICx registers cause an increment of their corresponding ICy registers.

Cascaded operation is configured in hardware by setting the IC32 bits (ICxCON2<8>) for both modules.

### 14.2 Capture Operations

The input capture module can be configured to capture timer values and generate interrupts on rising edges on ICx or all transitions on ICx. Captures can be configured to occur on all rising edges or just some (every $4^{\text {th }}$ or $16^{\text {th }}$ ). Interrupts can be independently configured to generate on each event or a subset of events.
To set up the module for capture operations:

1. Configure the ICx input for one of the available Peripheral Pin Select pins.
2. If Synchronous mode is to be used, disable the sync source before proceeding.
3. Make sure that any previous data has been removed from the FIFO by reading ICxBUF until the ICBNE bit (ICxCON1<3>) is cleared.
4. Set the SYNCSELx bits (ICxCON2<4:0>) to the desired sync/trigger source.
5. Set the ICTSELx bits (ICxCON1<12:10>) for the desired clock source.
6. Set the ICIx bits (ICxCON1<6:5>) to the desired interrupt frequency
7. Select Synchronous or Trigger mode operation:
a) Check that the SYNCSELx bits are not set to ' 00000 '.
b) For Synchronous mode, clear the ICTRIG bit (ICxCON2<7>).
c) For Trigger mode, set ICTRIG and clear the TRIGSTAT bit (ICxCON2<6>).
8. Set the ICMx bits (ICxCON1<2:0>) to the desired operational mode.
9. Enable the selected sync/trigger source.

For 32-bit cascaded operations, the setup procedure is slightly different:

1. Set the IC32 bits for both modules (ICyCON2<8> and $\mathrm{ICxCON} 2<8>$ ), enabling the even numbered module first. This ensures that the modules will start functioning in unison.
2. Set the ICTSELx and SYNCSELx bits for both modules to select the same sync/trigger and time base source. Set the even module first, then the odd module. Both modules must use the same ICTSELx and SYNCSELx bit settings.
3. Clear the ICTRIG bit of the even module (ICyCON2<7>). This forces the module to run in Synchronous mode with the odd module, regardless of its trigger setting.
4. Use the odd module's ICIx bits (ICxCON1<6:5>) to set the desired interrupt frequency.
5. Use the ICTRIG bit of the odd module (ICxCON2<7>) to configure Trigger or Synchronous mode operation.
Note: For Synchronous mode operation, enable the sync source as the last step. Both input capture modules are held in Reset until the sync source is enabled.
6. Use the ICMx bits of the odd module (ICxCON1<2:0>) to set the desired Capture mode.

The module is ready to capture events when the time base and the sync/trigger source are enabled. When the ICBNE bit (ICxCON1<3>) becomes set, at least one capture value is available in the FIFO. Read input capture values from the FIFO until the ICBNE clears to ' 0 '.
For 32-bit operation, read both the ICxBUF and ICyBUF for the full 32-bit timer value (ICxBUF for the Isw, ICyBUF for the msw). At least one capture value is available in the FIFO buffer when the odd module's ICBNE bit (ICxCON1<3>) becomes set. Continue to read the buffer registers until ICBNE is cleared (performed automatically by hardware).

## REGISTER 14-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSEL0 | - | - |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | R/W-0 | R/W-0 | R-0, HSC | R-0, HSC | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | ICI1 | ICIO | ICOV | ICBNE | ICM $^{(1)}$ | ICM1 $^{(1)}$ | ICM0 $^{(1)}$ |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | HSC = Hardware Settable/Clearable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13 ICSIDL: Input Capture $\times$ Module Stop in Idle Control bit
1 = Input capture module halts in CPU Idle mode
$0=$ Input capture module continues to operate in CPU Idle mode
bit 12-10 ICTSEL<2:0>: Input Capture $x$ Timer Select bits
111 = System clock (Fosc/2)
$110=$ Reserved
$101=$ Reserved
$100=$ Timer 1
$011=$ Timer5
$010=$ Timer4
$001=$ Timer2
$000=$ Timer3
bit 9-7 Unimplemented: Read as ' 0 '
bit 6-5 $\quad$ ICI<1:0>: Select Number of Captures per Interrupt bits
$11=$ Interrupt on every fourth capture event
$10=$ Interrupt on every third capture event
01 = Interrupt on every second capture event
$00=$ Interrupt on every capture event
bit $4 \quad$ ICOV: Input Capture $x$ Overflow Status Flag bit (read-only)
1 = Input capture overflow has occurred
$0=$ No input capture overflow has occurred
bit 3 ICBNE: Input Capture x Buffer Empty Status bit (read-only)
1 = Input capture buffer is not empty, at least one more capture value can be read
$0=$ Input capture buffer is empty
bit 2-0 ICM<2:0>: Input Capture $x$ Mode Select bits ${ }^{(1)}$
111 = Interrupt mode: Input capture functions as an interrupt pin only when the device is in Sleep or Idle mode (rising edge detect only, all other control bits are not applicable)
$110=$ Unused (module is disabled)
$101=$ Prescaler Capture mode: Capture on every $16^{\text {th }}$ rising edge
$100=$ Prescaler Capture mode: Capture on every $4^{\text {th }}$ rising edge
011 = Simple Capture mode: Capture on every rising edge
010 = Simple Capture mode: Capture on every falling edge
001 = Edge Detect Capture mode: Capture on every edge (rising and falling); $\mathrm{ICI}<1: 0>$ bits do not control interrupt generation for this mode
$000=$ Input capture module is turned off
Note 1: The ICx input must also be configured to an available RPn/RPIn pin. For more information, see
Section 11.4 "Peripheral Pin Select (PPS)".

## PIC24FJ128GA204 FAMILY

REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | IC32 |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0, HS | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSEL0 |
| bit 7 |  |  |  |  | bit 0 |  |  |


| Legend: | HS = Hardware Settable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

$\begin{array}{ll}\text { bit 15-9 } & \text { Unimplemented: Read as ' } 0 \text { ' } \\ \text { bit } 8 & \text { IC32: Cascade Two IC Modules Enable bit (32-bit operation) }\end{array}$
1 = ICx and ICy operate in cascade as a 32-bit module (this bit must be set in both modules)
$0=I C x$ functions independently as a 16 -bit module
bit $7 \quad$ ICTRIG: Input Capture $\times$ Sync/Trigger Select bit
1 = Triggers ICx from the source designated by the SYNCSELx bits
$0=$ Synchronizes ICx with the source designated by the SYNCSELx bits
bit 6 TRIGSTAT: Timer Trigger Status bit
1 = Timer source has been triggered and is running (set in hardware, can be set in software)
$0=$ Timer source has not been triggered and is being held clear
bit $5 \quad$ Unimplemented: Read as ' 0 '
Note 1: Use these inputs as trigger sources only and never as sync sources.
2: Never use an ICx module as its own trigger source by selecting this mode.

## REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2 (CONTINUED)

bit 4-0 SYNCSEL<4:0>: Synchronization/Trigger Source Selection bits

$$
\begin{aligned}
& 1111 x=\text { Reserved } \\
& 11101=\text { Reserved } \\
& 11100=\text { CTMU } \\
& 11011=\text { Ald }^{(1)} \\
& 11010=\text { Comparator } 3^{(1)} \\
& 11001=\text { Comparator } 2^{(1)} \\
& 11000=\text { Comparator } 1^{(1)} \\
& 10111=\text { Reserved } \\
& 10110=\text { Reserved } \\
& 10101=\text { Input Capture } 6^{(2)} \\
& 10100=\text { Input Capture } 5^{(2)} \\
& 10011=\text { Input Capture } 4^{(2)} \\
& 10010=\text { Input Capture } 3^{(2)} \\
& 10001=\text { Input Capture } 2^{(2)} \\
& 10000=\text { Input Capture } 1^{(2)} \\
& 01111=\text { Timer5 } \\
& 01110=\text { Timer4 } \\
& 01101=\text { Timer3 } \\
& 01100=\text { Timer2 } \\
& 01011=\text { Timer1 } \\
& 01010=\text { Reserved } \\
& 01001=\text { Reserved } \\
& 01000=\text { Reserved } \\
& 00111=\text { Reserved } \\
& 00110=\text { Output Compare } 6 \\
& 00101=\text { Output Compare } 5 \\
& 00100=\text { Output Compare } 4 \\
& 00011=\text { Output Compare } 3 \\
& 00010=\text { Output Compare } 2 \\
& 00001=\text { Output Compare } 1 \\
& 00000=\text { Not synchronized to any other module }
\end{aligned}
$$

Note 1: Use these inputs as trigger sources only and never as sync sources.
2: Never use an ICx module as its own trigger source by selecting this mode.

NOTES:

### 15.0 OUTPUT COMPARE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Output Compare with Dedicated Timer" (DS70005159). The information in this data sheet supersedes the information in the FRM.

Devices in the PIC24FJ128GA204 family all feature six independent output compare modules. Each of these modules offers a wide range of configuration and operating options for generating pulse trains on internal device events, and can produce Pulse-Width Modulated (PWM) waveforms for driving power applications.
Key features of the output compare module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 31 user-selectable trigger/sync sources available
- Two separate Period registers (a main register, OCxR, and a secondary register, OCxRS) for greater flexibility in generating pulses of varying widths
- Configurable for single pulse or continuous pulse generation on an output event, or continuous PWM waveform generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter


### 15.1 General Operating Modes

### 15.1.1 SYNCHRONOUS AND TRIGGER MODES

When the output compare module operates in a FreeRunning mode, the internal 16 -bit counter, OCxTMR, runs counts up continuously, wrapping around from 0xFFFF to $0 x 0000$ on each overflow. Its period is synchronized to the selected external clock source. Compare or PWM events are generated each time a match between the internal counter and one of the Period registers occurs.

In Synchronous mode, the module begins performing its compare or PWM operation as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the module's internal counter is reset. In Trigger mode, the module waits for a sync event from another internal module to occur before allowing the counter to run.
Free-Running mode is selected by default or any time that the SYNCSEL<4:0> bits (OCxCON2<4:0>) are set to ' 00000 '. Synchronous or Trigger modes are selected any time the SYNCSELx bits are set to any value except ' 00000 '. The OCTRIG bit (OCxCON2<7>) selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSELx bits determine the sync/trigger source.

### 15.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own set of 16 -bit Timer and Duty Cycle registers. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, Modules 1 and 2 are paired, as are Modules 3 and 4, and so on.) The odd numbered module, Output Compare $x$ (OCx), provides the Least Significant 16 bits of the 32-bit register pairs and the even numbered module, Output Compare y (OCy), provides the Most Significant 16 bits. Wrap arounds of the OCx registers cause an increment of their corresponding OCy registers.
Cascaded operation is configured in hardware by setting the OC32 bit (OCxCON2<8>) for both modules. For more information on cascading, refer to the "dsPIC33/PIC24 Family Reference Manual", "Output Compare with Dedicated Timer" (DS70005159).

## PIC24FJ128GA204 FAMILY

FIGURE 15-1: OUTPUT COMPARE x BLOCK DIAGRAM (16-BIT MODE)


Note 1: The OCx outputs must be assigned to an available RPn pin before use. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
2: The OCFA/OCFB Fault inputs must be assigned to an available RPn/RPIn pin before use. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

### 15.2 Compare Operations

In Compare mode (Figure 15-1), the output compare module can be configured for single-shot or continuous pulse generation. It can also repeatedly toggle an output pin on each timer event.
To set up the module for compare operations:

1. Configure the OCx output for one of the available Peripheral Pin Select pins.
2. Calculate the required values for the OCxR and (for Double Compare modes) OCxRS Duty Cycle registers:
a) Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
b) Calculate the time to the rising edge of the output pulse relative to the timer start value (0000h).
c) Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.
3. Write the rising edge value to OCxR and the falling edge value to OCxRS.
4. Set the Timer Period register, PRy, to a value equal to or greater than the value in OCxRS.
5. Set the $O C M<2: 0>$ bits for the appropriate compare operation ('0xx').
6. For Trigger mode operations, set OCTRIG to enable Trigger mode. Set or clear TRIGMODE to configure trigger operation and TRIGSTAT to select a hardware or software trigger. For Synchronous mode, clear OCTRIG.
7. Set the SYNCSEL<4:0> bits to configure the trigger or synchronization source. If free-running timer operation is required, set the SYNCSELX bits to '00000' (no sync/trigger source).
8. Select the time base source with the OCTSEL<2:0> bits. If necessary, set the TON bit for the selected timer, which enables the compare time base to count. Synchronous mode operation starts as soon as the time base is enabled; Trigger mode operation starts after a trigger source event occurs.

For 32-bit cascaded operation, these steps are also necessary:

1. Set the OC32 bits for both registers (OCyCON2<8>) and (OCxCON2<8>). Enable the even numbered module first to ensure the modules will start functioning in unison.
2. Clear the OCTRIG bit of the even module ( $\mathrm{OCyCON} 2<7>$ ), so the module will run in Synchronous mode.
3. Configure the desired output and Fault settings for OCy.
4. Force the output pin for OCx to the output state by clearing the OCTRIS bit.
5. If Trigger mode operation is required, configure the trigger options in OCx by using the OCTRIG (OCxCON2<7>), TRIGMODE (OCxCON1<3>) and SYNCSELx ( $\mathrm{OCxCON} 2<4: 0>$ ) bits.
6. Configure the desired Compare or PWM mode of operation (OCM<2:0>) for OCy first, then for OCx.
Depending on the output mode selected, the module holds the OCx pin in its default state and forces a transition to the opposite state when OCxR matches the timer. In Double Compare modes, OCx is forced back to its default state when a match with OCxRS occurs. The OCxIF interrupt flag is set after an OCxR match in Single Compare modes and after each OCxRS match in Double Compare modes.
Single-shot pulse events only occur once, but may be repeated by simply rewriting the value of the OCxCON1 register. Continuous pulse events continue indefinitely until terminated.

### 15.3 Pulse-Width Modulation (PWM) Mode

In PWM mode, the output compare module can be configured for edge-aligned or center-aligned pulse waveform generation. All PWM operations are doublebuffered (buffer registers are internal to the module and are not mapped into SFR space).

To configure the output compare module for PWM operation:

1. Configure the OCx output for one of the available Peripheral Pin Select pins.
2. Calculate the desired duty cycles and load them into the OCxR register.
3. Calculate the desired period and load it into the OCxRS register.
4. Select the current $O C x$ as the synchronization source by writing ' $0 \times 1 \mathrm{~F}$ ' to the SYNCSEL<4:0> bits (OCxCON2<4:0>) and ' 0 ' to the OCTRIG bit (OCxCON2<7>).
5. Select a clock source by writing to the OCTSEL<2:0> bits (OCxCON1<12:10>).
6. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
7. Select the desired PWM mode in the $\mathrm{OCM}<2: 0>$ bits (OCxCON1<2:0>).
8. Appropriate Fault inputs may be enabled by using the ENFLT<2:0> bits as described in Register 15-1.
9. If a timer is selected as a clock source, set the selected timer prescale value. The selected timer's prescaler output is used as the clock input for the OCx timer and not the selected timer output.

## Note: This peripheral contains input and output

 functions that may need to be configured by the Peripheral Pin Select. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
## PIC24FJ128GA204 FAMILY

FIGURE 15-2: OUTPUT COMPARE x BLOCK DIAGRAM (DOUBLE-BUFFERED, 16-BIT PWM MODE)


Note 1: The OCx outputs must be assigned to an available RPn pin before use. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
2: The OCFA/OCFB Fault inputs must be assigned to an available RPn/RPIn pin before use. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

### 15.3.1 PWM PERIOD

The PWM period is specified by writing to PRy, the Timery Period register. The PWM period can be calculated using Equation 15-1.

EQUATION 15-1: CALCULATING THE PWM PERIOD ${ }^{(1)}$

$$
P W M \text { Period }=[(P R y)+1] \cdot T C Y \bullet(\text { Timer Prescale Value })
$$

where:
PWM Frequency $=1 /[P W M$ Period $]$

Note 1: Based on Tcy = Tosc * 2; Doze mode and PLL are disabled.

Note: A PRy value of $N$ will produce a PWM period of $N+1$ time base count cycles. For example, a value of 7 , written into the PRy register, will yield a period consisting of 8 time base cycles.

### 15.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the OCxRS and OCxR registers. The OCxRS and OCxR registers can be written to at any time, but the duty cycle value is not latched until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation.

Some important boundary parameters of the PWM duty cycle include:

- If OCxR, OCxRS and PRy are all loaded with 0000h, the OCx pin will remain low ( $0 \%$ duty cycle).
- If OCxRS is greater than PRy, the pin will remain high ( $100 \%$ duty cycle).
See Example 15-1 for PWM mode timing details. Table 15-1 and Table 15-2 show example PWM frequencies and resolutions for a device operating at 4 MIPS and 10 MIPS, respectively.


## EQUATION 15-2: CALCULATION FOR MAXIMUM PWM RESOLUTION ${ }^{(1)}$

$$
\text { Maximum PWM Resolution (bits) }=\frac{\log _{10}\left(\frac{F C Y}{F P W M \cdot(\text { Timer Prescale Value })}\right)}{\log _{10}} \text { bits }
$$

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

## EXAMPLE 15-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS ${ }^{(1)}$

1. Find the Timer Period register value for a desired PWM frequency of 52.08 kHz , where Fosc $=8 \mathrm{MHz}$ with PLL ( 32 MHz device clock rate) and a Timer2 prescaler setting of 1:1.

TCY $=2 *$ TOSC $=62.5 \mathrm{~ns}$
PWM Period $=1 / \mathrm{PWM}$ Frequency $=1 / 52.08 \mathrm{kHz}=19.2 \mathrm{~ms}$
PWM Period $=($ PR2 +1$) \cdot$ TCY • $($ Timer2 Prescale Value $)$
$19.2 \mu \mathrm{~s}=(\mathrm{PR} 2+1) \cdot 62.5 \mathrm{~ns} \cdot 1$
PR2 $=306$
2. Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate:

PWM Resolution $\left.=\log _{10}(\mathrm{FCY} / \mathrm{FPWM}) / \log _{10} 2\right)$ bits
$=\left(\log _{10}(16 \mathrm{MHz} / 52.08 \mathrm{kHz}) / \log _{10} 2\right)$ bits
$=8.3$ bits
Note 1: Based on TcY = 2 * Tosc; Doze mode and PLL are disabled.

TABLE 15-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (FCY = 4 MHz$)^{(1)}$

| PWM Frequency | $\mathbf{7 . 6} \mathbf{~ H z}$ | $\mathbf{6 1 ~ H z}$ | $\mathbf{1 2 2} \mathbf{~ H z}$ | $\mathbf{9 7 7} \mathbf{~ H z}$ | $\mathbf{3 . 9} \mathbf{~ k H z}$ | $\mathbf{3 1 . 3} \mathbf{~ k H z}$ | $\mathbf{1 2 5} \mathbf{~ k H z}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Timer Prescaler Ratio | 8 | 1 | 1 | 1 | 1 | 1 | 1 |
| Period Register Value | FFFFh | FFFFh | $7 F F F h$ | $0 F F F h$ | $03 F F h$ | $007 F h$ | 001 Fh |
| Resolution (bits) | 16 | 16 | 15 | 12 | 10 | 7 | 5 |

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.
TABLE 15-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (FCY = 16 MHz$)^{(1)}$

| PWM Frequency | $\mathbf{3 0 . 5} \mathbf{~ H z}$ | $\mathbf{2 4 4} \mathbf{~ H z}$ | $\mathbf{4 8 8} \mathbf{~ H z}$ | $\mathbf{3 . 9} \mathbf{~ k H z}$ | $\mathbf{1 5 . 6} \mathbf{~ k H z}$ | $\mathbf{1 2 5} \mathbf{~ k H z}$ | $\mathbf{5 0 0} \mathbf{~ k H z}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Timer Prescaler Ratio | 8 | 1 | 1 | 1 | 1 | 1 | 1 |
| Period Register Value | FFFFh | FFFFh | $7 F F F h$ | $0 F F F h$ | $03 F F h$ | $007 F h$ | 001 Fh |
| Resolution (bits) | 16 | 16 | 15 | 12 | 10 | 7 | 5 |

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

## PIC24FJ128GA204 FAMILY

## REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSEL0 | ENFLT2 ${ }^{(2)}$ | ENFLT1 ${ }^{(2)}$ |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/W-0 | R/W-0, HSC | R/W-0, HSC | R/W-0, HSC | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENFLT0 $^{(\mathbf{2})}$ | OCFLT2 $^{(2,3)}$ | OCFLT1 $^{(2,4)}$ | OCFLT0 $^{(2,4)}$ | TRIGMODE $^{(1)}$ | OCM2 $^{(1)}$ | OCM1 $^{(1)}$ | OCM0 $^{(1)}$ |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | HSC = Hardware Settable/Clearable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown

bit 15-14 Unimplemented: Read as ' 0 '
bit 13 OCSIDL: Output Compare $x$ Stop in Idle Mode Control bit
1 = Output Compare $x$ halts in CPU Idle mode
$0=$ Output Compare $x$ continues to operate in CPU Idle mode
bit 12-10 OCTSEL<2:0>: Output Compare $x$ Timer Select bits
111 = Peripheral clock (Fcy)
$110=$ Reserved
101 = Reserved
$100=$ Timer 1 clock (only synchronous clock is supported)
011 = Timer5 clock
010 = Timer4 clock
001 = Timer3 clock
$000=$ Timer2 clock
bit $9 \quad$ ENFLT2: Fault Input 2 Enable bit ${ }^{(2)}$
1 = Fault 2 (Comparator $1 / 2 / 3$ out) is enabled ${ }^{(3)}$
$0=$ Fault 2 is disabled
bit $8 \quad$ ENFLT1: Fault Input 1 Enable bit ${ }^{(2)}$
$1=$ Fault 1 (OCFB pin) is enabled ${ }^{(4)}$
$0=$ Fault 1 is disabled
bit $7 \quad$ ENFLTO: Fault Input 0 Enable bit ${ }^{(2)}$
$1=$ Fault 0 (OCFA pin) is enabled ${ }^{(4)}$
$0=$ Fault 0 is disabled
bit 6 OCFLT2: Output Compare $\times$ PWM Fault 2 (Comparator $1 / 2 / 3$ ) Condition Status bit ${ }^{(2,3)}$
1 = PWM Fault 2 has occurred
$0=$ No PWM Fault 2 has occurred
bit 5 OCFLT1: Output Compare x PWM Fault 1 (OCFB pin) Condition Status bit ${ }^{(2,4)}$
1 = PWM Fault 1 has occurred
$0=$ No PWM Fault 1 has occurred
Note 1: The OCx output must also be configured to an available RPn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
2: The Fault input enable and Fault status bits are valid when $\mathrm{OCM}<2: 0>=111$ or 110 .
3: The Comparator 1 output controls the OC1-OC2 channels; Comparator 2 output controls the OC3-OC4 channels; Comparator 3 output controls the OC5-OC6 channels.
4: The OCFA/OCFB Fault input must also be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

## REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1 (CONTINUED)

OCFLTO: Output Compare x PWM Fault 0 (OCFA pin) Condition Status bit ${ }^{(2,4)}$
1 = PWM Fault 0 has occurred
$0=$ No PWM Fault 0 has occurred
bit 3 TRIGMODE: Trigger Status Mode Select bit
1 = TRIGSTAT (OCxCON2<6>) is cleared when OCxRS = OCxTMR or in software
$0=$ TRIGSTAT is only cleared by software
bit 2-0 $\quad \mathbf{O C M}<\mathbf{2 : 0} \mathbf{>}$ : Output Compare $\times$ Mode Select bits ${ }^{(1)}$
$111=$ Center-Aligned PWM mode on OCx ${ }^{(2)}$
$110=$ Edge-Aligned PWM mode on OCx ${ }^{(2)}$
101 = Double Compare Continuous Pulse mode: Initializes the OCx pin low; toggles the OCx state continuously on alternate matches of OCxR and OCxRS
$100=$ Double Compare Single-Shot mode: Initializes the OCx pin low; toggles the OCx state on matches of OCxR and OCxRS for one cycle
011 = Single Compare Continuous Pulse mode: Compare events continuously toggle the OCx pin
010 = Single Compare Single-Shot mode: Initializes OCx pin high; compare event forces the OCx pin low
001 = Single Compare Single-Shot mode: Initializes OCx pin low; compare event forces the OCx pin high
$000=$ Output compare channel is disabled
Note 1: The OCx output must also be configured to an available RPn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
2: The Fault input enable and Fault status bits are valid when $\mathrm{OCM}<2: 0>=111$ or 110 .
3: The Comparator 1 output controls the OC1-OC2 channels; Comparator 2 output controls the OC3-OC4 channels; Comparator 3 output controls the OC5-OC6 channels.
4: The OCFA/OCFB Fault input must also be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

## PIC24FJ128GA204 FAMILY

## REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FLTMD | FLTOUT | FLTTRIEN | OCINV | - | DCB1 $^{(3)}$ | DCB0 $^{(3)}$ | OC32 |
| bit 15 |  |  | bit 8 |  |  |  |  |


| R/W-0 | R/W-0, HS | R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSEL0 |
| bit 7 |  |  |  |  | bit 0 |  |  |


| Legend: | HS = Hardware Settable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |


| bit 15 | FLTMD: Fault Mode Select bit |
| :---: | :---: |
|  | $\begin{aligned} & 1=\text { Fault mode is maintained until the Fault source is removed and the corresponding OCFLTO bit is } \\ & \text { cleared in software } \\ & 0=\text { Fault mode is maintained until the Fault source is removed and a new PWM period starts } \end{aligned}$ |
| bit 14 | FLTOUT: Fault Out bit |
|  | 1 = PWM output is driven high on a Fault <br> $0=$ PWM output is driven low on a Fault |
| bit 13 | FLTTRIEN: Fault Output State Select bit |
|  | $1=$ Pin is forced to an output on a Fault condition $0=$ Pin I/O condition is unaffected by a Fault |
| bit 12 | OCINV: Output Compare x Invert bit |
|  | $\begin{aligned} & 1=O C x \text { output is inverted } \\ & 0=O C x \text { output is not inverted } \end{aligned}$ |
| bit 11 | Unimplemented: Read as '0' |
| bit 10-9 | DCB<1:0>: PWM Duty Cycle Least Significant bits ${ }^{(3)}$ |
|  | 11 = Delays OCx falling edge by $3 / 4$ of the instruction cycle |
|  | $10=$ Delays OCx falling edge by $1 / 2$ of the instruction cycle |
|  | 01 = Delays OCx falling edge by $1 / 4$ of the instruction cycle |
|  | $00=$ OCx falling edge occurs at the start of the instruction cycle |
| bit 8 | OC32: Cascade Two Output Compare Modules Enable bit (32-bit operation) |
|  | 1 = Cascade module operation is enabled <br> $0=$ Cascade module operation is disabled |
| bit 7 | OCTRIG: Output Compare $\times$ Trigger/Sync Select bit |
|  | 1 = Triggers OCx from the source designated by the SYNCSELx bits |
|  | $0=$ Synchronizes OCx with the source designated by the SYNCSELx bits |
| bit 6 | TRIGSTAT: Timer Trigger Status bit |
|  | 1 = Timer source has been triggered and is running |
|  | $0=$ Timer source has not been triggered and is being held clear |
| bit 5 | OCTRIS: Output Compare x Output Pin Direction Select bit |
|  | 1 = OCx pin is tri-stated |
|  | $0=$ Output Compare Peripheral $x$ is connected to an OCx pin |

Note 1: Never use an OCx module as its own trigger source, either by selecting this mode or another equivalent SYNCSELx setting.
2: Use these inputs as trigger sources only and never as sync sources.
3: The $\mathrm{DCB}<1: 0>$ bits are double-buffered in PWM modes only ( $O C M<2: 0>(O C x C O N 1<2: 0>)=111,110)$.

## REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)

bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits

$$
\begin{aligned}
& 11111=\text { This OC module }{ }^{(1)} \\
& 11110=\text { OCTRIG1 external input } \\
& 11101=\text { OCTRIG2 external input } \\
& 11100=\text { CTMU }^{(2)} \\
& 11011=\text { A/D }^{(2)} \\
& 11010=\text { Comparator }^{(2)} \\
& 11001=\text { Comparator 2(2) } \\
& 11000=\text { Comparator } 1^{(2)} \\
& 10111=\text { Reserved } \\
& 10110=\text { Reserved } \\
& 10101=\text { Input Capture } 6^{(2)} \\
& 10100=\text { Input Capture } 5^{(2)} \\
& 10011=\text { Input Capture } 4^{(2)} \\
& 10010=\text { Input Capture } 3^{(2)} \\
& 10001=\text { Input Capture } 2^{(2)} \\
& 10000=\text { Input Capture } 1^{(2)} \\
& 01111=\text { Timer5 } \\
& 01110=\text { Timer4 } \\
& 01101=\text { Timer3 } \\
& 01100=\text { Timer2 } \\
& 01011=\text { Timer1 } \\
& 01010=\text { Reserved } \\
& 01001=\text { Reserved } \\
& 01000=\text { Reserved } \\
& 00111=\text { Reserved } \\
& 00110=\text { Output Compare } 6^{(1)} \\
& 00101=\text { Output Compare } 5^{(1)} \\
& 00100=\text { Output Compare } 4^{(1)} \\
& 00011=\text { Output Compare } 3^{(1)} \\
& 00010=\text { Output Compare } 2^{(1)} \\
& 00001=\text { Output Compare } 1^{(1)} \\
& 00000=\text { Not synchronized to any other module }
\end{aligned}
$$

Note 1: Never use an OCx module as its own trigger source, either by selecting this mode or another equivalent SYNCSELx setting.
2: Use these inputs as trigger sources only and never as sync sources.
3: The $\mathrm{DCB}<1: 0>$ bits are double-buffered in PWM modes only $(\mathrm{OCM}<2: 0>(\mathrm{OCxCON} 1<2: 0>)=111,110)$.

NOTES:

### 16.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of the PIC24FJ128GA204 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Serial Peripheral Interface (SPI) with Audio Codec Support" (DS70005136) which is available from the Microchip web site (www.microchip.com).

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The SPI module is compatible with the Motorola ${ }^{\circledR}$ SPI and SIOP interfaces. All devices in the PIC24FJ128GA204 family include three SPI modules.

The module supports operation in two buffer modes. In Standard Buffer mode, data is shifted through a single serial buffer. In Enhanced Buffer mode, data is shifted through a FIFO buffer. The FIFO level depends on the configured mode.
Variable length data can be transmitted and received, from 2 to 32-bits.

Note: Do not perform Read-Modify-Write operations (such as bit-oriented instructions) on the SPIxBUF register in either Standard or Enhanced Buffer mode.

The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported.
The module also supports Audio modes. Four different Audio modes are available.

- $I^{2} S$ mode
- Left Justified
- Right Justified
- PCM/DSP

In each of these modes, the serial clock is free-running and audio data is always transferred.
If an audio protocol data transfer takes place between two devices, then usually one device is the master and the other is the slave. However, audio data can be transferred between two slaves. Because the audio protocols require free-running clocks, the master can be a third party controller. In either case, the master generates two free-running clocks: SCKx and LRC (Left, Right Channel Clock/SSx/FSYNC).

The SPI serial interface consists of four pins:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- $\overline{\text { SSx: Active-Low Slave Select or Frame }}$ Synchronization I/O Pulse
The SPI module can be configured to operate using 2 , 3 or 4 pins. In the 3-pin mode, $\overline{S S x}$ is not used. In the 2-pin mode, both SDOx and $\overline{S S x}$ are not used.

The SPI module has the ability to generate three interrupts, reflecting the events that occur during the data communication. The following types of interrupts can be generated:

1. Receive interrupts are signalled by SPIxRXIF. This event occurs when:

- RX watermark interrupt
- SPIROV = 1
- SPIRBF = 1
- SPIRBE = 1
provided the respective mask bits are enabled in SPIxIMSKL/H.

2. Transmit interrupts are signalled by SPIxTXIF. This event occurs when:

- TX watermark interrupt
- SPITUR = 1
- SPITBF = 1
- SPITBE = 1
provided the respective mask bits are enabled in SPIxIMSKL/H.

3. General interrupts are signalled by SPIxIF. This event occurs when

- FRMERR = 1
- SPIBUSY = 1
- SRMT = 1
provided the respective mask bits are enabled in SPIxIMSKL/H.
Block diagrams of the module in Standard and Enhanced modes are shown in Figure 16-1 and Figure 16-2.

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1, SPI2 or SPI3. Special Function Registers will follow a similar notation. For example, SPIxCON1L and SPIxCON1H refer to the control registers for any of the three SPI modules.

## PIC24FJ128GA204 FAMILY

### 16.1 Standard Master Mode

To set up the SPIx module for the Standard Master mode of operation:

1. If using interrupts:
a) Clear the interrupt flag bits in the respective IFSx register.
b) Set the interrupt enable bits in the respective IECx register.
c) Write the SPIxIP<2:0> bits in the respective IPCx register to set the interrupt priority.
2. Write the desired settings to the SPIxCON1L and SPIxCON1H registers with the MSTEN bit (SPIxCON1L<5>) $=1$.
3. Clear the SPIROV bit (SPIxSTATL<6>).
4. Enable SPIx operation by setting the SPIEN bit (SPIxCON1L<15>).
5. Write the data to be transmitted to the SPIxBUFL and SPIxBUFH registers. Transmission (and reception) will start as soon as data is written to the SPIxBUFL and SPIxBUFH registers.

### 16.2 Standard Slave Mode

To set up the SPIx module for the Standard Slave mode of operation:

1. Clear the SPIxBUF registers.
2. If using interrupts:
a) Clear the SPIxBUFL and SPIxBUFH registers.
b) Set the interrupt enable bits in the respective IECx register.
c) Write the SPIxIP<2:0> bits in the respective IPCx register to set the interrupt priority.
3. Write the desired settings to the SPIxCON1L, SPIxCON1H and SPIxCON2L registers with the MSTEN bit (SPIxCON1L<5>) $=0$.
4. Clear the SMP bit.
5. If the CKE bit (SPIxCON1L<8>) is set, then the SSEN bit (SPIxCON1L<7>) must be set to enable the $\overline{S S x}$ pin.
6. Clear the SPIROV bit (SPIxSTATL<6>).
7. Enable SPIx operation by setting the SPIEN bit (SPIxCON1L<15>).

FIGURE 16-1: SPIx MODULE BLOCK DIAGRAM (STANDARD MODE)


### 16.3 Enhanced Master Mode

To set up the SPIx module for the Enhanced Buffer Master mode of operation:

1. If using interrupts:
a) Clear the interrupt flag bits in the respective IFSx register.
b) Set the interrupt enable bits in the respective IECx register.
c) Write the SPIxIP<2:0> bits in the respective IPCx register.
2. Write the desired settings to the SPIxCON1L, SPIxCON1H and SPIxCON2L registers with MSTEN (SPIxCON1L<5>) $=1$.
3. Clear the SPIROV bit (SPIxSTATL<6>).
4. Select Enhanced Buffer mode by setting the ENHBUF bit (SPIxCON1L<0>).
5. Enable SPIx operation by setting the SPIEN bit (SPIxCON1L<15>).
6. Write the data to be transmitted to the SPIxBUFL and SPIxBUFH registers. Transmission (and reception) will start as soon as data is written to the SPIxBUFL and SPIxBUFH registers.

### 16.4 Enhanced Slave Mode

To set up the SPIx module for the Enhanced Buffer Slave mode of operation:

1. Clear the SPIxBUFL and SPIxBUFH registers.
2. If using interrupts:
a) Clear the interrupt flag bits in the respective IFSx register.
b) Set the interrupt enable bits in the respective IECx register.
c) Write the SPIxIP<2:0> bits in the respective IPCx register to set the interrupt priority.
3. Write the desired settings to the SPIxCON1L, SPIxCON1H and SPIxCON2L registers with the MSTEN bit $($ SPIxCON1L<5>) $=0$.
4. Clear the SMP bit.
5. If the CKE bit is set, then the SSEN bit must be set, thus enabling the $\overline{S S x}$ pin.
6. Clear the SPIROV bit (SPIxSTATL<6>).
7. Select Enhanced Buffer mode by setting the ENHBUF bit (SPIxCON1L<0>).
8. Enable SPIx operation by setting the SPIEN bit (SPIxCON1L<15>).

FIGURE 16-2: SPIx MODULE BLOCK DIAGRAM (ENHANCED MODE)


## PIC24FJ128GA204 FAMILY

### 16.5 Audio Mode

To set up the SPIx module for Audio mode:

1. Clear the SPIxBUFL and SPIxBUFH registers.
2. If using interrupts:
a) Clear the interrupt flag bits in the respective IFSx register.
b) Set the interrupt enable bits in the respective IECx register.
a) Write the SPIxIP<2:0> bits in the respective IPCx register to set the interrupt priority.
3. Write the desired settings to the SPIxCON1L, SPIxCON1H and SPIxCON2L registers with AUDEN (SPIxCON1H<15>) $=1$.
4. Clear the SPIROV bit (SPIxSTATL<6>).
5. Enable SPIx operation by setting the SPIEN bit (SPIxCON1L<15>).
6. Write the data to be transmitted to the SPIxBUFL and SPIxBUFH registers. Transmission (and reception) will start as soon as data is written to the SPIxBUFL and SPIxBUFH registers.

### 16.6 Registers

The SPI module consists of the following Special Function Registers (SFRs):

- SPIxCON1L, SPIxCON1H and SPIxCON2L: SPIx Control Registers (Register 16-1, Register 16-2 and Register 16-3)
- SPIxSTATL and SPIxSTATH: SPIx Status Registers (Register 16-4 and Register 16-5)
- SPIxBUFL and SPIxBUFH: SPIx Buffer Registers
- SPIxBRGL and SPIxBRGH: SPIx Baud Rate Registers
- SPIxIMSKL and SPIxIMSKH: SPIx Interrupt Mask Registers (Register 16-6 and Register 16-7)
- SPIxURDTL and SPIxURDTH: SPIx Underrun Data Registers


## REGISTER 16-1: SPIxCON1L: SPIx CONTROL REGISTER 1 LOW

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPIEN | - | SPISIDL | DISSDO | MODE32 ${ }^{(1,4)}$ | MODE16 ${ }^{(1,4)}$ | SMP | CKE ${ }^{(1)}$ |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SSEN ${ }^{(2)}$ | CKP | MSTEN | DISSDI | DISSCK | MCLKEN $^{(3)}$ | SPIFE | ENHBUF |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

bit 15 SPIEN: SPIx On bit
1 = Enables module
$0=$ Turns off and resets module, disables clocks, disables interrupt event generation, allows SFR modifications
bit 14 Unimplemented: Read as ' 0 '
bit 13 SPISIDL: SPIx Stop in Idle Mode bit
1 = Halts in CPU Idle mode
$0=$ Continues to operate in CPU Idle mode
bit 12 DISSDO: Disable SDOx Output Port bit
1 = SDOx pin is not used by the module; pin is controlled by the port function
$0=$ SDOx pin is controlled by the module
Note 1: When $\operatorname{AUDEN}=1$, this module functions as if $\mathrm{CKE}=0$, regardless of its actual value.
2: When FRMEN = 1, SSEN is not used.
3: MCLKEN can only be written when the SPIEN bit $=0$.
4: This channel is not meaningful for DSP/PCM mode as LRC follows FRMSYPW.

## REGISTER 16-1: SPIxCON1L: SPIx CONTROL REGISTER 1 LOW (CONTINUED)

MODE<32,16>: Serial Word Length bits ${ }^{(1,4)}$

## AUDEN $=0$ :

| MODE32 | MODE16 | COMMUNICATION |
| :---: | :---: | :---: |
| 1 | x | $32-\mathrm{Bit}$ |
| 0 | 1 | $16-\mathrm{Bit}$ |
| 0 | 0 | $8-\mathrm{Bit}$ |

AUDEN = 1: MODE32

1
1
0 -
$0 \quad 0$

COMMUNICATION
24-Bit Data, 32-Bit FIFO, 32-Bit Channel/64-Bit Frame
32-Bit Data, 32-Bit FIFO, 32-Bit Channel/64-Bit Frame
16-Bit Data, 16-Bit FIFO, 32-Bit Channel/64-Bit Frame
16-Bit Data, 16 -Bit FIFO, 16-Bit Channel/32-Bit Frame
bit 9 SMP: SPIx Data Input Sample Phase bit
Master Mode:
1 = Input data is sampled at the end of data output time
$0=$ Input data is sampled at the middle of data output time

## Slave Mode:

Input data is always sampled at the middle of data output time, regardless of the SMP bit setting.
bit $8 \quad$ CKE: SPIx Clock Edge Select bit ${ }^{(1)}$
$1=$ Transmit happens on transition from active clock state to Idle clock state
$0=$ Transmit happens on transition from Idle clock state to active clock state
bit $7 \quad$ SSEN: Slave Select Enable bit (Slave mode) ${ }^{(\mathbf{2 )}}$
$1=\overline{S S x}$ pin is used by the macro in Slave mode; $\overline{S S x}$ pin is used as the slave select input
$0=\overline{\mathrm{SSx}}$ pin is not used by the macro ( $\overline{\mathrm{SSx}}$ pin will be controlled by the port I/O)
bit 6 CKP: Clock Polarity Select bit
1 = Idle state for clock is a high level; active state is a low level
$0=$ Idle state for clock is a low level; active state is a high level
bit 5 MSTEN: Master Mode Enable bit
1 = Master mode
0 = Slave mode
bit 4 DISSDI: Disable SDIx Input Port bit
1 = SDIx pin is not used by the module; pin is controlled by the port function
$0=$ SDIx pin is controlled by the module
bit 3 DISSCK: Disable SCKx Output Port bit
$1=$ SCKx pin is not used by the module; pin is controlled by the port function
$0=$ SCKx pin is controlled by the module
bit 2 MCLKEN: Master Clock Enable bit ${ }^{(3)}$
1 = MCLK is used by the BRG
$0=$ PBCLK is used by the BRG
bit 1 SPIFE: Frame Sync Pulse Edge Select bit
1 = Frame Sync pulse (Idle-to-active edge) coincides with the first bit clock
$0=$ Frame Sync pulse (Idle-to-active edge) precedes the first bit clock
bit 0 ENHBUF: Enhanced Buffer Mode Enable bit
1 = Enhanced Buffer Mode is enabled
0 = Enhanced Buffer Mode is disabled
Note 1: When AUDEN $=1$, this module functions as if $C K E=0$, regardless of its actual value.
2: When FRMEN = 1 , SSEN is not used.
3: MCLKEN can only be written when the SPIEN bit $=0$.
4: This channel is not meaningful for DSP/PCM mode as LRC follows FRMSYPW.

## PIC24FJ128GA204 FAMILY

## REGISTER 16-2: SPIxCON1H: SPIx CONTROL REGISTER 1 HIGH

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AUDEN ${ }^{(1)}$ | SPISGNEXT | IGNROV | IGNTUR | AUDMONO ${ }^{(2)}$ | URDTEN ${ }^{(3)}$ | AUDMOD1 ${ }^{(4)}$ | AUDMOD0 ${ }^{(4)}$ |
| bit 15 bit 8 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FRMEN | FRMSYNC | FRMPOL | MSSEN | FRMSYPW | FRMCNT2 | FRMCNT1 | FRMCNT0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared |$\quad x=$ Bit is unknown

bit 15 AUDEN: Audio Codec Support Enable bit ${ }^{(1)}$
1 = Audio protocol is enabled; MSTEN controls the direction of both SCKx and Frame (a.k.a. LRC), and this module functions as if $\operatorname{FRMEN}=1$, FRMSYNC $=$ MSTEN, $F R M C N T<2: 0>=001$ and SMP $=0$, regardless of their actual values
$0=$ Audio protocol is disabled
bit 14 SPISGNEXT: SPIx Sign-Extend RX FIFO Read Data Enable bit
1 = Data from RX FIFO is sign-extended
$0=$ Data from RX FIFO is not sign-extended
bit 13 IGNROV: Ignore Receive Overflow bit
1 = A Receive Overflow (ROV) is NOT a critical error; during ROV, data in the FIFO is not overwritten by the receive data
$0=$ A ROV is a critical error that stops SPI operation
bit 12
IGNTUR: Ignore Transmit Underrun bit
1 = A Transmit Underrun (TUR) is NOT a critical error and data indicated by URDTEN is transmitted until the SPIxTXB is not empty
$0=A$ TUR is a critical error that stops SPI operation
bit 11 AUDMONO: Audio Data Format Transmit bit ${ }^{(2)}$
1 = Audio data is mono (i.e., each data word is transmitted on both left and right channels)
$0=$ Audio data is stereo
bit 10 URDTEN: Transmit Underrun Data Enable bit ${ }^{(3)}$
1 = Transmits data out of SPIxURDT register during Transmit Underrun (TUR) conditions
$0=$ Transmits the last received data during Transmit Underrun conditions
bit 9-8 AUDMOD<1:0>: Audio Protocol Mode Selection bits ${ }^{(4)}$
11 = PCM/DSP mode
$10=$ Right Justified mode: This module functions as if SPIFE = 1, regardless of its actual value
$01=$ Left Justified Mode: This module functions as if SPIFE $=1$, regardless of its actual value
$00=I^{2}$ S mode: This module functions as if SPIFE $=0$, regardless of its actual value
bit 7
FRMEN: Framed SPIx Support bit
1 = Framed SPIx support is enabled ( $\overline{\text { SSx }}$ pin is used as the FSYNC input/output)
0 = Framed SPIx support is disabled
Note 1: AUDEN can only be written when the SPIEN bit $=0$.
2: AUDMONO can only be written when the SPIEN bit = 0 and is only valid for AUDEN $=1$.
3: URDTEN is only valid when IGNTUR $=1$.
4: AUDMOD<1:0> bits can only be written when the SPIEN bit $=0$ and are only valid when AUDEN $=1$. When NOT in PCM/DSP mode, this module functions as if $F R M S Y P W=1$, regardless of its actual value.

## REGISTER 16-2: SPIxCON1H: SPIx CONTROL REGISTER 1 HIGH (CONTINUED)

bit $6 \quad$ FRMSYNC: Frame Sync Pulse Direction Control bit
1 = Frame Sync pulse input (slave)
0 = Frame Sync pulse output (master)
bit 5 FRMPOL: Frame Sync/Slave Select Polarity bit
1 = Frame Sync pulse/slave select is active-high
$0=$ Frame Sync pulse/slave select is active-low
bit 4 MSSEN: Master Mode Slave Select Enable bit
1 = SPIx slave select support is enabled with polarity determined by FRMPOL ( $\overline{\mathrm{SSx}}$ pin is automatically driven during transmission in Master mode)
$0=$ Slave select SPIx support is disabled ( $\overline{\mathrm{SSx}}$ pin will be controlled by port I/O)
bit 3 FRMSYPW: Frame Sync Pulse-Width bit
1 = Frame Sync pulse is one serial word length wide (as defined by MODE<32,16>/WLENGTH<4:0>)
$0=$ Frame Sync pulse is one clock (SCK) wide
bit 2-0 FRMCNT<2:0>: Frame Sync Pulse Counter bits
Controls the number of serial words transmitted per Sync pulse.
111 = Reserved
$110=$ Reserved
101 = Generates a Frame Sync pulse on every 32 serial words
$100=$ Generates a Frame Sync pulse on every 16 serial words
$011=$ Generates a Frame Sync pulse on every 8 serial words
$010=$ Generates a Frame Sync pulse on every 4 serial words
001 = Generates a Frame Sync pulse on every 2 serial words (value used by audio protocols)
$000=$ Generates a Frame Sync pulse on each serial word
Note 1: AUDEN can only be written when the SPIEN bit $=0$.
2: AUDMONO can only be written when the SPIEN bit = 0 and is only valid for AUDEN $=1$.
3: URDTEN is only valid when IGNTUR $=1$.
4: AUDMOD<1:0> bits can only be written when the SPIEN bit $=0$ and are only valid when AUDEN $=1$. When NOT in PCM/DSP mode, this module functions as if FRMSYPW $=1$, regardless of its actual value.

## PIC24FJ128GA204 FAMILY

REGISTER 16-3: SPIxCON2L: SPIx CONTROL REGISTER 2 LOW

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | WLENGTH<4:0>(1,2) |  |  |  |  |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15-5 Unimplemented: Read as ' 0 '
bit 4-0 WLENGTH<4:0>: Variable Word Length bits ${ }^{(1,2)}$
11111 = 32-bit data
$11110=31$-bit data
$11101=30$-bit data
$11100=29$-bit data
$11011=28$-bit data
$11010=27$-bit data
$11001=26$-bit data
$11000=25$-bit data
$10111=24$-bit data
$10110=23$-bit data
$10101=22$-bit data
$10100=21$-bit data
$10011=20-$ bit data
$10010=19$-bit data
$10001=18$-bit data
$10000=17$-bit data
$01111=16$-bit data
$01110=15$-bit data
$01101=14$-bit data
$01100=13$-bit data
$01011=12$-bit data
$01010=11$-bit data
$01001=10-$ bit data
$01000=9$-bit data
$00111=8$-bit data
$00110=7$-bit data
$00101=6$-bit data
$00100=5$-bit data
00011 = 4-bit data
$00010=3$-bit data
00001 = 2-bit data
$00000=$ See the MODE<32,16> bits in SPIxCON1L<11:10>
Note 1: These bits are effective when AUDEN $=0$ only.
2: Varying the length by changing these bits does not affect the depth of the TX/RX FIFO.

## REGISTER 16-4: SPIxSTATL: SPIx STATUS REGISTER LOW

| U-0 | U-0 | U-0 | R/C-0, HS | R-0, HSC | U-0 | U-0 | R-0, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | FRMERR | SPIBUSY | - | - | SPITUR ${ }^{(1)}$ |
| bit 15 | bit 8 |  |  |  |  |  |  |


| R-0, HSC | R/C-0, HS | R-1, HSC | U-0 | R-1, HSC | U-0 | R-0, HSC | R-0, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SRMT | SPIROV | SPIRBE | - | SPITBE | - | SPITBF | SPIRBF |
| bit 7 |  |  | bit 0 |  |  |  |  |


| Legend: | $\mathrm{C}=$ Clearable bit | HSC = Hardware Settable/Clearable bit |
| :--- | :--- | :--- |
| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0 '=$ Bit is cleared $\quad \mathrm{HS}=$ Hardware Settable bit |


| bit 15-13 | Unimplemented: Read as '0' |
| :---: | :---: |
| bit 12 | FRMERR: SPIx Frame Error Status bit |
|  | 1 = Frame error is detected <br> $0=$ No frame error is detected |
| bit 11 | SPIBUSY: SPIx Activity Status bit |
|  | 1 = Module is currently busy with some transactions |
|  | $0=$ No ongoing transactions (at time of read) |
| bit 10-9 | Unimplemented: Read as ' 0 ' |
| bit 8 | SPITUR: SPIx Transmit Underrun Status bit ${ }^{(1)}$ |
|  | 1 = Transmit buffer has encountered a Transmit Underrun (TUR) condition <br> $0=$ Transmit buffer does not have a Transmit Underrun condition |
| bit 7 | SRMT: SPIx Shift Register Empty Status bit |
|  | $1=$ No current or pending transactions (i.e., neither SPIxTXB or SPIxTXSR contains data to transmit) <br> 0 = Current or pending transactions |
| bit 6 | SPIROV: SPIx Receive Overflow Status bit |
|  | 1 = A new byte/half-word/word has been completely received when the SPIxRXB was full $0=$ No overflow |
| bit 5 | SPIRBE: SPIx RX Buffer Empty Status bit |
|  | $1=R X$ buffer is empty <br> $0=R X$ buffer is not empty |
|  | Standard Buffer Mode: |
|  | Automatically set in hardware when SPIxBUF is read from, reading SPIxRXB. Automatically cleared in hardware when SPIx transfers data from SPIxRXSR to SPIxRXB. |
|  | Enhanced Buffer Mode: |
|  | Indicates RXELM<5:0> $=6^{\prime} \mathrm{b} 000000$. |
| bit 4 | Unimplemented: Read as '0' |
| bit 3 | SPITBE: SPIx Transmit Buffer Empty Status bit |
|  | $1=$ SPIxTXB is empty |
|  | $0=$ SPIxTXB is not empty |
|  | Standard Buffer Mode: |
|  | Automatically set in hardware when SPIx transfers data from SPIxTXB to SPIxTXSR. Automatically cleared in hardware when SPIxBUF is written, loading SPIxTXB. |
|  | Enhanced Buffer Mode: |
|  | Indicates TXELM<5:0> $=6^{\prime} \mathrm{b} 000000$. |

Note 1: SPITUR is cleared when SPIEN $=0$. When IGNTUR $=1$, SPITUR provides dynamic status of the Transmit Underrun condition, but does not stop RX/TX operation and does not need to be cleared by software.

## PIC24FJ128GA204 FAMILY

## REGISTER 16-4: SPIxSTATL: SPIx STATUS REGISTER LOW (CONTINUED)

| bit 2 | Unimplemented: Read as ' 0 ' |
| :---: | :---: |
| bit 1 | SPITBF: SPIx Transmit Buffer Full Status bit |
|  | 1 = SPIxTXB is full |
|  | $0=$ SPIxTXB not full |
|  | Standard Buffer Mode: |
|  | Automatically set in hardware when SPIxBUF is written, loading SPIxTXB. Automatically cleared in hardware when SPIx transfers data from SPIxTXB to SPIxTXSR. |
|  | Enhanced Buffer Mode: |
|  | Indicates TXELM<5:0> = 6'b111111. |
| bit 0 | SPIRBF: SPIx Receive Buffer Full Status bit |
|  | 1 = SPIxRXB is full |
|  | $0=$ SPIxRXB is not full |
|  | Standard Buffer Mode: |
|  | Automatically set in hardware when SPIx transfers data from SPIxRXSR to SPIxRXB. Automatically cleared in hardware when SPIxBUF is read from, reading SPIxRXB. |
|  | Enhanced Buffer Mode: |
|  | Indicates RXELM<5:0> = 6' b111111. |

Note 1: SPITUR is cleared when SPIEN $=0$. When IGNTUR $=1$, SPITUR provides dynamic status of the Transmit Underrun condition, but does not stop RX/TX operation and does not need to be cleared by software.

## REGISTER 16-5: SPIxSTATH: SPIx STATUS REGISTER HIGH

| U-0 | U-0 | R-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RXELM5 ${ }^{(3)}$ | RXELM4 ${ }^{(2)}$ | RXELM3 ${ }^{(1)}$ | RXELM2 | RXELM1 | RXELM0 |
| bit 15 |  |  |  |  | bit 8 |  |  |


| U-0 | U-0 | R-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | TXELM5 $^{(3)}$ | TXELM4 ${ }^{(2)}$ | TXELM3 $^{(1)}$ | TXELM2 | TXELM1 | TXELM0 |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | HSC = Hardware Settable/Clearable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RXELM<5:0>: Receive Buffer Element Count bits (valid in Enhanced Buffer mode) ${ }^{(1,2,3)}$
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 TXELM<5:0>: Transmit Buffer Element Count bits (valid in Enhanced Buffer mode) ${ }^{(1,2,3)}$
Note 1: RXELM3 and TXELM3 bits are only present when FIFODEPTH = 8 or higher.
2: RXELM4 and TXELM4 bits are only present when FIFODEPTH = 16 or higher.
3: RXELM5 and TXELM5 bits are only present when FIFODEPTH $=32$.

## PIC24FJ128GA204 FAMILY

## REGISTER 16-6: SPIxIMSKL: SPIx INTERRUPT MASK REGISTER LOW

| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | FRMERREN | BUSYEN | - | - | SPITUREN |
| bit 15 |  | bit 8 |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SRMTEN | SPIROVEN | SPIRBEN | - | SPITBEN | - | SPITBFEN | SPIRBFEN |
| bit 7 |  |  |  | bit 0 |  |  |  |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

bit 15-13 Unimplemented: Read as ' 0 '
bit 12 FRMERREN: Enable Interrupt Events via FRMERR bit
1 = Frame error generates an interrupt event
$0=$ Frame error does not generate an interrupt event
bit 11 BUSYEN: Enable Interrupt Events via SPIBUSY bit
1 = SPIBUSY generates an interrupt event
$0=$ SPIBUSY does not generate an interrupt event
bit 10-9 Unimplemented: Read as ' 0 '
bit 8 SPITUREN: Enable Interrupt Events via SPITUR bit
1 = Transmit Underrun (TUR) generates an interrupt event
$0=$ Transmit Underrun does not generate an interrupt event
bit $7 \quad$ SRMTEN: Enable Interrupt Events via SRMT bit
1 = Shift Register Empty (SRMT) generates an interrupt events
0 = Shift Register Empty does not generate an interrupt events
bit 6 SPIROVEN: Enable Interrupt Events via SPIROV bit 1 = SPIx Receive Overflow generates an interrupt event 0 = SPIx Receive Overflow does not generate an interrupt event
bit 5 SPIRBEN: Enable Interrupt Events via SPIRBE bit
1 = SPIx RX buffer empty generates an interrupt event
$0=$ SPIx RX buffer empty does not generate an interrupt event
bit $4 \quad$ Unimplemented: Read as ' 0 '
bit 3 SPITBEN: Enable Interrupt Events via SPITBE bit
1 = SPIx transmit buffer empty generates an interrupt event
$0=$ SPIx transmit buffer empty does not generate an interrupt event
bit 2 Unimplemented: Read as ' 0 '
bit 1 SPITBFEN: Enable Interrupt Events via SPITBF bit
1 = SPIx transmit buffer full generates an interrupt event
0 = SPIx transmit buffer full does not generate an interrupt event
bit $0 \quad$ SPIRBFEN: Enable Interrupt Events via SPIRBF bit
1 = SPIx receive buffer full generates an interrupt event
$0=$ SPIx receive buffer full does not generate an interrupt event

## REGISTER 16-7: SPIxIMSKH: SPIx INTERRUPT MASK REGISTER HIGH

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RXWIEN | - | RXMSK5 ${ }^{(1)}$ | RXMSK4 ${ }^{(1,4)}$ | RXMSK3 ${ }^{(1,3)}$ | RXMSK2 ${ }^{(1,2)}$ | RXMSK1 ${ }^{(1)}$ | RXMSK0 ${ }^{(1)}$ |
| bit 15 bit 8 |  |  |  |  |  |  |  |


| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TXWIEN | - | TXMSK5 $^{(1)}$ | TXMSK4 ${ }^{(1,4)}$ | TXMSK3 $^{(1,3)}$ | TXMSK2 $^{(1,2)}$ | TXMSK1 $1^{(1)}$ | TXMSKO |
| bit 7 |  |  |  |  | bit 0 |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |

bit 15 RXWIEN: Receive Watermark Interrupt Enable bit
1 = Triggers receive buffer element watermark interrupt when RXMSK<5:0> $\leq$ RXELM<5:0>
0 = Disables receive buffer element watermark interrupt
bit $14 \quad$ Unimplemented: Read as ' 0 '
bit 13-8 RXMSK<5:0>: RX Buffer Mask bits ${ }^{(1,2,3,4)}$
RX mask bits; used in conjunction with the RXWIEN bit.
bit 7 TXWIEN: Transmit Watermark Interrupt Enable bit
1 = Triggers transmit buffer element watermark interrupt when TXMSK<5:0> = TXELM<5:0>
$0=$ Disables transmit buffer element watermark interrupt
bit $6 \quad$ Unimplemented: Read as ' 0 '
bit 5-0 TXMSK<5:0>: TX Buffer Mask bits ${ }^{(1,2,3,4)}$
TX mask bits; used in conjunction with the TXWIEN bit.
Note 1: Mask values higher than FIFODEPTH are not valid. The module will not trigger a match for any value in this case.
2: RXMSK2 and TXMSK2 bits are only present when FIFODEPTH $=8$ or higher.
3: RXMSK3 and TXMSK3 bits are only present when FIFODEPTH = 16 or higher.
4: RXMSK4 and TXMSK4 bits are only present when FIFODEPTH $=32$.

## PIC24FJ128GA204 FAMILY

FIGURE 16-3: SPIx MASTER/SLAVE CONNECTION (STANDARD MODE)


Note 1: Using the $\overline{S S x}$ pin in Slave mode of operation is optional.
2: User must write transmit data to read the received data from SPIxBUF. The SPIxTXB and SPIxRXB registers are memory-mapped to SPIxBUF.

FIGURE 16-4: SPIx MASTER/SLAVE CONNECTION (ENHANCED BUFFER MODES)


Note 1: Using the $\overline{S S x}$ pin in Slave mode of operation is optional.
2: User must write transmit data to read the received data from SPIxBUF. The SPIxTXB and SPIxRXB registers are memory-mapped to SPIxBUF.

FIGURE 16-5: SPIx MASTER, FRAME MASTER CONNECTION DIAGRAM


## PIC24FJ128GA204 FAMILY

FIGURE 16-6: SPIx MASTER, FRAME SLAVE CONNECTION DIAGRAM


FIGURE 16-7: SPIx SLAVE, FRAME MASTER CONNECTION DIAGRAM


FIGURE 16-8: SPIx SLAVE, FRAME SLAVE CONNECTION DIAGRAM


## EQUATION 16-1: RELATIONSHIP BETWEEN DEVICE AND SPIx CLOCK SPEED

$$
\text { Baud Rate }=\frac{F P B}{(2 *(S P I x B R G+1))}
$$

Where:
FPB is the Peripheral Bus Clock Frequency.

### 17.0 INTER-INTEGRATED CIRCUIT ${ }^{\text {TM }}\left(\mathbf{I}^{2} \mathrm{C}^{\text {TM }}\right.$ )

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Inter-Integrated Circuit ${ }^{\text {TM }}$ $\left(I^{2} C^{\text {TM }}\right) "$ " (DS70000195). The information in this data sheet supersedes the information in the FRM.

The Inter-Integrated Circuit ${ }^{\text {TM }}\left(I^{2} \mathrm{C}^{\text {TM }}\right)$ module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, display drivers, A/D Converters, etc.
The $\mathrm{I}^{2} \mathrm{C}$ module supports these features:

- Independent master and slave logic
- 7-bit and 10-bit device addresses
- General call address as defined in the $I^{2} C$ protocol
- Clock stretching to provide delays for the processor to respond to a slave data request
- Both 100 kHz and 400 kHz bus specifications
- Configurable address masking
- Multi-Master modes to prevent loss of messages in arbitration
- Bus Repeater mode, allowing the acceptance of all messages as a slave regardless of the address
- Automatic SCL

A block diagram of the module is shown in Figure 17-1.

### 17.1 Communicating as a Master in a Single Master Environment

The details of sending a message in Master mode depends on the communication protocols for the device being communicated with. Typically, the sequence of events is as follows:

1. Assert a Start condition on SDAx and SCLx.
2. Send the $I^{2} \mathrm{C}$ device address byte to the slave with a write indication.
3. Wait for and verify an Acknowledge from the slave.
4. Send the first data byte (sometimes known as the command) to the slave.
5. Wait for and verify an Acknowledge from the slave.
6. Send the serial memory address low byte to the slave.
7. Repeat Steps 4 and 5 until all data bytes are sent.
8. Assert a Repeated Start condition on SDAx and SCLx.
9. Send the device address byte to the slave with a read indication.
10. Wait for and verify an Acknowledge from the slave.
11. Enable master reception to receive serial memory data.
12. Generate an ACK or NACK condition at the end of a received byte of data.
13. Generate a Stop condition on SDAx and SCLx.

FIGURE 17-1: I2Cx BLOCK DIAGRAM


### 17.2 Setting Baud Rate when Operating as a Bus Master

To compute the Baud Rate Generator reload value, use Equation 17-1.

## EQUATION 17-1: COMPUTING BAUD RATE RELOAD VALUE ${ }^{(1)}$

$I 2 C x B R G=\left(\left(\frac{1}{F S C L}-P G D X\right) \times \frac{F C Y}{2}\right)-2$

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

TABLE 17-1: I2Cx RESERVED ADDRESSES ${ }^{(1)}$

| Slave Address | $\mathbf{R} / \overline{\mathbf{W}}$ Bit |  |
| :---: | :---: | :--- |
| 0000000 | 0 | General Call Address ${ }^{(2)}$ |
| 0000000 | 1 | Start Byte |
| 0000001 | x | Cbus Address |
| 000001 x | x | Reserved |
| 00001 x | x | HS Mode Master Code |
| 11110 xx | x | 10-Bit Slave Upper Byte ${ }^{(3)}$ |
| 11111 xx | x | Reserved |

Note 1: The address bits listed here will never cause an address match independent of address mask settings.
2: This address will be Acknowledged only if GCEN $=1$.
3: A match on this address can only occur on the upper byte in 10-Bit Addressing mode.

## PIC24FJ128GA204 FAMILY

## REGISTER 17-1: I2CxCONL: I2Cx CONTROL REGISTER LOW

| R/W-0 | U-0 | R/W-0, HC | R/W-1 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I2CEN | - | I2CSIDL | SCLREL $^{(1)}$ | STRICT | A10M | DISSLW | SMEN |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0, HC | R/W-0, HC | R/W-0, HC | R/W-0, HC | R/W-0, HC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GCEN | STREN | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN |
| bit 7 |  |  | bit 0 |  |  |  |  |


| Legend: | HC = Hardware Clearable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' = Bit is cleared |

bit 15 I2CEN: I2Cx Enable bit (writable from SW only)
1 = Enables the I2Cx module, and configures the SDAx and SCLx pins as serial port pins
$0=$ Disables the I2Cx module; all $I^{2} C^{T M}$ pins are controlled by port functions
bit 14
Unimplemented: Read as ' 0 '
bit 13 I2CSIDL: I2Cx Stop in Idle Mode bit
1 = Discontinues module operation when device enters Idle mode
$0=$ Continues module operation in Idle mode
SCLREL: SCLx Release Control bit ( ${ }^{2} \mathrm{C}$ Slave mode only) ${ }^{(1)}$
Module resets and (I2CEN = 0) sets SCLREL = 1 .
If STREN = 0:(2)
1 = Releases clock
0 = Forces clock low (clock stretch)
If STREN = 1:
1 = Releases clock
$0=$ Holds clock low (clock stretch); user may program this bit to ' 0 '; clock stretch is at the next SCLx low
bit 11 STRICT: I2Cx Strict Reserved Address Rule Enable bit
1 = Strict reserved addressing is enforced; for reserved addresses, refer to Table 17-1.
(In Slave Mode) - The device doesn't respond to reserved address space and addresses falling in that category are NACKed.
(In Master Mode) - The device is allowed to generate addresses with reserved address space.
$0=$ Reserved addressing would be Acknowledged.
(In Slave Mode) - The device will respond to an address falling in the reserved address space. When there is a match with any of the reserved addresses, the device will generate an ACK.
(In Master Mode) - Reserved.
bit $10 \quad$ A10M: 10-Bit Slave Address Flag bit
$1=\mathrm{I} 2 \mathrm{CxADD}$ is a 10 -bit slave address
$0=I 2 C A D D$ is a 7 -bit slave address
bit 9 DISSLW: Slew Rate Control Disable bit
1 = Slew rate control is disabled for Standard Speed mode ( 100 kHz , also disabled for 1 MHz mode)
$0=$ Slew rate control is enabled for High-Speed mode ( 400 kHz )
bit 8 SMEN: SMBus Input Levels Enable bit
1 = Enables input logic so thresholds are compliant with the SMBus specification
0 = Disables SMBus-specific inputs
Note 1: Automatically cleared to ' 0 ' at the beginning of slave transmission; automatically cleared to ' 0 ' at the end of slave reception.
2: Automatically cleared to ' 0 ' at the beginning of slave transmission.

## REGISTER 17-1: I2CxCONL: I2Cx CONTROL REGISTER LOW (CONTINUED)

bit $7 \quad$ GCEN: General Call Enable bit ( $I^{2} \mathrm{C}$ Slave mode only)
1 = Enables interrupt when a general call address is received in I2CxRSR; module is enabled for reception
$0=$ General call address is disabled
bit 6 STREN: SCLx Clock Stretch Enable bit
In $I^{2} C$ Slave mode only; used in conjunction with the SCLREL bit.
1 = Enables clock stretching
0 = Disables clock stretching
bit 5 ACKDT: Acknowledge Data bit
In $I^{2} \mathrm{C}$ Master mode during Master Receive mode. The value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.
In $I^{2}$ C Slave mode when AHEN $=1$ or DHEN $=1$. The value that the slave will transmit when it initiates an Acknowledge sequence at the end of an address or data reception.
1 = A NACK is sent
$0=A C K$ is sent
bit 4 ACKEN: Acknowledge Sequence Enable bit
In $I^{2} C$ Master mode only; applicable during Master Receive mode.
1 = Initiates Acknowledge sequence on SDAx and SCLx pins, and transmits ACKDT data bit
$0=$ Acknowledge sequence is Idle
bit 3 RCEN: Receive Enable bit ( $I^{2} \mathrm{C}$ Master mode only)
1 = Enables Receive mode for $1^{2} \mathrm{C}$; automatically cleared by hardware at the end of an 8 -bit receive data byte
$0=$ Receive sequence is not in progress
bit 2 PEN: Stop Condition Enable bit ( ${ }^{2} \mathrm{C}$ Master mode only)
1 = Initiates Stop condition on SDAx and SCLx pins
$0=$ Stop condition is Idle
bit 1 RSEN: Restart Condition Enable bit ( ${ }^{2} \mathrm{C}$ Master mode only)
1 = Initiates Restart condition on the SDAx and SCLx pins
$0=$ Restart condition is Idle
bit $0 \quad$ SEN: Start Condition Enable bit ( ${ }^{2}$ C Master mode only)
1 = Initiates Start condition on the SDAx and SCLx pins
$0=$ Start condition is Idle
Note 1: Automatically cleared to ' 0 ' at the beginning of slave transmission; automatically cleared to ' 0 ' at the end of slave reception.
2: Automatically cleared to ' 0 ' at the beginning of slave transmission.

## PIC24FJ128GA204 FAMILY

## REGISTER 17-2: I2CxCONH: I2Cx CONTROL REGISTER HIGH

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | PCIE | SCIE | BOEN | SDAHT | SBCDE | AHEN | DHEN |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-7 Unimplemented: Read as ' 0 '
bit $6 \quad$ PCIE: Stop Condition Interrupt Enable bit ( $I^{2} \mathrm{C}^{\text {TM }}$ Slave mode only).
1 = Enables interrupt on detection of Stop condition
$0=$ Stop detection interrupts are disabled
bit $5 \quad$ SCIE: Start Condition Interrupt Enable bit ( $I^{2} \mathrm{C}$ Slave mode only)
1 = Enables interrupt on detection of Start or Restart conditions
0 = Start detection interrupts are disabled
bit 4 BOEN: Buffer Overwrite Enable bit ( ${ }^{2}$ C Slave mode only)
$1=12 C x R C V$ is updated and an ACK is generated for a received address/data byte, ignoring the state of the I2COV bit only if the RBF bit =0
$0=12 C x R C V$ is only updated when I2COV is clear
bit 3 SDAHT: SDAx Hold Time Selection bit
1 = Minimum of 300 ns hold time on SDAx after the falling edge of SCLx
$0=$ Minimum of 100 ns hold time on SDAx after the falling edge of SCLx
bit $2 \quad$ SBCDE: Slave Mode Bus Collision Detect Enable bit ( ${ }^{2}$ C Slave mode only)
If, on the rising edge of SCLx, SDAx is sampled low when the module is outputting a high state, the BCL bit is set and the bus goes Idle. This Detection mode is only valid during data and ACK transmit sequences.
1 = Enables slave bus collision interrupts
$0=$ Slave bus collision interrupts are disabled
bit 1 AHEN: Address Hold Enable bit ( ${ }^{2}$ C Slave mode only)
$1=$ Following the 8 th falling edge of SCLx for a matching received address byte; SCLREL bit (I2CxCONL<12>) will be cleared and the SCLx will be held low
$0=$ Address holding is disabled
bit $0 \quad$ DHEN: Data Hold Enable bit ( $I^{2} \mathrm{C}$ Slave mode only)
1 = Following the 8th falling edge of SCLx for a received data byte; slave hardware clears the SCLREL bit (I2CxCONL<12>) and SCLx is held low
$0=$ Data holding is disabled

## REGISTER 17-3: I2CxSTAT: I2Cx STATUS REGISTER

| R-0, HSC | R-0, HSC | R-0, HSC | U-0 | U-0 | R/C-0, HSC | R-0, HSC | R-0, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACKSTAT | TRSTAT | ACKTIM | - | - | BCL | GCSTAT | ADD10 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/C-0, HS | R/C-0, HS | R-0, HSC | R/C-0, HSC | R/C-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IWCOL | I2COV | D/ $/ \bar{A}$ | $P$ | $S$ | $R / \bar{W}$ | RBF | TBF |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | $C=$ Clearable bit | HS = Hardware Settable/Clearable bit |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad$ HS = Hardware Settable bit |

bit 15 ACKSTAT: Acknowledge Status bit (updated in all Master and Slave modes)
1 = Acknowledge was not received from slave
0 = Acknowledge was received from slave
bit 14 TRSTAT: Transmit Status bit (when operating as $\mathrm{I}^{2} \mathrm{C}^{\mathrm{TM}}$ master; applicable to master transmit operation)
1 = Master transmit is in progress (8 bits + ACK)
$0=$ Master transmit is not in progress
bit 13 ACKTIM: Acknowledge Time Status bit (valid in $I^{2} \mathrm{C}$ Slave mode only)
1 = Indicates $\mathrm{I}^{2} \mathrm{C}$ bus is in an Acknowledge sequence, set on 8th falling edge of SCLx clock
$0=$ Not an Acknowledge sequence, cleared on 9th rising edge of SCLx clock
bit 12-11 Unimplemented: Read as ' 0 '
bit 10
BCL: Bus Collision Detect bit (Master/Slave mode; cleared when $I^{2} \mathrm{C}$ module is disabled, I2CEN $=0$ )
1 = A bus collision has been detected during a master or slave transmit operation
$0=$ No bus collision has been detected
bit 9 GCSTAT: General Call Status bit (cleared after Stop detection)
1 = General call address was received
$0=$ General call address was not received
bit 8 ADD10: 10-Bit Address Status bit (cleared after Stop detection)
1 = 10-bit address was matched
$0=10$-bit address was not matched
bit $7 \quad$ IWCOL: I2Cx Write Collision Detect bit
$1=$ An attempt to write to the I2CxTRN register failed because the $I^{2} \mathrm{C}$ module is busy; must be cleared in software
$0=$ No collision
bit $6 \quad$ I2COV: I2Cx Receive Overflow Flag bit
1 = A byte was received while the I2CxRCV register is still holding the previous byte; $\operatorname{I2COV}$ is a "don't care" in Transmit mode, must be cleared in software
$0=$ No overflow
bit $5 \quad$ D/A: Data $/ \overline{\text { Address }}$ bit (when operating as $I^{2} \mathrm{C}$ slave)
1 = Indicates that the last byte received was data
$0=$ Indicates that the last byte received or transmitted was an address
bit 4
P: I2Cx Stop bit
Updated when Start, Reset or Stop is detected; cleared when the $I^{2} \mathrm{C}$ module is disabled, I2CEN $=0$.
1 = Indicates that a Stop bit has been detected last
$0=$ Stop bit was not detected last

## PIC24FJ128GA204 FAMILY

## REGISTER 17-3: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

S: I2Cx Start bit
Updated when Start, Reset or Stop is detected; cleared when the $\mathrm{I}^{2} \mathrm{C}$ module is disabled, I2CEN $=0$.
1 = Indicates that a Start (or Repeated Start) bit has been detected last
$0=$ Start bit was not detected last
bit 2
$\mathbf{R} / \overline{\mathbf{W}}$ : Read/Write Information bit (when operating as $\mathrm{I}^{2} \mathrm{C}$ slave)
1 = Read: Indicates the data transfer is output from the slave
$0=$ Write: Indicates the data transfer is input to the slave
bit 1 RBF: Receive Buffer Full Status bit
1 = Receive is complete, I 2 CxRCV is full
$0=$ Receive is not complete, I2CxRCV is empty
bit 0 TBF: Transmit Buffer Full Status bit
1 = Transmit is in progress, I2CxTRN is full (8 bits of data)
$0=$ Transmit is complete, I2CxTRN is empty

REGISTER 17-4: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | MSK<9:8> |  |
| bit 15 |  |  |  |  |  |  |  |


| $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $M S K<7: 0>$ |  |  |  |  |  |
| bit 7 |  |  |  |  | bit 0 |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-10 Unimplemented: Read as ' 0 '
bit 9-0 MSK<9:0>: I2Cx Mask for Address Bit x Select bits
1 = Enables masking for bit $x$ of the incoming message address; bit match is not required in this position
$0=$ Disables masking for bit x ; bit match is required in this position

### 18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582). The information in this data sheet supersedes the information in the FRM.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24F device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the $\overline{U x C T S}$ and UxRTS pins. The UART module includes the ISO 7816 compliant Smart Card support and the IrDA ${ }^{\circledR}$ encoder/decoder unit.
The PIC24FJ128GA204 family devices are equipped with four UART modules, referred to as UART1, UART2, UART3 and UART4.
The primary features of the UARTx modules are:

- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with the UxCTS and UxRTS Pins
- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Range from 61 bps to 4 Mbps at 16 MIPS in $4 x$ mode
- Baud Rates Range from 15 bps to 1 Mbps at 16 MIPS in 16x mode
- 4-Deep, First-In-First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-Bit mode with Address Detect ( $9^{\text {th }}$ bit $=1$ )
- Separate Transmit and Receive Interrupts
- Loopback mode for Diagnostic Support
- Polarity Control for Transmit and Receive Lines
- Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- $\operatorname{IrDA}{ }^{\circledR}$ Encoder and Decoder Logic
- Includes DMA Support
- 16x Baud Clock Output for IrDA Support
- Smart Card ISO 7816 Support (UART1 and UART2 only):
- T = 0 protocol with automatic error handling
- T=1 protocol
- Dedicated Guard Time Counter (GTC)
- Dedicated Waiting Time Counter (WTC)

A simplified block diagram of the UARTx module is shown in Figure 18-1. The UARTx module consists of these key important hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

Note: Throughout this section, references to register and bit names that may be associated with a specific UART module are referred to generically by the use of ' $x$ ' in place of the specific module number. Thus, "UxSTA" might refer to the Status register for either UART1, UART2, UART3 or UART4.

## FIGURE 18-1: UARTx SIMPLIFIED BLOCK DIAGRAM



Note 1: The UARTx inputs and outputs must all be assigned to available RPn/RPIn pins before use. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
2: The UxTX and UxRX pins need to be shorted to be used for the Smart Card interface; this should be taken care of by the user.

### 18.1 UARTx Baud Rate Generator (BRG)

The UARTx module includes a dedicated, 16-bit Baud Rate Generator. The UxBRG register controls the period of a free-running, 16-bit timer. Equation 18-1 shows the formula for computation of the baud rate when $\mathrm{BRGH}=0$.

EQUATION 18-1: UARTx BAUD RATE WITH BRGH $=0^{(1,2)}$

Baud Rate $=\frac{F C Y}{16 \cdot(U x B R G+1)}$
$U x B R G=\frac{F C Y}{16 \cdot \text { Baud Rate }}-1$
Note 1: FCY denotes the instruction cycle clock frequency (Fosc/2).
2: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

Example 18-1 shows the calculation of the baud rate error for the following conditions:

- $\mathrm{FCY}=4 \mathrm{MHz}$
- Desired Baud Rate $=9600$

The maximum baud rate ( $\mathrm{BRGH}=0$ ) possible is FCY/16 (for UxBRG = 0) and the minimum baud rate possible is Fcy/(16 * 65536).

Equation 18-2 shows the formula for computation of the baud rate when $\mathrm{BRGH}=1$.

EQUATION 18-2: UARTx BAUD RATE WITH

$$
\mathrm{BRGH}=1^{(1,2)}
$$

$$
\begin{aligned}
& \text { Baud Rate }=\frac{F C Y}{4 \cdot(U x B R G+1)} \\
& U x B R G=\frac{F C Y}{4 \cdot \text { Baud Rate }}-1
\end{aligned}
$$

Note 1: FCy denotes the instruction cycle clock frequency.
2: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

The maximum baud rate ( $\mathrm{BRGH}=1$ ) possible is $\mathrm{FCY} / 4$ (for UxBRG $=0$ ) and the minimum baud rate possible is $\mathrm{Fcy} /\left(4{ }^{*} 65536\right)$.
Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

EXAMPLE 18-1: $\quad$ BAUD RATE ERROR CALCULATION $(B R G H=0)^{(1)}$
Desired Baud Rate $=\mathrm{FCY} /(16(\mathrm{UxBRG}+1))$
Solving for UxBRG Value:
UxBRG $\quad=((\mathrm{FCY} /$ Desired Baud Rate $) / 16)-1$
UxBRG $=((4000000 / 9600) / 16)-1$
UxBRG $=25$
Calculated Baud Rate $=4000000 /(16(25+1))$

$$
=9615
$$

Error $\quad=($ Calculated Baud Rate - Desired Baud Rate $)$
Desired Baud Rate
$=(9615-9600) / 9600$
$=0.16 \%$
Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

### 18.2 Transmitting in 8-Bit Data Mode

1. Set up the UARTx:
a) Write appropriate values for data, parity and Stop bits.
b) Write appropriate baud rate value to the UxBRG register.
c) Set up transmit and receive interrupt enable and priority bits.
2. Enable the UARTx.
3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
4. Write a data byte to the lower byte of the UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
5. Alternatively, the data byte may be transferred while UTXEN $=0$ and then, the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
6. A transmit interrupt will be generated as per interrupt control bits, UTXISEL<1:0>.

### 18.3 Transmitting in 9-Bit Data Mode

1. Set up the UARTx (as described in Section $\mathbf{1 8 . 2}$ "Transmitting in 8-Bit Data Mode").
2. Enable the UARTx.
3. Set the UTXEN bit (causes a transmit interrupt).
4. Write UXTXREG as a 16-bit value only.
5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream will start shifting out with the first rising edge of the baud clock.
6. A transmit interrupt will be generated as per the setting of control bits, UTXISELx.

### 18.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header, made up of a Break, followed by an auto-baud Sync byte.

1. Configure the UARTx for the desired mode.
2. Set UTXEN and UTXBRK to set up the Break character.
3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
4. Write ' 55 h ' to UxTXREG; this loads the Sync character into the transmit FIFO.
5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

### 18.5 Receiving in 8-Bit or 9-Bit Data Mode

1. Set up the UARTx (as described in Section $\mathbf{1 8 . 2}$
"Transmitting in 8-Bit Data Mode").
2. Enable the UARTx.
3. Set the URXEN bit (UxSTA<12>).
4. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bits, URXISEL<1:0>.
5. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
6. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

### 18.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear-to-Send ( $\overline{\mathrm{UxCTS}}$ ) and Request-to-Send (UxRTS) are the two hardware controlled pins that are associated with the UARTx modules. These two pins allow the UARTx to operate in Simplex and Flow Control mode. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

### 18.7 Infrared Support

The UARTx module provides two types of infrared UART support: one is the IrDA clock output to support an external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder. Note that because the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is ' 0 '.

### 18.7.1 IrDA CLOCK OUTPUT FOR EXTERNAL IrDA SUPPORT

To support external IrDA encoder and decoder devices, the BCLKx pin (same as the UxRTS pin) can be configured to generate the $16 x$ baud clock. With UEN<1:0> = 11, the BCLKx pin will output the $16 x$ baud clock if the UARTx module is enabled. It can be used to support the IrDA codec chip.

### 18.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UARTx has full implementation of the IrDA encoder and decoder as part of the UARTx module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled ( $\operatorname{IREN}=1$ ), the receive pin ( UxRX ) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

### 18.8 Smart Card ISO 7816 Support

Figure 18-2 shows a Smart Card subsystem using a PIC24F microcontroller with a UARTx module for Smart Card data communication. Vcc to power the Smart Card can be supplied through a terminal or an
external power supply. The terminal is also responsible for clocking and resetting the Smart Card. The TX and RX line of the PIC24F device has to be shorted externally and then connected to the I/O line of the Smart Card.

There are two protocols which are widely used for Smart Card communication between terminal and Smart Card:

- T = 0 (asynchronous, half-duplex, byte-oriented protocol)
- $\mathrm{T}=1$ (asynchronous, half-duplex, block-oriented protocol)
The selection of $\mathrm{T}=0$ or $\mathrm{T}=1$ protocol is done using the PTRCL bit in UxSCCON register.

FIGURE 18-2: SMART CARD SUBSYSTEM CONNECTION


Note 1: Driven high upon card insertion.
2: Only UART1 and UART2 support Smart Card ISO 7816.

## PIC24FJ128GA204 FAMILY

### 18.9 Registers

The UART module consists of the following Special Function Registers (SFRs):

- UxMODE: UARTx Mode Register (Register 18-1)
- UxSTA: UARTx Status and Control Register (Register 18-2)
- UxRXREG: UARTx Receive Register
- UxTXREG: UARTx Transmit Register (Write-Only) (Register 18-3)
- UxADMD: UARTx Address Mask Detect Register (Register 18-4)
- UxBRG: UARTx Baud Rate Register
- UxSCCON: UARTx Smart Card Control Register (Register 18-5)
- UxSCINT: UARTx Smart Card Interrupt Register (Register 18-6)
- UxGTC: UARTx Guard Time Counter Register
- UxWTCL and UxWTCH: UARTx Waiting Time Counter Registers


## REGISTER 18-1: UxMODE: UARTx MODE REGISTER

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UARTEN $^{(1)}$ | - | USIDL | IREN $^{(2)}$ | RTSMD | - | UEN1 | UEN0 |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0, HC | R/W-0 | R/W-0, HC | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WAKE | LPBACK | ABAUD | URXINV | BRGH | PDSEL1 | PDSEL0 | STSEL |
| bit 7 |  |  |  |  |  |  | bit 0 |
| Legend: <br> $R=$ Readable bit <br> $-n=$ Value at POR |  | HC = Hardware Clearable bit |  |  |  |  |  |
|  |  | W = Writable bit |  | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |  |  |  |
|  |  | ' 1 ' = Bit is set |  | ' 0 ' = Bit is cleared |  | $x=$ Bit is unknown |  |


| bit 15 | UARTEN: UARTx Enable bit ${ }^{(1)}$ |
| :---: | :---: |
|  | 1 = UARTx is enabled; all UARTx pins are controlled by UARTx as defined by UEN<1:0> <br> $0=$ UARTx is disabled; all UARTx pins are controlled by port latches; UARTx power consumption is minimal |
| bit 14 | Unimplemented: Read as ' 0 ' |
| bit 13 | USIDL: UARTx Stop in Idle Mode bit |
|  | 1 = Discontinues module operation when device enters Idle mode <br> $0=$ Continues module operation in Idle mode |
| bit 12 | IREN: IrDA ${ }^{\circledR}$ Encoder and Decoder Enable bit ${ }^{(2)}$ |
|  | $1=\operatorname{lrDA}$ encoder and decoder are enabled $0=\operatorname{IrDA}$ encoder and decoder are disabled |
| bit 11 | RTSMD: Mode Selection for $\overline{\text { UxRTS }}$ Pin bit |
|  | $1=\overline{\text { UxRTS }}$ pin is in Simplex mode |
|  | $0=\overline{\text { UxRTS }}$ pin is in Flow Control mode |
| bit 10 | Unimplemented: Read as ' 0 ' |
| bit 9-8 | UEN<1:0>: UARTx Enable bits |
|  | $11=$ UxTX, UxRX and BCLKx pins are enabled and used; $\overline{U x C T S}$ pin is controlled by port latches <br> $10=U x T X, U x R X, \overline{U x C T S}$ and $\overline{U x R T S}$ pins are enabled and used <br> $01=$ UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin is controlled by port latches <br> $00=$ UxTX and UxRX pins are enabled and used; $\overline{U x C T S}$ and $\overline{U x R T S} / B C L K x$ pins are controlled by port latches |
| bit 7 | WAKE: Wake-up on Start Bit Detect During Sleep Mode Enable bit |
|  | ```1 = UARTx continues to sample the UxRX pin; interrupt is generated on the falling edge, bit is cleared in hardware on the following rising edge \(0=\) No wake-up is enabled``` |

Note 1: If UARTEN $=1$, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
2: This feature is only available for the $16 x$ BRG mode ( $\mathrm{BRGH}=0$ ).

## REGISTER 18-1: UxMODE: UARTx MODE REGISTER (CONTINUED)

bit 6 LPBACK: UARTx Loopback Mode Select bit
1 = Enables Loopback mode
0 = Loopback mode is disabled
bit 5 ABAUD: Auto-Baud Enable bit
1 = Enables baud rate measurement on the next character - requires reception of a Sync field (55h); cleared in hardware upon completion
$0=$ Baud rate measurement is disabled or completed
bit 4 URXINV: UARTx Receive Polarity Inversion bit
$1=U \times R X$ Idle state is ' 0 '
$0=U \times R X$ Idle state is ' 1 '
bit 3 BRGH: High Baud Rate Enable bit
1 = High-Speed mode (4 BRG clock cycles per bit)
$0=$ Standard Speed mode (16 BRG clock cycles per bit)
bit 2-1 PDSEL<1:0>: Parity and Data Selection bits
11 = 9-bit data, no parity
$10=8$-bit data, odd parity
01 = 8-bit data, even parity
$00=8$-bit data, no parity
bit $0 \quad$ STSEL: Stop Bit Selection bit
1 = Two Stop bits
$0=$ One Stop bit
Note 1: If UARTEN $=1$, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
2: This feature is only available for the $16 x \operatorname{BRG}$ mode ( $\mathrm{BRGH}=0$ ).

## REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0, HC | R/W-0 | R-0, HSC | R-1, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UTXISEL1 | UTXINV ${ }^{(1)}$ | UTXISEL0 | URXEN | UTXBRK | UTXEN ${ }^{(2)}$ | UTXBF | TRMT |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R-1, HSC | R-0, HSC | R-0, HSC | R/C-0, HS | R-0, HSC |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| URXISEL1 | URXISEL0 | ADDEN | RIDLE | PERR | FERR | OERR | URXDA |
| bit 7 |  |  |  |  | bit 0 |  |  |


| Legend: | $C=$ Clearable bit | HSC = Hardware Settable/Clearable bit |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' Bit is set | $' 0$ ' $=$ Bit is cleared |
| HS = Hardware Settable bit | $H C=$ Hardware Clearable bit | $x=$ Bit is unknown |

bit 15,13 UTXISEL<1:0>: UARTx Transmission Interrupt Mode Selection bits
11 = Reserved; do not use
$10=$ Interrupt when a character is transferred to the Transmit Shift Register (TSR), and as a result, the transmit buffer becomes empty
01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
$00=$ Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)
bit 14 UTXINV: UARTx IrDA ${ }^{\circledR}$ Encoder Transmit Polarity Inversion bit ${ }^{(1)}$
IREN = 0:
1 = UxTX Idle state is ' 0 '
$0=$ UxTX Idle state is ' 1 '
IREN = 1:
$1=$ UxTX Idle state is ' 1 '
$0=\mathrm{UxTX}$ Idle state is ' 0 '
bit 12 URXEN: UARTx Receive Enable bit
1 = Receive is enabled, UxRX pin is controlled by UARTx
$0=$ Receive is disabled, $U x R X$ pin is controlled by the port
bit 11 UTXBRK: UARTx Transmit Break bit
1 = Sends Sync Break on next transmission - Start bit, followed by twelve ' 0 ' bits, followed by Stop bit; cleared by hardware upon completion
$0=$ Sync Break transmission is disabled or completed
bit 10 UTXEN: UARTx Transmit Enable bit ${ }^{(2)}$
$1=$ Transmit is enabled, UxTX pin is controlled by UARTx
$0=$ Transmit is disabled, any pending transmission is aborted and the buffer is reset; UxTX pin is controlled by the port
bit 9 UTXBF: UARTx Transmit Buffer Full Status bit (read-only)
$1=$ Transmit buffer is full
$0=$ Transmit buffer is not full, at least one more character can be written
bit 8 TRMT: Transmit Shift Register Empty bit (read-only)
1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed)
$0=$ Transmit Shift Register is not empty, a transmission is in progress or queued
Note 1: The value of this bit only affects the transmit properties of the module when the IrDA ${ }^{\circledR}$ encoder is enabled (IREN = 1).
2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

## REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 7-6 URXISEL<1:0>: UARTx Receive Interrupt Mode Selection bits
11 = Interrupt is set on an RSR transfer, making the receive buffer full (i.e., has 4 data characters)
$10=$ Interrupt is set on an RSR transfer, making the receive buffer $3 / 4$ full (i.e., has 3 data characters)
$0 \mathrm{x}=$ Interrupt is set when any character is received and transferred from the RSR to the receive buffer; receive buffer has one or more characters
bit 5 ADDEN: Address Character Detect bit (bit 8 of received data $=1$ )
1 = Address Detect mode is enabled (if 9-bit mode is not selected, this does not take effect)
0 = Address Detect mode is disabled
bit 4 RIDLE: Receiver Idle bit (read-only)
1 = Receiver is Idle
$0=$ Receiver is active
bit 3 PERR: Parity Error Status bit (read-only)
1 = Parity error has been detected for the current character (the character at the top of the receive FIFO)
$0=$ Parity error has not been detected
bit 2 FERR: Framing Error Status bit (read-only)
$1=$ Framing error has been detected for the current character (the character at the top of the receive FIFO)
$0=$ Framing error has not been detected
bit 1 OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
1 = Receive buffer has overflowed
$0=$ Receive buffer has not overflowed (clearing a previously set OERR bit ( $1 \rightarrow 0$ transition); will reset the receive buffer and the RSR to the empty state)
bit $0 \quad$ URXDA: UARTx Receive Buffer Data Available bit (read-only)
1 = Receive buffer has data, at least one more character can be read
$0=$ Receive buffer is empty
Note 1: The value of this bit only affects the transmit properties of the module when the IrDA ${ }^{\circledR}$ encoder is enabled (IREN = 1).
2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

## PIC24FJ128GA204 FAMILY

REGISTER 18-3: UxTXREG: UARTx TRANSMIT REGISTER (NORMALLY WRITE-ONLY)

| W-x | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | W-x |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LAST $^{(1)}$ | - | - | - | - | - | - | UxTXREG8 |
| bit 15 |  |  |  |  |  |  |  |


| W-x | W-x | W-x | W-x | W-x | W-x | W-x | W-x |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UxTXREG7 | UxTXREG6 | UxTXREG5 | UxTXREG4 | UxTXREG3 | UxTXREG2 | UxTXREG1 | UxTXREG0 |
| bit 7 |  |  |  |  | bit 0 |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared |


| bit 15 | LAST: Last Byte Indicator for Smart Card Support bits ${ }^{(1)}$ |
| :--- | :--- |
| bit 14-9 | Unimplemented: Read as '0' |
| bit 8 | UXTXREG8: Data of the Transmitted Character bit (in 9-bit mode) |
| bit 7-0 | UxTXREG<7:0>: Data of the Transmitted Character bits |

Note 1: This bit is only available for UART1 and UART2.

## REGISTER 18-4: UxADMD: UARTx ADDRESS MATCH DETECT REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADMMASK7 | ADMMASK6 | ADMMASK5 | ADMMASK4 | ADMMASK3 | ADMMASK2 | ADMMASK1 | ADMMASK0 |
| bit 15 |  |  |  |  | bit 8 |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADMADDR7 | ADMADDR6 | ADMADDR5 | ADMADDR4 | ADMADDR3 | ADMADDR2 | ADMADDR1 | ADMADDR0 |
| bit 7 |  |  |  |  | bit 0 |  |  |

Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ = Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown

bit 15-8 ADMMASK<7:0>: UARTx ADMADDR<7:0> (UxADMD<7:0>) Masking bits For ADMMASK<x>:
1 = ADMADDR $<x>$ is used to detect the address match
$0=$ ADMADDR $<x>$ is not used to detect the address match
bit 7-0 ADMADDR<7:0>: UARTx Address Detect Task Off-Load bits
Used with the ADMMASK<7:0> bits (UxADMD<15:8>) to off-load the task of detecting the address character from the processor during Address Detect mode.

REGISTER 18-5: UxSCCON: UARTx SMART CARD CONTROL REGISTER ${ }^{(1)}$

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| $\mathrm{U}-0$ |  |  |  |  |  |  |  |  | $\mathrm{U}-0$ | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | TXRPT1 $^{(2)}$ | TXRPT0 $^{(2)}$ | CONV | TOPD $^{(2)}$ | PTRCL | SCEN |  |  |  |  |  |  |  |  |
| bit 7 |  |  |  | bit 0 |  |  |  |  |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-6 Unimplemented: Read as ' 0 '
bit 5-4 TXRPT<1:0>: Transmit Repeat Selection bits ${ }^{(2)}$
11 = Retransmits the error byte four times
$10=$ Retransmits the error byte three times
$01=$ Retransmits the error byte twice
$00=$ Retransmits the error byte once
bit 3 CONV: Logic Convention Selection bit
1 = Inverse logic convention
0 = Direct logic convention
bit 2 TOPD: Pull-Down Duration for T = 0 Error Handling bit ${ }^{(2)}$
1 = 2 ETU
$0=1 \mathrm{ETU}$
bit 1 PTRCL: Smart Card Protocol Selection bit
1 = T = 1
$0=\mathrm{T}=0$
bit $0 \quad$ SCEN: Smart Card Mode Enable bit
1 = Smart Card mode is enabled if UARTEN (UxMODE<15>) = 1
$0=$ Smart Card mode is disabled
Note 1: This register is only available for UART1 and UART2.
2: These bits are applicable to $\mathrm{T}=0$ only, see the PTRCL bit (UxSCCON<1>).

## PIC24FJ128GA204 FAMILY

## REGISTER 18-6: UxSCINT: UARTx SMART CARD INTERRUPT REGISTER ${ }^{(1)}$

| U-0 | U-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RXRPTIF ${ }^{(2)}$ | TXRPTIF ${ }^{(2)}$ | - | - | WTCIF | GTCIF |
| bit 15 bit 8 |  |  |  |  |  |  |  |
| U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| - | PARIE ${ }^{(2)}$ | RXRPTIE ${ }^{(2)}$ | TXRPTIE ${ }^{(2)}$ | - | - | WTCIE | GTCIE |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13 RXRPTIF: Receive Repeat Interrupt Flag bit ${ }^{(2)}$
1 = Parity error has persisted after the same character has been received five times (four retransmits)
$0=$ Flag is cleared
bit 12
TXRPTIF: Transmit Repeat Interrupt Flag bit ${ }^{(2)}$
1 = Line error has been detected after the last retransmit per TXRPT<1:0> (see Register 18-5)
$0=$ Flag is cleared
bit 11-10 Unimplemented: Read as ' 0 '
bit $9 \quad$ WTCIF: Waiting Time Counter Interrupt Flag bit
1 = Waiting Time Counter has reached 0
$0=$ Waiting Time Counter has not reached 0
bit 8 GTCIF: Guard Time Counter Interrupt Flag bit
1 = Guard Time Counter has reached 0
$0=$ Guard Time Counter has not reached 0
bit $7 \quad$ Unimplemented: Read as ' 0 '
bit $6 \quad$ PARIE: Parity Interrupt Enable bit ${ }^{(2)}$
$1=$ An interrupt is invoked when a character is received with a parity error; see the PERR bit (UxSTA<3>) in Register 18-2 for the interrupt flag
$0=$ Interrupt is disabled
bit 5 RXRPTIE: Receive Repeat Interrupt Enable bit ${ }^{(2)}$
1 = An interrupt is invoked when a parity error has persisted after the same character has been received five times (four retransmits)
$0=$ Interrupt is disabled
bit 4 TXRPTIE: Transmit Repeat Interrupt Enable bit ${ }^{(2)}$
1 = An interrupt is invoked when a line error is detected after the last retransmit per the TXRPT<1:0> bits has been completed (see Register 18-5)
$0=$ Interrupt is disabled
bit 3-2 Unimplemented: Read as ' 0 '
bit $1 \quad$ WTCIE: Waiting Time Counter Interrupt Enable bit
1 = Waiting Time Counter interrupt is enabled
$0=$ Waiting Time Counter interrupt is disabled
bit $0 \quad$ GTCIE: Guard Time Counter Interrupt Enable bit
1 = Guard Time Counter interrupt is enabled
$0=$ Guard Time Counter interrupt is disabled
Note 1: This register is only available for UART1 and UART2.
2: This bit is applicable to $\mathrm{T}=0$ only, see the PTRCL bit (UxSCCON<1>).

### 19.0 DATA SIGNAL MODULATOR (DSM)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Data Signal Modulator (DSM)" (DS39744). The information in this data sheet supersedes the information in the FRM.

The Data Signal Modulator (DSM) allows the user to mix a digital data stream (the "modulator signal") with a carrier signal to produce a modulated output. Both the carrier and the modulator signals are supplied to the DSM module, either internally from the output of a peripheral, or externally through an input pin.

The modulated output signal is generated by performing a logical AND operation of both the carrier and modulator signals, and then it is provided to the MDOUT pin. Using this method, the DSM can generate the following types of key modulation schemes:

- Frequency Shift Keying (FSK)
- Phase-Shift Keying (PSK)
- On-Off Keying (OOK)

Figure 19-1 shows a simplified block diagram of the Data Signal Modulator peripheral.

FIGURE 19-1: SIMPLIFIED BLOCK DIAGRAM OF THE DATA SIGNAL MODULATOR


## PIC24FJ128GA204 FAMILY

## REGISTER 19-1: MDCON: DATA SIGNAL MODULATOR CONTROL REGISTER

| R/W-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MDEN | - | MDSIDL | - | - | - | - | - |
| bit 15 |  |  | bit 8 |  |  |  |  |


| U-0 | R/W-0 | R/W-1 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | MDOE | MDSLR | MDOPOL | - | - | - | MDBIT $^{(1)}$ |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |


| bit 15 | MDEN: DSM Module Enable bit |
| :--- | :--- |
| 1 | $=$ Modulator module is enabled and mixing input signals |
| 0 | $=$ Modulator module is disabled and has no output |

$\begin{array}{ll}\text { bit } 14 & \text { Unimplemented: Read as ' } 0 \text { ' } \\ \text { bit } 13 & \text { MDSIDL: DSM Stop in Idle Mode bit }\end{array}$
1 = Discontinues module operation when device enters Idle mode
0 = Continues module operation in Idle mode
bit 12-7 Unimplemented: Read as ' 0 '
bit 6 MDOE: DSM Module Pin Output Enable bit
1 = Modulator pin output is enabled
$0=$ Modulator pin output is disabled
bit 5 MDSLR: MDOUT Pin Slew Rate Limiting bit
1 = MDOUT pin slew rate limiting is enabled
$0=$ MDOUT pin slew rate limiting is disabled
bit 4 MDOPOL: DSM Output Polarity Select bit
1 = Modulator output signal is inverted
$0=$ Modulator output signal is not inverted
bit 3-1 Unimplemented: Read as ' 0 '
bit $0 \quad$ MDBIT: Manual Modulation Input bit ${ }^{(1)}$
1 = Carrier is modulated
$0=$ Carrier is not modulated
Note 1: The MDBIT must be selected as the modulation source (MDSRC<3:0> $=0000$ ).

## REGISTER 19-2: MDSRC: DATA SIGNAL MODULATOR SOURCE CONTROL REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| R/W-x | U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SODIS ${ }^{(1)}$ | - | - | - | $\mathrm{MS3}{ }^{(2)}$ | $\mathrm{MS} 2{ }^{(2)}$ | $\mathrm{MS} 1^{(2)}$ | $\mathrm{MSO}{ }^{(2)}$ |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0 '=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-8 Unimplemented: Read as ' 0 '
bit $7 \quad$ SODIS: DSM Source Output Disable bit ${ }^{(1)}$
$1=$ Output signal driving the peripheral output pin (selected by MS<3:0>) is disabled
$0=$ Output signal driving the peripheral output pin (selected by MS<3:0>) is enabled
bit 6-4 Unimplemented: Read as ' 0 '
bit 3-0 MS<3:0> DSM Source Selection bits ${ }^{(2)}$
1111 = Unimplemented
$1110=$ SPI3 module output (SDO3)
1101 = Output Compare/PWM Module 6 output
1100 = Output Compare/PWM Module 5 output
1011 = Output Compare/PWM Module 4 output
1010 = Output Compare/PWM Module 3 output
1001 = Output Compare/PWM Module 2 output
1000 = Output Compare/PWM Module 1 output
0111 = UART4 TX output
0110 = UART3 TX output
0101 = UART2 TX output
0100 = UART1 TX output
0011 = SPI2 module output (SDO2)
0010 = SPI1 module output (SDO1)
0001 = Input on MDMIN pin
$0000=$ Manual modulation using MDBIT (MDCON<0>)
Note 1: This bit is only affected by a POR.
2: These bits are not affected by a POR.

## REGISTER 19-3: MDCAR: DATA SIGNAL MODULATOR CARRIER CONTROL REGISTER

| R/W-x | R/W-x | R/W-x | U-0 | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHODIS | CHPOL | CHSYNC | - | $\mathrm{CH} 3{ }^{(1)}$ | $\mathrm{CH} 2^{(1)}$ | $\mathrm{CH} 1^{(1)}$ | $\mathrm{CHO}{ }^{(1)}$ |
| bit 15 bit 8 |  |  |  |  |  |  |  |
| R/W-0 | R/W-x | R/W-x | U-0 | R/W-x | R/W-x | R/W-x | R/W-x |
| CLODIS | CLPOL | CLSYNC | - | $\mathrm{CL3}{ }^{(1)}$ | $\mathrm{CL} 2^{(1)}$ | $\mathrm{CL1} 1^{(1)}$ | $\mathrm{CLO}{ }^{(1)}$ |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15 CHODIS: DSM High Carrier Output Disable bit
$1=$ Output signal driving the peripheral output pin (selected by $\mathrm{CH}<3: 0>$ ) is disabled
$0=$ Output signal driving the peripheral output pin is enabled
bit 14 CHPOL: DSM High Carrier Polarity Select bit
1 = Selected high carrier signal is inverted
$0=$ Selected high carrier signal is not inverted
bit 13 CHSYNC: DSM High Carrier Synchronization Enable bit
1 = Modulator waits for a falling edge on the high carrier before allowing a switch to the low carrier
$0=$ Modulator output is not synchronized to the high time carrier signal ${ }^{(1)}$
bit 12 Unimplemented: Read as ' 0 '
bit 11-8 $\quad \mathbf{C H}<3: 0>$ DSM Data High Carrier Selection bits ${ }^{(1)}$
1111
-

- = Reserved
- 

1010
1001 = Output Compare/PWM Module 6 output
1000 = Output Compare/PWM Module 5 output
0111 = Output Compare/PWM Module 4 output
0110 = Output Compare/PWM Module 3 output
0101 = Output Compare/PWM Module 2 output
0100 = Output Compare/PWM Module 1 output
0011 = Reference Clock Output (REFO)
$0010=$ Input on MDCIN2 pin
0001 = Input on MDCIN1 pin
$0000=$ Vss
bit 7 CLODIS: Modulator Low Carrier Output Disable bit
1 = Output signal driving the peripheral output pin (selected by CL<3:0>) is disabled
$0=$ Output signal driving the peripheral output pin is enabled
bit 6 CLPOL: Modulator Low Carrier Polarity Select bit
1 = Selected low carrier signal is inverted
$0=$ Selected low carrier signal is not inverted
Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

## REGISTER 19-3: MDCAR: DATA SIGNAL MODULATOR CARRIER CONTROL REGISTER (CONTINUED)

| bit 5 | CLSYNC: DSM Low Carrier Synchronization Enable bit |
| :--- | :--- |
|  | $1=$ Modulator waits for a falling edge on the low carrier before allowing a switch to the high carrier |
|  | $0=$ Modulator output is not synchronized to the low time carrier signal ${ }^{(1)}$ |

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

NOTES:

### 20.0 ENHANCED PARALLEL MASTER PORT (EPMP)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Enhanced Parallel Master Port (EPMP)" (DS39730). The information in this data sheet supersedes the information in the FRM.

The Enhanced Parallel Master Port (EPMP) module provides a parallel, 4-bit (Master mode only) and 8-bit (Master and Slave modes) data bus interface to communicate with off-chip modules, such as memories, FIFOs, LCD controllers, and other microcontrollers. This module can serve as either the master or the slave on the communication bus.

For EPMP Master modes, all external addresses are mapped into the internal Extended Data Space (EDS). This is done by allocating a region of the EDS for each chip select and then assigning each chip select to a particular external resource, such as a memory or external controller. This region should not be assigned to another device resource, such as RAM or SFRs. To perform a write or read on an external resource, the CPU simply performs a write or read within the address range assigned for the EPMP.

Key features of the EPMP module are:

- Extended Data Space (EDS) Interface allows Direct Access from the CPU
- Up to 10 Programmable Address Lines
- Up to 2 Chip Select Lines
- Up to 1 Acknowledgment Line (one per chip select)
- 4-Bit and 8-Bit Wide Data Bus
- Programmable Strobe Options (per chip select)
- Individual Read and Write Strobes or;
- Read/V/Tite Strobe with Enable Strobe
- Programmable Address/Data Multiplexing
- Programmable Address Wait States
- Programmable Data Wait States (per chip select)
- Programmable Polarity on Control Signals (per chip select)
- Legacy Parallel Slave Port (PSP) Support
- Enhanced Parallel Slave Port Support
- Address Support
- 4-Byte Deep Auto-Incrementing Buffer


### 20.1 Memory Addressable in Different Modes

The memory space addressable by the device depends on the address/data multiplexing selection; it varies from 1 K to 2 Mbytes. Refer to Table 20-1 for different memory-addressable modes.

## PIC24FJ128GA204 FAMILY

TABLE 20-1: MEMORY ADDRESSABLE IN DIFFERENT MODES

| Data Port Size | PMA<9:8> | PMA<7:0> | PMD<7:4> | PMD<3:0> | Accessible memory |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Demultiplexed Address (ADRMUX<1:0> = 00) |  |  |  |  |  |
| 8-Bit (PTSZ<1:0> = 00) | Addr<9:8> | Addr<7:0> | Data |  | 1K |
| 4-Bit (PTSZ<1:0> = 01) | Addr<9:8> | Addr<7:0> | 一 | Data | 1K |
| 1 Address Phase (ADRMUX<1:0> = 01) |  |  |  |  |  |
| 8-Bit (PTSZ<1:0> = 00) | - | PMALL | Addr<7:0> Data |  | 1K |
| 4-Bit (PTSZ<1:0> = 01) | Addr<9:8> | PMALL | Addr<7:4> | Addr<3:0> | 1K |
|  |  |  | - | Data (1) |  |
| 2 Address Phases (ADRMUX<1:0> = 10) |  |  |  |  |  |
| 8-Bit (PTSZ<1:0> = 00) | - | PMALL | Addr | 7:0> | 64K |
|  |  | PMALH | Addr | 15:8> |  |
|  |  | - |  |  |  |
| 4-Bit (PTSZ<1:0> = 01) | Addr<9:8> | PMALL | Addr | 3:0> | 1K |
|  |  | PMALH | Addr | 7:4> |  |
|  |  | - |  |  |  |
| 3 Address Phases (ADRMUX<1:0> = 11) |  |  |  |  |  |
| 8-Bit (PTSZ<1:0> = 00) | - | PMALL | Addr | 7:0> | 2 Mbytes |
|  |  | PMALH | Addr | 15:8> |  |
|  |  | PMALU | Addr | 2:16> |  |
|  |  | - |  |  |  |
| 4-Bit (PTSZ<1:0> = 01) | Addr<13:12> | PMALL | Addr | 3:0> | 16K |
|  |  | PMALH | Addr | <7:4> |  |
|  |  | PMALU | Addr | 11:8> |  |
|  |  | - |  |  |  |

TABLE 20-2: ENHANCED PARALLEL MASTER PORT PIN DESCRIPTIONS

| Pin Name <br> (Alternate Function) | Type |  |
| :--- | :---: | :--- |
|  | O | Address Bus bit 14 |
|  | I/O | Data Bus bit 14 (16-bit port with multiplexed addressing) |
|  | O | Chip Select 1 (alternate location) |
| PMA<9:3> | O | Address Bus bits<9:3> |
| PMA<2> <br> (PMALU) | O | Address Bus bit 2 |
| PMA<1> <br> (PMALH) | O | Address Latch Upper Strobe for Multiplexed Address |
|  | I/O | Address Bus bit 1 |
| PMD<7:0> | O | Address Latch High Strobe for Multiplexed Address |
|  | I/O | Address Bus bit 0 |
|  | O | Address Latch Low Strobe for Multiplexed Address |
| PMCS1 | I/O | Data Bus bits<7:0>, Data bits<15-8> |
| PMCS2 | O | Address Bus bits<7:0> |
| PMWR | I/O | Chip Select 1 |
| PMRD | I/O | Chip Select 2 |
| PMBE1 | I/O | Write Strobe |
| PMBE0 | I/O | Read Strobe |
| PMACK1 | O | Byte Indicator |

## PIC24FJ128GA204 FAMILY

## REGISTER 20-1: PMCON1: EPMP CONTROL REGISTER 1



## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | ' 0 ' = Bit is cleared $\quad x=$ Bit is unknown |


| bit 15 | PMPEN: EPMP Enable bit |
| :---: | :---: |
|  | 1 = EPMP is enabled |
|  | $0=$ EPMP is disabled |
| bit 14 | Unimplemented: Read as '0' |
| bit 13 | PSIDL: EPMP Stop in Idle Mode bit |
|  | 1 = Discontinues module operation when device enters Idle mode |
|  | $0=$ Continues module operation in Idle mode |
| bit 12-11 | ADRMUX<1:0> Address/Data Multiplexing Selection bits |
|  | 11 = Lower address bits are multiplexed with data bits using 3 address phases |
|  | $10=$ Lower address bits are multiplexed with data bits using 2 address phases |
|  | 01 L Lower address bits are multiplexed with data bits using 1 address phase |
|  | 00 = Address and data appear on separate pins |
| bit 10 | Unimplemented: Read as '0' |
| bit 9-8 | MODE<1:0>: Parallel Port Mode Select bits |
|  | 11 = Master mode |
|  | $10=$ Enhanced PSP: Pins used are PMRD, PMWR, PMCS, PMD<7:0> and PMA<1:0> |
|  | 01 = Buffered PSP: Pins used are PMRD, PMWR, PMCS and PMD<7:0> |
|  | 00 = Legacy Parallel Slave Port: Pins used are PMRD, PMWR, PMCS and PMD<7:0> |
| bit 7-6 | CSF<1:0>: Chip Select Function bits |
|  | 11 = Reserved |
|  | $10=$ PMA<14> is used for Chip Select 1 |
|  | 01 = Reserved |
|  | $00=$ PMCS1 is used for Chip Select 1 |
| bit 5 | ALP: Address Latch Polarity bit |
|  | 1 = Active-high (PMALL, PMALH and PMALU) |
|  | $0=$ Active-low ( $\overline{\text { PMALL }}, \overline{\text { PMALH }}$ and $\overline{\text { PMALU }})$ |
| bit 4 | ALMODE: Address Latch Strobe Mode bit |
|  | ```1 = Enables "smart" address strobes (each address phase is only present if the current access would cause a different address in the latch than the previous address) \(0=\) Disables "smart" address strobes``` |
| bit 3 | Unimplemented: Read as '0' |
| bit 2 | BUSKEEP: Bus Keeper bit |
|  | 1 = Data bus keeps its last value when not actively being driven |
|  | $0=$ Data bus is in a high-impedance state when not actively being driven |
| bit 1-0 | IRQM<1:0> Interrupt Request Mode bits |
|  | ```11 = Interrupt is generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode), or on a read or write operation when PMA<1:0> = 11 (Addressable PSP mode only) 10 = Reserved``` |
|  | 01 = Interrupt is generated at the end of a read/write cycle |
|  | $00=$ No interrupt is generated |

## REGISTER 20-2: PMCON2: EPMP CONTROL REGISTER 2

| R-0, HSC | U-0 | R/C-0, HS | R/C-0, HS | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PMPBUSY | - | ERROR | TIMEOUT | - | - | - | - |
| bit 15 |  |  | bit 8 |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RADDR23 ${ }^{(1)}$ | RADDR22 ${ }^{(1)}$ | RADDR21 ${ }^{(1)}$ | RADDR20 ${ }^{(1)}$ | RADDR19 ${ }^{(1)}$ | RADDR18 ${ }^{(1)}$ | RADDR17 ${ }^{(1)}$ | RADDR16 ${ }^{(1)}$ |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |


| Legend: | HS = Hardware Settable bit | HSC = Hardware Settable/Clearable bit |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1 '=$ Bit is set | $\prime 0$ ' = Bit is cleared $\quad \mathrm{C}=$ Clearable bit |

bit 15 PMPBUSY: EPMP Busy bit (Master mode only)
1 = Port is busy
$0=$ Port is not busy
bit 14 Unimplemented: Read as ' 0 '
bit 13 ERROR: EPMP Error bit
1 = Transaction error (illegal transaction was requested)
$0=$ Transaction completed successfully
bit 12 TIMEOUT: EPMP Time-out bit
1 = Transaction timed out
$0=$ Transaction completed successfully
bit 11-8 Unimplemented: Read as ' 0 '
bit 7-0 RADDR<23:16>: EPMP Reserved Address Space bits ${ }^{(1)}$
Note 1: If RADDR<23:16> $=00000000$, then the last EDS address for Chip Select 2 will be FFFFFFh.

## PIC24FJ128GA204 FAMILY

## REGISTER 20-3: PMCON3: EPMP CONTROL REGISTER 3

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PTWREN | PTRDEN | PTBE1EN | PTBE0EN | - | AWAITM1 | AWAITM0 | AWAITE |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 U-0 |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U-0 |  |  |  |  |  |  |  |
| - | - | - | - | - | U-0 | U-0 | - |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared |

bit 15 PTWREN: EPMP Write/Enable Strobe Port Enable bit
1 = PMWR port is enabled
$0=$ PMWR port is disabled
bit $14 \quad$ PTRDEN: EPMP Read/Write Strobe Port Enable bit
1 = PMRD/PMWR port is enabled
$0=\mathrm{PMRD} / \overline{\mathrm{PMWR}}$ port is disabled
bit 13 PTBE1EN: EPMP High Nibble/Byte Enable Port Enable bit
1 = PMBE1 port is enabled
$0=$ PMBE1 port is disabled
bit 12 PTBEOEN: EPMP Low Nibble/Byte Enable Port Enable bit
1 = PMBE0 port is enabled
$0=$ PMBE0 port is disabled
bit 11 Unimplemented: Read as ' 0 '
bit 10-9 AWAITM<1:0>: Address Latch Strobe Wait States bits
$11=$ Wait of $31 / 2$ TCY
$10=$ Wait of $21 / 2$ TCY
$01=$ Wait of $11 / 2$ TCY
$00=$ Wait of $1 / 2$ TCY
bit 8 AWAITE: Address Hold After Address Latch Strobe Wait States bits
1 = Wait of $11 / 4$ TcY
$0=$ Wait of $1 / 4 \mathrm{TCY}$
bit 7-0 Unimplemented: Read as ' 0 '

## REGISTER 20-4: PMCON4: EPMP CONTROL REGISTER 4

| U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | PTEN14 | - | - | - | - | PTEN<9:8> |  |
| bit 15 bit 8 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PTEN<7:3> |  |  | PTEN<2:0> |  |  |  |
| bit 7 |  |  |  |  | bit 0 |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared | $\mathrm{x}=$ Bit is unknown

bit 15 Unimplemented: Read as ' 0 '
bit $14 \quad$ PTEN14: PMA14 Port Enable bit
1 = PMA14 functions as either Address Line 14 or Chip Select 1
$0=$ PMA14 functions as port I/O
bit 13-10 Unimplemented: Read as ' 0 '
bit 9-3 PTEN $\mathbf{9}$ :3>: EPMP Address Port Enable bits
$1=P M A<9: 3>$ function as EPMP address lines
$0=$ PMA<9:3> function as port I/Os
bit 2-0 PTEN<2:0>: PMALU/PMALH/PMALL Strobe Enable bits
$1=P M A<2: 0>$ function as either address lines or address latch strobes
$0=$ PMA<2:0> function as port I/Os

## PIC24FJ128GA204 FAMILY

REGISTER 20-5: PMCSxCF: EPMP CHIP SELECT x CONFIGURATION REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CSDIS | CSP | CSPTEN | BEP | - | WRSP | RDSP | SM |
| bit 15 |  |  |  |  |  |  | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| ACKP | PTSZ1 | PTSZ0 | - | - | - | - | - |
| bit 7 |  |  |  |  |  |  | bit 0 |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

CSDIS: Chip Select x Disable bit
1 = Disables the Chip Select x functionality
$0=$ Enables the Chip Select $x$ functionality
CSP: Chip Select x Polarity bit
1 = Active-high (PMCSx)
$0=$ Active-low (PMCSx)
CSPTEN: PMCSx Port Enable bit
1 = PMCSx port is enabled
$0=$ PMCSx port is disabled
BEP: Chip Select x Nibble/Byte Enable Polarity bit
1 = Nibble/byte enable is active-high (PMBE0, PMBE1)
$0=$ Nibble/byte enable is active-low ( $\overline{\text { PMBE0 }}, \overline{\text { PMBE1 }})$
bit 11
Unimplemented: Read as ' 0 '
bit 10 WRSP: Chip Select $x$ Write Strobe Polarity bit
For Slave modes and Master mode when SM = 0:
1 = Write strobe is active-high (PMWR)
$0=$ Write strobe is active-low (PMWR)
For Master mode when $\mathrm{SM}=1$ :
1 = Enable strobe is active-high
0 = Enable strobe is active-low
bit $9 \quad$ RDSP: Chip Select $x$ Read Strobe Polarity bit
For Slave modes and Master mode when $\mathrm{SM}=0$ :
1 = Read strobe is active-high (PMRD)
$0=$ Read strobe is active-low ( $\overline{\text { PMRD }}$ )
For Master mode when SM = 1:
1 = Read/write strobe is active-high (PMRD/PMWR)
$0=$ Read/Write strobe is active-low (PMRD/PMWR)
bit $8 \quad$ SM: Chip Select $x$ Strobe Mode bit
$1=$ Read/write and enable strobes (PMRD/PMWR)
$0=$ Read and write strobes (PMRD and PMWR)
bit $7 \quad$ ACKP: Chip Select $x$ Acknowledge Polarity bit
1 = ACK is active-high (PMACK1)
$0=$ ACK is active-low (PMACK1)
bit 6-5 PTSZ<1:0>: Chip Select $x$ Port Size bits
11 = Reserved
$10=$ Reserved
$01=4$-bit port size ( $\mathrm{PMD}<3: 0>$ )
$00=8$-bit port size (PMD<7:0>)
bit 4-0
Unimplemented: Read as ' 0 '

REGISTER 20-6: PMCSxBS: EPMP CHIP SELECT x BASE ADDRESS REGISTER ${ }^{(2)}$

| $R / W^{(1)}$ | $R / W^{(1)}$ | $R / W^{(1)}$ | $R / W^{(1)}$ | $R / W^{(1)}$ | $R / W^{(1)}$ | $R / W^{(1)}$ | $R / W^{(1)}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $B A S E<23: 16>$ |  |  |  |  |  |
| bit 15 |  |  |  |  |  |  | bit 8 |


| R/W ${ }^{(1)}$ |  | U-0 | U-0 | U-0 $W^{(1)}$ | U-0 | U-0 | U-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BASE15 | - | - | - | BASE11 | - | - | - |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-7 BASE<23:15>: Chip Select $x$ Base Address bits ${ }^{(1)}$
bit 6-4 Unimplemented: Read as ' 0 '
bit $3 \quad$ BASE11: Chip Select $x$ Base Address bit ${ }^{(1)}$
bit 2-0 Unimplemented: Read as ' 0 '
Note 1: The value at POR is 0080 h for PMCS1BS and 0880h for PMCS2BS.
2: If the whole PMCS2BS register is written together as $0 \times 0000$, then the last EDS address for Chip Select 1 will be FFFFFFh. In this case, Chip Select 2 should not be used. PMCS1BS has no such feature.

## PIC24FJ128GA204 FAMILY

## REGISTER 20-7: PMCSxMD: EPMP CHIP SELECT x MODE REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACKM1 | ACKM0 | AMWAIT2 | AMWAIT1 | AMWAIT0 | - | - | - |
| bit 15 |  |  | bit 8 |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DWAITB1 | DWAITB0 | DWAITM3 | DWAITM2 | DWAITM1 | DWAITM0 | DWAITE1 | DWAITE0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15-14 ACKM<1:0>: Chip Select $x$ Acknowledge Mode bits
11 = Reserved
$10=$ PMACKx is used to determine when a read/write operation is complete
$01=$ PMACKx is used to determine when a read/write operation is complete with time-out (If DWAITM<3:0> = 0000 , the maximum time-out is 255 TcY or else it is DWAITM<3:0> cycles.)
$00=$ PMACKx is not used
bit 13-11 AMWAIT<2:0>: Chip Select $x$ Alternate Master Wait States bits
111 = Wait of 10 alternate master cycles
-
-
-
001 = Wait of 4 alternate master cycles
$000=$ Wait of 3 alternate master cycles
bit 10-8 Unimplemented: Read as ' 0 '
bit 7-6 DWAITB<1:0>: Chip Select x Data Setup Before Read/Write Strobe Wait States bits
$11=$ Wait of $31 / 4 \mathrm{TcY}$
$10=$ Wait of $21 / 4 \mathrm{TCY}$
$01=$ Wait of $11 / 4$ TCY
$00=$ Wait of $1 / 4$ TCY
bit 5-2 DWAITM<3:0>: Chip Select $x$ Data Read/Write Strobe Wait States bits
For Write Operations:
1111 = Wait of $151 / 2$ TcY
-
-
-
0001 = Wait of $11 / 2$ TCY
$0000=$ Wait of $1 / 2$ TCY
For Read Operations:
$1111=$ Wait of $153 / 4$ TCY
-
-
-
$0001=$ Wait of $13 / 4$ TCY
$0000=$ Wait of $3 / 4$ TCY

## REGISTER 20-7: PMCSxMD: EPMP CHIP SELECT x MODE REGISTER (CONTINUED)

bit 1-0 DWAITE<1:0>: Chip Select x Data Hold After Read/Write Strobe Wait States bits
For Write Operations:
$11=$ Wait of $31 / 4 \mathrm{TCY}$
$10=$ Wait of $21 / 4$ TcY
$01=$ Wait of $11 / 4$ TCY
$00=$ Wait of $1 / 4$ TCY
For Read Operations:
11 = Wait of 3 TcY
$10=$ Wait of 2 TCY
$01=$ Wait of 1 TCY
$00=$ Wait of 0 TcY

## REGISTER 20-8: PMSTAT: EPMP STATUS REGISTER (SLAVE MODE ONLY)

| R-0, HSC | R/W-0, HS | U-0 | U-0 | R-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IBF | IBOV | - | - | IB3F $^{(1)}$ | IB2F $^{(1)}$ | IB1F $^{(1)}$ | IBOF $^{(1)}$ |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R-1, HSC | R/W-0, HS | U-0 | U-0 | R-1, HSC | R-1, HSC | R-1, HSC | R-1, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OBE | OBUF | - | - | OB3E | OB2E | OB1E | OB0E |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | HS = Hardware Settable bit | HSC = Hardware Settable/Clearable bit |
| :--- | :--- | :--- |
| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as '0' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

bit $15 \quad$ IBF: Input Buffer Full Status bit
1 = All writable Input Buffer registers are full
$0=$ Some or all of the writable Input Buffer registers are empty
bit 14 IBOV: Input Buffer Overflow Status bit
1 = A write attempt to a full Input Buffer register occurred (must be cleared in software)
$0=$ No overflow occurred
bit 13-12 Unimplemented: Read as ' 0 '
bit 11-8 IB3F:IB0F: Input Buffer $x$ Status Full bits ${ }^{(1)}$
1 = Input Buffer $x$ contains unread data (reading the buffer will clear this bit)
$0=$ Input Buffer x does not contain unread data
bit 7 OBE: Output Buffer Empty Status bit
1 = All readable Output Buffer registers are empty
$0=$ Some or all of the readable Output Buffer registers are full
bit $6 \quad$ OBUF: Output Buffer Underflow Status bit
1 = A read occurred from an empty Output Buffer register (must be cleared in software)
$0=$ No underflow occurred
bit 5-4 Unimplemented: Read as ' 0 '
bit 3-0 OB3E:OB0E: Output Buffer $x$ Status Empty bit
1 = Output Buffer $x$ is empty (writing data to the buffer will clear this bit)
$0=$ Output Buffer $x$ contains untransmitted data
Note 1: Even though an individual bit represents the byte in the buffer, the bits corresponding to the word (Byte 0 and 1 , or Byte 2 and 3 ) get cleared, even on byte reading.

REGISTER 20-9: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  | bit 8 |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | PMPTTL |
| bit $7 \times$ bit |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15-1 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 0 | PMPTTL: EPMP Module TTL Input Buffer Select bit |
|  | $1=$ EPMP module inputs (PMDx, PMCS1) use TTL input buffers |
|  | $0=$ EPMP module inputs use Schmitt Trigger input buffers |

### 21.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Real-Time Clock and Calendar, refer to the "dsPIC33/PIC24 Family Reference Manual", "RTCC with External Power Control" (DS39745).

The RTCC provides the user with a Real-Time Clock and Calendar (RTCC) function that can be calibrated.
Key features of the RTCC module are:

- Operates in Deep Sleep mode
- Selectable clock source
- Provides hours, minutes and seconds using 24-hour format
- Visibility of one half second period
- Provides calendar - weekday, date, month and year
- Alarm-configurable for half a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month or one year
- Alarm repeat with decrementing counter
- Alarm with indefinite repeat chime
- Year 2000 to 2099 leap year correction
- BCD format for smaller software overhead
- Optimized for long-term battery operation
- User calibration of the 32.768 kHz clock crystal/ 32K INTRC frequency with periodic auto-adjust
- Optimized for long-term battery operation
- Fractional second synchronization
- Calibration to within $\pm 2.64$ seconds error per month
- Calibrates up to 260 ppm of crystal error
- Ability to periodically wake-up external devices without CPU intervention (external power control)
- Power control output for external circuit control
- Calibration takes effect every 15 seconds
- Runs from any one of the following:
- External Real-Time Clock (RTC) of 32.768 kHz
- Internal 31.25 kHz LPRC clock
- 50 Hz or 60 Hz external input


### 21.1 RTCC Source Clock

The user can select between the SOSC crystal oscillator, LPRC internal oscillator or an external $50 \mathrm{~Hz} /$ 60 Hz power line input as the clock reference for the RTCC module. This gives the user an option to trade off system cost, accuracy and power consumption, based on the overall system needs.

## FIGURE 21-1: RTCC BLOCK DIAGRAM



### 21.2 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers


### 21.2.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding Register Pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR<1:0> bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 21-1).
By writing the RTCVALH byte, the RTCC Pointer value, the RTCPTR<1:0> bits decrement by one until they reach ' 00 '. Once they reach ' 00 ', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 21-1: RTCVAL REGISTER MAPPING

| RTCPTR<1:0> | RTCC Value Register Window |  |
| :---: | :---: | :---: |
|  | RTCVAL<15:8> | RTCVAL<7:0> |
| 00 | MINUTES | SECONDS |
| 01 | WEEKDAY | HOURS |
| 10 | MONTH | DAY |
| 11 | - | YEAR |

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR<1:0> bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 21-2).
By writing the ALRMVALH byte, the ALRMPTR<1:0> bits (the Alarm Pointer value) decrement by one until they reach ' 00 '. Once they reach ' 00 ', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

TABLE 21-2: ALRMVAL REGISTER MAPPING

| ALRMPTR <br> $<\mathbf{1}: 0>$ | Alarm Value Register Window |  |
| :---: | :---: | :---: |
|  | ALRMVAL<15:8> | ALRMVAL<7:0> |
| 00 | ALRMMIN | ALRMSEC |
| 01 | ALRMWD | ALRMHR |
| 10 | ALRMMNTH | ALRMDAY |
| 11 | - | - |

Considering that the 16 -bit core does not distinguish between 8 -bit and 16 -bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes, the ALRMPTR<1:0> value will be decremented. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note: This only applies to read operations and not write operations.
21.2.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (see Example 21-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only one instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 21-1.

### 21.2.3 SELECTING RTCC CLOCK SOURCE

The clock source for the RTCC module can be selected using the RTCLK<1:0> bits in the RTCPWC register. When the bits are set to ' 00 ', the Secondary Oscillator (SOSC) is used as the reference clock and when the bits are '01', LPRC is used as the reference clock. When RTCLK<1:0> = 10 and 11, the external power line ( 50 Hz and 60 Hz ) is used as the clock source.

## EXAMPLE 21-1: SETTING THE RTCWREN BIT

```
asm volatile("push w7");
asm volatile("push w8");
asm volatile("disi #5");
asm volatile("mov #0x55, w7");
asm volatile("mov w7, _NVMKEY");
asm volatile("mov #0xAA, w8");
asm volatile("mov w8, _NVMKEY");
asm volatile("bset _RC\overline{FGCAL, #13"); //set the RTCWREN bit}
asm volatile("pop w8");
asm volatile("pop w7");
```


### 21.3 Registers

### 21.3.1 RTCC CONTROL REGISTERS

REGISTER 21-1: RCFGCAL: RTCC CALIBRATION/CONFIGURATION REGISTER ${ }^{(1)}$

| R/W-0 | U-0 | R/W-0 | R-0, HSC | R-0, HSC | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RTCEN $^{(2)}$ | - | RTCWREN | RTCSYNC | HALFSEC ${ }^{(3)}$ | RTCOE | RTCPTR1 | RTCPTR0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CAL7 | CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CAL0 |
| bit 7 |  |  |  |  |  |  |  |


| Legend: | HSC $=$ Hardware Settable/Clearable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | 0 ' $=$ Bit is cleared |

bit 15 RTCEN: RTCC Enable bit ${ }^{(2)}$
$1=$ RTCC module is enabled
$0=$ RTCC module is disabled
bit 14 Unimplemented: Read as ' 0 '
bit 13 RTCWREN: RTCC Value Registers Write Enable bit
1 = RTCVALH and RTCVALL registers can be written to by the user
$0=$ RTCVALH and RTCVALL registers are locked out from being written to by the user
RTCSYNC: RTCC Value Registers Read Synchronization bit
1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid.
$0=$ RTCVALH, RTCVALL or ALCFGRPT registers can be read without concern over a rollover ripple
HALFSEC: Half Second Status bit ${ }^{(3)}$
1 = Second half period of a second
$0=$ First half period of a second
bit 10 RTCOE: RTCC Output Enable bit
1 = RTCC output is enabled
$0=$ RTCC output is disabled
bit 9-8 RTCPTR<1:0>: RTCC Value Register Window Pointer bits
Points to the corresponding RTCC Value registers when reading the RTCVALH and RTCVALL registers.
The RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches ' 00 '.
RTCVAL<15:8>:
11 = Reserved
$10=$ MONTH
01 = WEEKDAY
$00=$ MINUTES
RTCVAL<7:0>:
11 = YEAR
$10=$ DAY
01 = HOURS
$00=$ SECONDS
Note 1: The RCFGCAL register is only affected by a POR.
2: A write to the RTCEN bit is only allowed when RTCWREN $=1$.
3: This bit is read-only; it is cleared to ' 0 ' on a write to the lower half of the MINSEC register.

## PIC24FJ128GA204 FAMILY

## REGISTER 21-1: RCFGCAL: RTCC CALIBRATION/CONFIGURATION REGISTER ${ }^{(1)}$ (CONTINUED)

bit 7-0 CAL<7:0>: RTC Drift Calibration bits
01111111 = Maximum positive adjustment; adds 127 RTC clock pulses every 15 seconds
-
-
-
00000001 = Minimum positive adjustment; adds 1 RTC clock pulse every 15 seconds $00000000=$ No adjustment
11111111 = Minimum negative adjustment; subtracts 1 RTC clock pulse every 15 seconds
-
-
-
$10000000=$ Maximum negative adjustment; subtracts 128 RTC clock pulses every 15 seconds
Note 1: The RCFGCAL register is only affected by a POR.
2: A write to the RTCEN bit is only allowed when RTCWREN $=1$.
3: This bit is read-only; it is cleared to ' 0 ' on a write to the lower half of the MINSEC register.

## REGISTER 21-2: RTCPWC: RTCC POWER CONTROL REGISTER ${ }^{(1)}$

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWCEN | PWCPOL | PWCPRE | PWSPRE | RTCLK1 $^{(2)}$ | RTCLK0 $^{(\mathbf{2})}$ | RTCOUT1 | RTCOUT0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 7 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | 0 ' $=$ Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

bit 15 PWCEN: Power Control Enable bit
1 = Power control is enabled
$0=$ Power control is disabled
bit $14 \quad$ PWCPOL: Power Control Polarity bit
1 = Power control output is active-high
$0=$ Power control output is active-low
bit 13 PWCPRE: Power Control/Stability Prescaler bit
1 = PWC stability window clock is divide-by-2 of the source RTCC clock
$0=$ PWC stability window clock is divide-by-1 of the source RTCC clock
bit 12
PWSPRE: Power Control Sample Prescaler bit
1 = PWC sample window clock is divide-by-2 of the source RTCC clock
$0=$ PWC sample window clock is divide-by-1 of the source RTCC clock
bit 11-10
RTCLK<1:0>: RTCC Clock Source Select bits ${ }^{(2)}$
11 = External power line ( 60 Hz )
$10=$ External power line source $(50 \mathrm{~Hz})$
01 = Internal LPRC Oscillator
$00=$ External Secondary Oscillator (SOSC)
bit 9-8 RTCOUT<1:0>: RTCC Output Source Select bits
11 = Power control
$10=$ RTCC clock
01 = RTCC seconds clock
$00=$ RTCC alarm pulse
bit 7-0 Unimplemented: Read as ' 0 '
Note 1: The RTCPWC register is only affected by a POR.
2: When a new value is written to these register bits, the lower half of the MINSEC register should also be written to properly reset the clock prescalers in the RTCC.

## PIC24FJ128GA204 FAMILY

## REGISTER 21-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALRMEN | CHIME | AMASK3 | AMASK2 | AMASK1 | AMASK0 | ALRMPTR1 | ALRMPTR0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARPT7 | ARPT6 | ARPT5 | ARPT4 | ARPT3 | ARPT2 | ARPT1 | ARPT0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |

bit 15
bit 14
ALRMEN: Alarm Enable bit
1 = Alarm is enabled (cleared automatically after an alarm event whenever ARPT<7:0> = 00h and CHIME $=0$ )
$0=$ Alarm is disabled
CHIME: Chime Enable bit
1 = Chime is enabled; ARPT<7:0> bits are allowed to roll over from 00h to FFh
$0=$ Chime is disabled; ARPT<7:0> bits stop once they reach 00 h
bit 13-10 AMASK<3:0>: Alarm Mask Configuration bits
0000 = Every half second
0001 = Every second
0010 = Every 10 seconds
0011 = Every minute
0100 = Every 10 minutes
0101 = Every hour
$0110=$ Once a day
0111 = Once a week
$1000=$ Once a month
1001 = Once a year (except when configured for February 29 ${ }^{\text {th }}$, once every 4 years)
101x = Reserved - do not use
11xx = Reserved - do not use
bit 9-8 ALRMPTR<1:0>: Alarm Value Register Window Pointer bits
Points to the corresponding Alarm Value registers when reading the ALRMVALH and ALRMVALL registers. The ALRMPTR<1:0> value decrements on every read or write of ALRMVALH until it reaches ' 00 '.
ALRMVAL<15:8>:
$00=$ ALRMMIN
01 = ALRMWD
$10=$ ALRMMNTH
11 = PWCSTAB
ALRMVAL<7:0>:
$00=$ ALRMSEC
01 = ALRMHR
$10=$ ALRMDAY
11 = PWCSAMP
bit 7-0 ARPT<7:0>: Alarm Repeat Counter Value bits
11111111 = Alarm will repeat 255 more times
-
-
-
00000000 = Alarm will not repeat
The counter decrements on any alarm event; it is prevented from rolling over from 00h to FFh unless CHIME $=1$.

### 21.3.2 RTCVAL REGISTER MAPPINGS

REGISTER 21-4: YEAR: YEAR VALUE REGISTER ${ }^{(1)}$

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  | bit 8 |  |  |  |  |


| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| YRTEN3 | YRTEN2 | YRTEN2 | YRTEN1 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7 |  |  |  |  | bit 0 |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplement | as '0' |
| :---: | :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |

bit 15-8 Unimplemented: Read as ' 0 '
bit 7-4 YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit bits Contains a value from 0 to 9 .
bit 3-0 YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit bits Contains a value from 0 to 9 .

Note 1: A write to this register is only allowed when RTCWREN $=1$.

## REGISTER 21-5: MTHDY: MONTH AND DAY VALUE REGISTER ${ }^{(1)}$

| U-0 |  |  |  |  |  |  |  |  | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | MTHTEN0 | MTHONE3 | MTHONE2 | MTHONE1 | MTHONE0 |  |  |  |  |  |  |  |  |
| bit 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | DAYTEN1 | DAYTEN0 | DAYONE3 | DAYONE2 | DAYONE1 | DAYONE0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

bit 15-13 Unimplemented: Read as ' 0 '
bit 12 MTHTENO: Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of ' 0 ' or ' 1 '.
bit 11-8 MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9 .
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-4 DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3 .
bit 3-0 DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9 .

Note 1: A write to this register is only allowed when RTCWREN $=1$.

## PIC24FJ128GA204 FAMILY

## REGISTER 21-6: WKDYHR: WEEKDAY AND HOURS VALUE REGISTER ${ }^{(1)}$

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | WDAY2 | WDAY1 | WDAY0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 |  |  |  |  |  |  |  |  | U-0 | R/W-x | R/W-x | R/W | R/x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | HRTEN1 | HRTEN0 | HRONE3 | HRONE2 | HRONE1 | HRONE0 |  |  |  |  |  |  |  |  |
| bit 7 |  |  |  |  | bit 0 |  |  |  |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

bit 15-11 Unimplemented: Read as ' 0 '
bit 10-8 WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits
Contains a value from 0 to 6 .
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-4 HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits Contains a value from 0 to 2 .
bit 3-0 HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits Contains a value from 0 to 9 .

Note 1: A write to this register is only allowed when RTCWREN $=1$.

## REGISTER 21-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER

| U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | MINTEN2 | MINTEN1 | MINTEN0 | MINONE3 | MINONE2 | MINONE1 | MINONE0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 |  |  |  |  |  |  |  |  |  |  |  | R/W-x | R/W-x | R/W-x | R/W | R/W-x | R/W-x |  | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | SECTEN2 | SECTEN1 | SECTEN0 | SECONE3 | SECONE2 | SECONE1 | SECONE0 |  |  |  |  |  |  |  |  |  |  |  |  |
| bit 7 |  |  |  |  | bit 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0 '=$ Bit is cleared |


| bit 15 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 14-12 | MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits |
|  | Contains a value from 0 to 5. <br> MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits <br> bit 11-8 <br>  <br> Contains a value from 0 to 9. |
| bit 7 | Unimplemented: Read as ' 0 ' |
| bit 6-4 | SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits |
| Contains a value from 0 to 5. |  |

### 21.3.3 ALRMVAL REGISTER MAPPINGS

REGISTER 21-8: ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER ${ }^{(1)}$

| U-0 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| - | - | MTHTEN0 | MTHONE3 | MTHONE2 | MTHONE1 | MTHONE0 |  |
| bit 15 |  |  |  |  | bit 8 |  |  |


| $\mathrm{U}-0$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| - | - | DAYTEN1 | DAYTEN0 | DAYONE3 | DAYONE2 | DAYONE1 | DAYONE0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

bit 15-13 Unimplemented: Read as ' 0 '
bit 12 MTHTENO: Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of ' 0 ' or ' 1 '.
bit 11-8 MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9 .
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-4 DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3.
bit 3-0 DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9 .

Note 1: A write to this register is only allowed when RTCWREN $=1$.

## REGISTER 21-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER ${ }^{(1)}$

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | WDAY2 | WDAY1 | WDAY0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | HRTEN1 | HRTEN0 | HRONE3 | HRONE2 | HRONE1 | HRONE0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplemen | as ' 0 ' |
| :---: | :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |

bit 15-11 Unimplemented: Read as ' 0 '
bit 10-8 WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits Contains a value from 0 to 6.
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-4 HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits Contains a value from 0 to 2 .
bit 3-0 HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits Contains a value from 0 to 9 .

Note 1: A write to this register is only allowed when RTCWREN $=1$.

## PIC24FJ128GA204 FAMILY

REGISTER 21-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER

| U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | MINTEN2 | MINTEN1 | MINTEN0 | MINONE3 | MINONE2 | MINONE1 | MINONE0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | SECTEN2 | SECTEN1 | SECTEN0 | SECONE3 | SECONE2 | SECONE1 | SECONE0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15 | Unimplemented: Read as '0' |
| :--- | :--- |
| bit 14-12 | MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits |
|  | Contains a value from 0 to 5. |
| bit 11-8 | MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits <br> Contains a value from 0 to 9. |
| bit 7 | Unimplemented: Read as ' 0 ' |
| bit 6-4 | SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits <br> Contains a value from 0 to 5. |
| bit 3-0 | SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits <br> Contains a value from 0 to 9. |

REGISTER 21-11: RTCCSWT: RTCC POWER CONTROL AND SAMPLE WINDOW TIMER REGISTER ${ }^{(1)}$

| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWCSTAB7 | PWCSTAB6 | PWCSTAB5 | PWCSTAB4 | PWCSTAB3 | PWCSTAB2 | PWCSTAB1 | PWCSTAB0 |
| bit 15 |  |  |  |  | bit 8 |  |  |


| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWCSAMP7 ${ }^{(2)}$ | PWCSAMP6 ${ }^{(2)}$ | PWCSAMP5 ${ }^{(2)}$ | PWCSAMP4 ${ }^{(2)}$ | PWCSAMP3 ${ }^{(2)}$ | PWCSAMP2 ${ }^{(2)}$ | PWCSAMP1 ${ }^{(2)}$ | PWCSAMP0 ${ }^{(2)}$ |
| bit 7 |  |  |  |  |  |  | bit 0 |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared |

bit 15-8 PWCSTAB<7:0>: Power Control Stability Window Timer bits
11111111 = Stability window is 255 TPWCCLK clock periods
$11111110=$ Stability window is 254 TPWCCLK clock periods
-
-
-
00000001 = Stability window is 1 TPWCCLK clock period $00000000=$ No stability window; sample window starts when the alarm event triggers
bit 7-0

```
PWCSAMP<7:0>: Power Control Sample Window Timer bits }\mp@subsup{}{}{(2)
11111111 = Sample window is always enabled, even when PWCEN = 0
11111110 = Sample window is 254 TPWCCLK clock periods
•
•
-
00000001 = Sample window is 1 TPWCCLK clock period
00000000 = No sample window
```

Note 1: A write to this register is only allowed when RTCWREN $=1$.
2: The sample window always starts when the stability window timer expires, except when its initial value is 00 h .

### 21.4 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses and storing the value into the lower half of the RCFGCAL register. The 8-bit signed value loaded into the lower half of RCFGCAL is multiplied by four and will either be added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
2. Once the error is known, it must be converted to the number of error clock pulses per minute.
3. a) If the oscillator is faster than ideal (negative result from Step 2), the RCFGCAL register value must be negative. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.
b) If the oscillator is slower than ideal (positive result from Step 2), the RCFGCAL register value must be positive. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

## EQUATION 21-1:

```
(Ideal Frequency }\dagger\mathrm{ - Measured Frequency) * 60=
Clocks per Minute
    \dagger Ideal Frequency = 32,768 Hz
```

Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off, or immediately after the rising edge of the seconds pulse, except when SECONDS $=00,15,30$ or 45 . This is due to the auto-adjust of the RTCC at 15 -second intervals.

Note: It is up to the user to include, in the error value, the initial error of the crystal: drift due to temperature and drift due to crystal aging.

### 21.5 Alarm

- Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<15>)
- One-time alarm and repeat alarm options available


### 21.5.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVAL should only take place when ALRMEN $=0$.
As shown in Figure 21-2, the interval selection of the alarm is configured through the AMASK $<3: 0>$ bits (ALCFGRPT<13:10>). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur.
The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs, once the alarm is enabled, is stored in the ARPT<7:0> bits (ALCFGRPT<7:0>). When the value of the ARPTx bits equals 00 h and the CHIME bit (ALCFGRPT<14>) is cleared, the repeat function is disabled, and only a single alarm will occur. The alarm can be repeated, up to 255 times, by loading ARPT<7:0> with FFh.

After each alarm is issued, the value of the ARPTx bits is decremented by one. Once the value has reached 00 h , the alarm will be issued one last time, after which, the ALRMEN bit will be cleared automatically and the alarm will turn off.
Indefinite repetition of the alarm can occur if the CHIME bit $=1$. Instead of the alarm being disabled when the value of the ARPTx bits reaches 00h, it rolls over to FFh and continues counting indefinitely while CHIME is set.

### 21.5.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a trigger clock to other peripherals.

Note: Changing any of the registers, other than the RCFGCAL and ALCFGRPT registers, and the CHIME bit while the alarm is enabled (ALRMEN = 1), can result in a false alarm event leading to a false alarm interrupt. To avoid a false alarm event, the timer and alarm values should only be changed while the alarm is disabled (ALRMEN $=0$ ). It is recommended that the ALCFGRPT register and CHIME bit be changed when RTCSYNC $=0$.

## FIGURE 21-2: ALARM MASK SETTINGS



Note 1: Annually, except when configured for February 29.

### 21.6 Power Control

The RTCC includes a power control feature that allows the device to periodically wake-up an external device, wait for the device to be stable before sampling wake-up events from that device and then shut down the external device. This can be done completely autonomously by the RTCC, without the need to wake from the current lower power mode (Sleep, Deep Sleep, etc.).
To use this feature:

1. Enable the RTCC (RTCEN = 1).
2. Set the PWCEN bit (RTCPWC<15>).
3. Configure the RTCC pin to drive the PWC control signal (RTCOE = 1 and RTCOUT<1:0> = 11).
The polarity of the PWC control signal may be chosen using the PWCPOL bit (RTCPWC<14>). An active-low or active-high signal may be used with the appropriate
external switch to turn on or off the power to one or more external devices. The active-low setting may also be used in conjunction with an open-drain setting on the RTCC pin, in order to drive the ground pin(s) of the external device directly (with the appropriate external VDD pull-up device), without the need for external switches. Finally, the CHIME bit should be set to enable the PWC periodicity.

### 21.7 RTCC Vbat Operation

The RTCC can operate in Vbat mode when there is a power loss on the VdD pin. The RTCC will continue to operate if the VBat pin is powered on (it is usually connected to the battery).

Note: It is recommended to connect the VBat pin to Vdd if the Vbat mode is not used (not connected to the battery).

NOTES:

### 22.0 CRYPTOGRAPHIC ENGINE

Note: This data sheet summarizes the features of the PIC24FJ128GA204 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Cryptographic Engine" (DS70005133) which is available from the Microchip web site (www.microchip.com).

The Cryptographic Engine provides a new set of data security options. Using its own free-standing state machines, the engine can independently perform NIS standard encryption and decryption of data independently of the CPU. This eliminates the concerns of excessive CPU or program memory overhead that encryption and decryption would otherwise require, while enhancing the application's security.
The primary features of the Cryptographic Engine are:

- Memory-mapped 128-bit and 256-bit memory spaces for encryption/decryption data
- Multiple options for key storage, selection and management
- Support for internal context saving
- Session key encryption and loading
- Half-duplex operation
- DES and Triple DES (3DES) encryption and decryption (64-bit block size):
- Supports 64-bit keys and 2-key or 3-key Triple DES
- AES encryption and decryption (128-bit block size):
- Supports key sizes of 128, 192 or 256 bits
- Supports ECB, CBC, CFB, OFB and CTR modes for both DES and AES standards
- Programmatically secure key storage:
- 512-bit OTP array for key storage, not readable from other memory spaces
- 32-bit Configuration Page
- Simple in-module programming interface
- Supports Key Encryption Key (KEK)
- Support for True and Pseudorandom Number Generation (PRNG) (NIST SP800-90 compliant)
A simplified block diagram of the Cryptographic Engine is shown in Figure 22-1.

FIGURE 22-1: CRYPTOGRAPHIC ENGINE BLOCK DIAGRAM


### 22.1 Data Register Spaces

There are four register spaces used for cryptographic data and key storage:

- CRYTXTA
- CRYTXTB
- CRYTXTC
- CRYKEY

Although mapped into the SFR space, all of these Data Spaces are actually implemented as 128 -bit or 256 -bit wide arrays, rather than groups of 16-bit wide Data registers. Reads and writes to and from these arrays are automatically handled as if they were any other register in the SFR space.
CRYTXTA through CRYTXTC are 128-bit wide spaces; they are used for writing data to and reading from the Cryptographic Engine. Additionally, they are also used for storing intermediate results of the encryption/ decryption operation. None of these registers may be written to when the module is performing an operation (CRYGO = 1).
CRYTXTA and CRYTXTB normally serve as inputs to the encryption/decryption process.
CRYTXTA usually contains the initial plaintext or ciphertext to be encrypted or decrypted. Depending on the mode of operation, CRYTXTB may contain the ciphertext output or intermediate cipher data. It may also function as a programmable length counter in certain operations.
CRYTXTC is primarily used to store the final output of an encryption/decryption operation. It is also used as the input register for data to be programmed to the secure OTP array.
CRYKEY is a 256-bit wide space, used to store cryptographic keys for the selected operation; it is writable from both the SFR space and the secure OTP array. Although mapped into the SFR space, it is a write-only memory area; any data placed here, regardless of its source, cannot be read back by any run-time operations. This feature helps to ensure the security of any key data.

### 22.2 Modes of Operation

The Cryptographic Engine supports the following modes of operation, determined by the OPMOD<3:0> bits:

- Block Encryption
- Block Decryption
- AES Decryption Key Expansion
- Random Number Generation
- Session Key Generation
- Session Key Encryption
- Session Key Loading

The OPMOD<3:0> bits may be changed while CRYON is set. They should only be changed when a cryptographic operation is not being done (CRYGO = 0).

Once the encryption operation, and the appropriate and valid key configuration is selected, the operation is performed by setting the CRYGO bit. This bit is automatically cleared by hardware when the operation is complete. The CRYGO bit can also be manually cleared by software; this causes any operation in progress to terminate immediately. Clearing this bit in software also sets the CRYABRT bit (CRYSTAT<5>).
For most operations, CRYGO can only be set when an OTP operation is not being performed and there are no other error conditions. CRYREAD, CRYWR, CRYABRT, ROLLOVR, MODFAIL and KEYFAIL must all be ' 0 '.
Setting CRYWR and CRYGO simultaneously will not initiate an OTP programming operation or any other operation. Setting CRYGO when the module is disabled (CRYON $=0$ ) also has no effect.

### 22.3 Enabling the Engine

The Cryptographic Engine is enabled by setting the CRYON bit. Clearing this bit disables both the DES and AES engines, as well as causing the following register bits to be held in Reset:

- CRYGO (CRYCONL<8>)
- TXTABSY (CRYSTAT<6>)
- CRYWR (CRYOTP<0>)

All other register bits and registers may be read and written while $C R Y O N=0$.

### 22.4 Operation During Sleep and Idle Modes

### 22.4.1 OPERATION DURING SLEEP MODES

Whenever the device enters any Sleep or Deep Sleep mode, all operation engine state machines are reset. This feature helps to preserve the integrity, or any data being encrypted or decrypted, by discarding any intermediate text that might be used to break the key.
Any OTP programming operations under way when a Sleep mode is entered are also halted. Depending on what is being programmed, this may result in permanent loss of a memory location or potentially the use of the entire secure OTP array. Users are advised to perform OTP programming only when entry into power-saving modes is disabled.

## Note: OTP programming errors, regardless of the

 source, are not recoverable errors. Users should ensure that all foreseeable interruptions to the programming operation, including device interrupts and entry into power-saving modes, are disabled.
### 22.4.2 OPERATION DURING IDLE MODE

When the CRYSIDL bit (CRYCONL<13>) is ' 0 ', the engine will continue any ongoing operations without interruption when the device enters Idle mode.
When CRYSIDL is ' 1 ', the module behaves as in Sleep modes.

### 22.5 Specific Cryptographic Operations

This section provides the step-wise details for each operation type that is available with the Cryptographic Engine.

### 22.6 Encrypting Data

1. If not already set, set the CRYON bit.
2. Configure the CPHRSEL, CPHRMODx, KEYMODx and KEYSRCx bits as desired to select the proper mode and key length.
3. Set OPMOD<3:0> to ' 0000 '.
4. If a software key is being used, write it to the CRYKEY register. It is only necessary to write the lowest $n$ bits of CRYKEY for a key length of $n$, as all unused CRYKEY bits are ignored.
5. Read the KEYFAIL bit. If this bit is ' 1 ', an illegal configuration has been selected and the encrypt operation will NOT be performed.
6. Write the data to be encrypted to the appropriate CRYTXT register. For a single DES encrypt operation, it is only necessary to write the lowest 64 bits. However, for data less than the block size ( 64 bits for DES, 128 bits for AES), it is the responsibility of the software to properly pad the upper bits within the block.
7. Set the CRYGO bit.
8. In ECB and CBC modes, set the FREEIE bit (CRYCONL<10>) to enable the optional CRYTXTA interrupt to indicate when the next plaintext block can be loaded.
9. Poll the CRYGO bit until it is cleared or wait for the CRYDNIF module interrupt (DONEIE must be set). If other Cryptographic Engine interrupts are enabled, it will be necessary to poll the CRYGO bit to verify the interrupt source.
10. Read the encrypted block from the appropriate CRYTXT register.
11. Repeat Steps 5 through 8 to encrypt further blocks in the message with the same key.

### 22.7 Decrypting Data

1. If not already set, set the CRYON bit.
2. Configure the CPHRSEL, CPHRMODx, KEYMODx and KEYSRCx bits as desired to select the proper mode and key length.
3. Set OPMOD<3:0> to ' 0001 '.
4. If a software key is being used, write the CRYKEY register. It is only necessary to write the lowest $n$ bits of CRYKEY for a key length of $n$, as all unused CRYKEY bits are ignored.
5. If an AES-ECB or AES-CBC mode decryption is being performed, you must first perform an AES decryption key expansion operation.
6. Read the KEYFAIL status bit. If this bit is ' 1 ', an illegal configuration has been selected and the encrypt operation will not be performed.
7. Write the data to be decrypted into the appropriate text/data register. For a DES decrypt operation, it is only necessary to write the lowest 64 bits of CRYTXTB.
8. Set the CRYGO bit.
9. If this is the first decrypt operation after a Reset, or if a key storage program operation was performed after the last decrypt operation, or if the KEYMODx or KEYSRCx fields are changed, the engine will perform a new key expansion operation. This will result in extra clock cycles for the decrypt operation, but will otherwise be transparent to the application (i.e., the CRYGO bit will be cleared only after the key expansion and the decrypt operation have completed).
10. In ECB and CBC modes, set the FREEIE bit (CRYCONL<10>) to enable the optional CRYTXTA interrupt to indicate when the next plaintext block can be loaded.
11. Poll the CRYGO bit until it is cleared or wait for the CRYDNIF module interrupt (DONEIE must be set). If other Cryptographic Engine interrupts are enabled, it will be necessary to poll the CRYGO bit to verify the interrupt source.
12. Read the decrypted block out of the appropriate text/data register.
13. Repeat Steps 6 through 10 to encrypt further blocks in the message with the same key.

### 22.8 Encrypting a Session Key

Note: ECB and CBC modes are restricted to 128-bit session keys only.

1. If not already set, set the CRYON bit.
2. If not already programmed, program the SKEYEN bit to ' 1 '.

Note: Setting SKEYEN permanently makes Key \#1 available as a Key Encryption Key only. It cannot be used for other encryption or decryption operations after that.
3. Set OPMOD<3:0> to ' 1110 '.
4. Configure the CPHRSEL, CPHRMOD<2:0> and KEYMOD<1:0> register bit fields as desired, set SKEYSEL to '0'.
5. Read the KEYFAIL status bit. If this bit is ' 1 ', an illegal configuration has been selected and the encrypt operation will not be performed.
6. Write the software generated session key into the CRYKEY register or generate a random key into the CRYKEY register. It is only necessary to write the lowest $n$ bits of CRYKEY for a key length of $n$, as all unused key bits are ignored.
7. Set the CRYGO bit. Poll the bit until it is cleared by hardware; alternatively, set the DONEIE bit (CRYCONL<11>) to generate an interrupt when the encryption is done.
8. Read the encrypted session key out of the appropriate CRYTXT register.
9. For total key lengths of more than 128 bits, set SKEYSEL to ' 1 ' and repeat Steps 6 and 7.
10. Set KEYSRC<3:0> to ' 0000 ' to use the session key to encrypt data.

### 22.9 Receiving a Session Key

Note: ECB and CBC modes are restricted to 128-bit session keys only.

1. If not already set, set the CRYON bit.
2. If not already programmed, program the SKEYEN bit to ' 1 '.
Note: Setting SKEYEN permanently makes Key \#1 available as a Key Encryption Key only. It cannot be used for other encryption or decryption operations after that. It also permanently disables the ability of software to decrypt the session key into the CRYTXTA register, thereby breaking programmatic security (i.e., software can read the unencrypted key).
3. Set OPMOD<3:0> to ' 1111 '.
4. Configure the CPHRSEL, CPHRMOD<2:0> and KEYMOD<1:0> register bit fields as desired, set SKEYSEL to ' 0 '.
5. Read the KEYFAIL status bit. If this bit is ' 1 ', an illegal configuration has been selected and the encrypt operation will NOT be performed.
6. Write the encrypted session key received into the appropriate CRYTXT register.
7. Set the CRYGO bit. Poll the bit until it is cleared by hardware; alternatively, set the DONEIE bit (CRYCONL<11>) to generate an interrupt when the process is done.
8. For total key lengths of more than 128 bits, set SKEYSEL to ' 1 ' and repeat Steps 6 and 7.
9. Set KEYSRC<3:0> to ' 0000 ' to use the newly generated session key to encrypt and decrypt data.

### 22.10 Generating a Pseudorandom Number (PRN)

For operations that require a Pseudorandom Number (PRN), the method outlined in NIST SP800-90 can be adapted for efficient use with the Cryptographic Engine. This method uses the AES algorithm in CTR mode to create PRNs with minimal CPU overhead. PRNs generated in this manner can be used for cryptographic purposes or any other purpose that the host application may require.
The random numbers used as initial seeds can be taken from any source convenient to the user's application. If possible, a non-deterministic random number source should be used.

Note: PRN generation is not available when software keys are disabled (SWKYDIS = 1).
To perform the initial reseeding operation, and subsequent reseedings after the reseeding interval has expired:

1. Store a random number ( 128 bits) in CRYTXTA.
2. For the initial generation ONLY, use a key value of 0 h (128 bits) and a counter value of 0 h .
3. Configure the engine for AES encryption, CTR mode (OPMOD<3:0> = 0000, CPHRSEL = 1, CPHMOD<2:0> = 100).
4. Perform an encrypt operation by setting CRYGO.
5. Move the results in CRYTXTC to RAM. This is the new key value (NEW_KEY).
6. Store another random number (128 bits) in CRYTXTA.
7. Configure the module for encryption as in Step 3.
8. Perform an encrypt operation by setting CRYGO.
9. Store this value in RAM. This is the new counter value (NEW_CTR).
10. For subsequent reseeding operations, use NEW_KEY and NEW_CTR for the starting key and counter values.

To generate the pseudorandom number:

1. Load NEW_KEY value from RAM into CRYKEY.
2. Load NEW_CTR value from RAM into CRYTXTB.
3. Load CRYTXTA with Oh ( 128 bits).
4. Configure the engine for AES encryption, CTR mode (OPMOD<3:0> = 0000, CPHRSEL = 1, CPHMOD<2:0> = 100).
5. Perform an encrypt operation by setting CRYGO.
6. Copy the generated PRN in CRYTXTC (PRNG_VALUE) to RAM.
7. Repeat the encrypt operation.
8. Store the value of CRYTXTC from this round as the new value of NEW_KEY.
9. Repeat the encrypt operation.
10. Store the value of CRYTXTC from this round as the new value of NEW_CTR.
Subsequent PRNs can be generated by repeating this procedure until the reseeding interval has expired. At that point, the reseeding operation is performed using the stored values of NEW_KEY and NEW_CTR.

### 22.11 Generating a Random Number

1. Enable the Cryptographic mode (CRYON (CRYCONL<0>) = 1).
2. Set the OPMOD<3:0> bits to ' 1010 '.
3. Start the request by setting the CRYGO bit (CRYCONL<8>) to ' 1 '.
4. Wait for the CRYGO bit to be cleared to ' 0 ' by the hardware.
5. Read the random number from the CRYTXTA registers.

### 22.12 Testing the Key Source Configuration

The validity of the key source configuration can always be tested by writing the appropriate register bits and then reading the KEYFAIL register bit. No operation needs to be started to perform this check; the module does not even need to be enabled.

### 22.13 Programming CFGPAGE (Page 0) Configuration Bits

1. If not already set, set the CRYON bit. Set KEYPG<3:0> to ' 0000 '.
2. Read the PGMFAIL status bit. If this bit is ' 1 ', an illegal configuration has been selected and the programming operation will not be performed.
3. Write the data to be programmed into the Configuration Page into CRYTXTC<31:0>. Any bits that are set (' 1 ') will be permanently programmed, while any bits that are cleared (' 0 ') will not be programmed and may be programmed at a later time.
4. Set the CRYWR bit. Poll the bit until it is cleared; alternatively, set the OTPIE bit (CRYOTP<6>) to enable the optional OTP done interrupt.
5. Once all programming has completed, set the CRYREAD bit to reload the values from the onchip storage. A read operation must be performed to complete programming.
Note: Do not clear the CRYON bit while the CRYREAD bit is set; this will result in an incomplete read operation and unavailable key data. To recover, set CRYON and CRYREAD, and allow the read operation to fully complete.
6. Poll the CRYREAD bit until it is cleared; alternatively, set the OTPIE bit (CRYOTP<6>) to enable the optional OTP done interrupt.
7. For production programming, the TSTPGM bit can be set to indicate a successful programming operation. When TSTPGM is set, the PGMTST bit (CRYOTP<7>) will also be set, allowing users to see the OTP array status with performing a read operation on the array.

> | Note: | If the device enters Sleep mode during OTP |
| :--- | :--- |
| programming, the contents of the OTP |  |
| array may become corrupted. This is not a |  |
| recoverable error. Users must ensure that |  |
| entry into power-saving modes is disabled |  |
| before OTP programming is performed. |  |

### 22.14 Programming Keys

1. If not already set, set the CRYON bit.
2. Configure KEYPG<3:0> to the page you want to program.
3. Read the PGMFAIL status bit. If this bit is ' 1 ', an illegal configuration has been selected and the programming operation will not be performed.
4. Write the data to be programmed into the Configuration Page into CRYTXTC<63:0>. Any bits that are set (' 1 ') will be permanently programmed, while any bits that are cleared (' 0 ') will not be programmed and may be programmed at a later time.
5. Set the CRYWR bit. Poll the bit until it is cleared; alternatively, set the OTPIE bit (CRYOTP<6>) to enable the optional OTP done interrupt.
6. Repeat Steps 2 through 5 for each OTP array page to be programmed.
7. Once all programming has completed, set the CRYREAD bit to reload the values from the onchip storage. A read operation must be performed to complete programming.
Note: Do not clear the CRYON bit while the CRYREAD bit is set; this will result in an incomplete read operation and unavailable key data. To recover, set CRYON and CRYREAD, and allow the read operation to fully complete.
8. Poll the CRYREAD bit until it is cleared; alternatively, set the OTPIE bit (CRYOTP<6>) to enable the optional OTP done interrupt.
9. For production programming, the TSTPGM bit can be set to indicate a successful programming operation. When TSTPGM is set, the PGMTST bit (CRYOTP<7>) will also be set, allowing users to see the OTP array status with performing a read operation on the array.
Note: If the device enters Sleep mode during OTP programming, the contents of the OTP array may become corrupted. This is not a recoverable error. Users must ensure that entry into power-saving modes is disabled before OTP programming is performed.

### 22.15 Verifying Programmed Keys

To maintain key security, the secure OTP array has no provision to read back its data to any user-accessible memory space in any operating mode. Therefore, there is no way to directly verify programmed data. The only method for verifying that they have been programmed correctly is to perform an encryption operation with a known plaintext/ciphertext pair for each programmed key.

## REGISTER 22-1: CRYCONL: CRYPTOGRAPHIC CONTROL LOW REGISTER

| R/W-0 | U-0 | R/W-0 | R/W-0 | (1) | R/ $0^{(1)}$ | R/W-0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (1) | U-0 | R/W-0, HC ${ }^{(1)}$ |  |  |  |  |  |
| CRYON | - | CRYSIDL $^{(3)}$ | ROLLIE | DONEIE | FREEIE | - | CRYGO |
| bit 15 |  |  | bit 8 |  |  |  |  |


| R/W-0 ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPMOD3 ${ }^{(2)}$ | OPMOD2 ${ }^{(2)}$ | OPMOD1 ${ }^{(2)}$ | OPMOD0 ${ }^{(2)}$ | CPHRSEL ${ }^{(2)}$ | CPHRMOD2 ${ }^{(2)}$ | CPHRMOD1 ${ }^{(2)}$ | CPHRMOD0 ${ }^{(2)}$ |
|  |  |  |  |  |  |  |  |


| Legend: | HC = Hardware Clearable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

bit 15 CRYON: Cryptographic Enable bit
1 = Module is enabled
$0=$ Module is disabled
bit 14 Unimplemented: Read as ' 0 '
bit 13 CRYSIDL: Cryptographic Stop in Idle Control bit ${ }^{(3)}$
1 = Stops module operation in Idle mode
0 = Continues module operation in Idle mode
bit 12 ROLLIE: CRYTXTB Rollover Interrupt Enable bit ${ }^{(1)}$
1 = Generates an interrupt event when the counter portion of CRYTXTB rolls over to ' 0 '
$0=$ Does not generate an interrupt event when the counter portion of CRYTXTB rolls over to ' 0 '
bit 11 DONEIE: Operation Done Interrupt Enable bit ${ }^{(1)}$
1 = Generates an interrupt event when the current cryptographic operation completes
$0=$ Does not generate an interrupt event when the current cryptographic operation completes; software must poll the CRYGO or CRYBSY bit to determine when current cryptographic operation is complete
bit $10 \quad$ FREEIE: Input Text Interrupt Enable bit ${ }^{(1)}$
1 = Generates an interrupt event when the input text (plaintext or ciphertext) is consumed during the current cryptographic operation
$0=$ Does not generate an interrupt event when the input text is consumed
bit $9 \quad$ Unimplemented: Read as ' 0 '
bit 8 CRYGO: Cryptographic Engine Start bit ${ }^{(1)}$
$1=$ Starts the operation specified by OPMOD<3:0> (cleared automatically when operation is done)
$0=$ Stops the current operation (when cleared by software); also indicates the current operation has completed (when cleared by hardware)

Note 1: These bits are reset on system Resets or whenever the CRYMD bit is set.
2: Writes to these bit fields are locked out whenever an operation is in progress (CRYGO bit is set).
3: If the device enters Idle mode when CRYSIDL = 1, the module will stop its current operation. Entering into Idle mode while an OTP write operation is in process can result in irreversible corruption of the OTP.

## REGISTER 22-1: CRYCONL: CRYPTOGRAPHIC CONTROL LOW REGISTER (CONTINUED)

bit 7-4 OPMOD<3:0>: Operating Mode Selection bits ${ }^{(1,2)}$
1111 = Loads session key (decrypt session key in CRYTXTA/CRYTXTB using the Key Encryption Key and write to CRYKEY)
1110 = Encrypts session key (encrypt session key in CRYKEY using the Key Encryption Key and write to CRYTXTA/CRYTXTB)
1011 = Reserved
$1010=$ Generate a random number
1001
-

- $\quad=$ Reserved
- 

0011
0010 = AES decryption key expansion
0001 = Decryption
$0000=$ Encryption
bit $3 \quad$ CPHRSEL: Cipher Engine Select bit ${ }^{(1,2)}$
1 = AES engine
0 = DES engine
bit 2-0 CPHRMOD<2:0>: Cipher Mode bits ${ }^{(1,2)}$
11x = Reserved
101 = Reserved
$100=$ Counter (CTR) mode
011 = Output Feedback (OFB) mode
$010=$ Cipher Feedback (CFB) mode
$001=$ Cipher Block Chaining (CBC) mode
$000=$ Electronic Codebook (ECB) mode
Note 1: These bits are reset on system Resets or whenever the CRYMD bit is set.
2: Writes to these bit fields are locked out whenever an operation is in progress (CRYGO bit is set).
3: If the device enters Idle mode when CRYSIDL = 1, the module will stop its current operation. Entering into Idle mode while an OTP write operation is in process can result in irreversible corruption of the OTP.

## REGISTER 22-2: CRYCONH: CRYPTOGRAPHIC CONTROL HIGH REGISTER



| Legend: |  |  |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplemente | as ' 0 ' |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |

```
bit 15 Unimplemented: Read as ' 0 '
bit 14-8 CTRSIZE<6:0>: Counter Size Select bits \({ }^{(1,2,3)}\)
```

Counter is defined as CRYTXTB<n:0>, where $\mathrm{n}=$ CTRSIZEx. The counter increments after each operation and generates a rollover event when the counter rolls over from ( $2^{n-1}-1$ ) to 0 .
$1111111=128$ bits (CRYTXTB<127:0>)
$1111110=127$ bits (CRYTXTB<126:0>)
-
:
$0000010=3$ bits (CRYTXTB<2:0>)
$0000001=2$ bits (CRYTXTB<1:0>)
$0000000=1$ bit (CRYTXTB<0>); rollover event occurs when CRYTXTB<0> toggles from ' 1 ' to ' 0 '
bit $7 \quad$ SKEYSEL: Session Key Select bit ${ }^{(1)}$
1 = Key generation/encryption/loading performed with CRYKEY<255:128>
$0=$ Key generation/encryption/loading performed with CRYKEY<127:0>
bit 6-5 KEYMOD<1:0>: AES/DES Encrypt/Decrypt Key Mode/Key Length Select bits ${ }^{(1,2)}$
For DES Encrypt/Decrypt Operations (CPHRSEL = 0):
11 = 64-bit, 3-key 3DES
$10=$ Reserved
01 = 64-bit, standard 2-key 3DES
$00=64$-bit DES
For AES Encrypt/Decrypt Operations (CPHRSEL = 1):
11 = Reserved
$10=256$-bit AES
$01=192$-bit AES
$00=128$-bit AES
bit 4 Unimplemented: Read as ' 0 '
bit 3-0 KEYSRC<3:0>: Cipher Key Source bits ${ }^{(1,2)}$
Refer to Table 22-1 and Table 22-2 for KEYSRC<3:0> values.
Note 1: These bits are reset on system Resets or whenever the CRYMD bit is set.
2: Writes to these bit fields are locked out whenever an operation is in progress (CRYGO bit is set).
3: Used only in CTR operations when CRYTXTB is being used as a counter; otherwise, these bits have no effect.

## REGISTER 22-3: CRYSTAT: CRYPTOGRAPHIC STATUS REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| R/HSC-x ${ }^{(1)}$ | R/HSC-0 ${ }^{(1)}$ | R/C-0, HS ${ }^{(2)}$ | $\mathrm{R} / \mathrm{C}-0, \mathrm{HS}^{(2)}$ | U-0 | R/HSC-0 ${ }^{(1)}$ | R/HSC-x ${ }^{(1)}$ | R/HSC-x ${ }^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CRYBSY ${ }^{(4)}$ | TXTABSY | CRYABRT ${ }^{(5)}$ | ROLLOVR | - | MODFAIL ${ }^{(3)}$ | KEYFAIL ${ }^{(3,4)}$ | PGMFAIL ${ }^{(3,4)}$ |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| HS = Hardware Settable bit | $C=$ Clearable bit | $H S C=$ Hardware Settable/Clearable bit |
| $-n=$ Value at POR | $' 1$ ' = Bit is set | $\prime 0$ ' = Bit is cleared $\quad x=$ Reset State Conditional bit |


| bit 15-8 | Unimplemented: Read as '0' |
| :---: | :---: |
| bit 7 | CRYBSY: Cryptographic OTP Array Busy Status bit ${ }^{(1,4)}$ |
|  | 1 = The cryptography module is performing a cryptographic operation or OTP operation $0=$ The module is not currently performing any operation |
| bit 6 | TXTABSY: CRYTXTA Busy Status bit ${ }^{(1)}$ |
|  | $1=$ The CRYTXTA register is busy and may not be written to $0=$ The CRYTXTA is free and may be written to |
| bit 5 | CRYABRT: Cryptographic Operation Aborted Status bit ${ }^{(2,5)}$ |
|  | 1 = Last operation was aborted by clearing the CRYGO bit in software <br> $0=$ Last operation completed normally (CRYGO cleared in hardware) |
| bit 4 | ROLLOVR: Counter Rollover Status bit ${ }^{(2)}$ |
|  | 1 = The CRYTXTB counter rolled over on the last CTR mode operation; once set, this bit must be cleared by software before the CRYGO bit can be set again <br> $0=$ No rollover event has occurred |

bit $3 \quad$ Unimplemented: Read as ' 0 '
bit 2 MODFAIL: Mode Configuration Fail Flag bit ${ }^{(1,3)}$
1 = Currently selected operating and Cipher mode configuration is invalid; the CRYWR bit cannot be set until a valid mode is selected (automatically cleared by hardware with any valid configuration)
$0=$ Currently selected operating and Cipher mode configurations are valid
bit 1
KEYFAIL: Key Configuration Fail Status bit ${ }^{(1,3,4)}$
See Table 22-1 and Table 22-2 for invalid key configurations.
1 = Currently selected key and mode configurations are invalid; the CRYWR bit cannot be set until a valid mode is selected (automatically cleared by hardware with any valid configuration)
$0=$ Currently selected configurations are valid
bit $0 \quad$ PGMFAIL: Key Storage/Configuration Program Fail Flag bit ${ }^{(1,3,4)}$
$1=$ The page indicated by KEYPG<3:0> is reserved or locked; the CRYWR bit cannot be set and no programming operation can be started
$0=$ The page indicated by KEYPG<3:0> is available for programming
Note 1: These bits are reset on system Resets or whenever the CRYMD bit is set.
2: These bits are reset on system Resets when the CRYMD bit is set or when CRYGO is cleared.
3: These bits are functional even when the module is disabled (CRYON $=0$ ); this allows mode configurations to be validated for compatibility before enabling the module.
4: These bits are automatically set during all OTP read operations, including the initial read at POR. Once the read is completed, the bit assumes the proper state that reflects the current configuration.
5: If this bit is set, a cryptographic operation cannot be performed.

## REGISTER 22-4: CRYOTP: CRYPTOGRAPHIC OTP PAGE PROGRAM CONTROL REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |
| bit 8 |  |  |  |  |  |  |  |


| R/HSC-x ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | R/S/HC-1 | R/W-0 ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | R/S/HC-0 ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PGMTST | OTPIE | CRYREAD ${ }^{(3,4)}$ | KEYPG3 | KEYPG2 | KEYPG1 | KEYPG0 | CRYWR ${ }^{(3,4)}$ |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $\mathrm{S}=$ Settable bit | $\mathrm{HC}=$ Hardware Clearable bit | $\mathrm{HSC}=$ Hardware Settable/Clearable bit |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |

bit 15-8 Unimplemented: Read as '0'
bit $7 \quad$ PGMTST: Key Storage/Configuration Program Test bit ${ }^{(1)}$
This bit mirrors the state of the TSTPGM bit and is used to test the programming of the secure OTP array after programming.
$1=$ TSTPGM (CFGPAGE<30>) is programmed (' 1 ')
$0=$ TSTPGM is not programmed (' 0 ')
bit $6 \quad$ OTPIE: Key Storage/Configuration Program Interrupt Enable bit ${ }^{(1)}$
$1=$ Generates an interrupt when the current programming or read operation completes
$0=$ Does not generate an interrupt when the current programming or read operation completes; software must poll the CRYWR, CRYREAD or CRYBSY bit to determine when the current programming operation is complete
bit 5 CRYREAD: Cryptographic Key Storage/Configuration Read bit ${ }^{(3,4)}$
$1=$ This bit is set to start a read operation; read operation is in progress while this bit is set and CRYGO = 1
$0=$ Read operation has completed
bit 4-1 KEYPG<3:0>: Key Storage/Configuration Program Page Select bits ${ }^{(1)}$
1111
-

- $\quad=$ Reserved
- 

1001
$1000=$ OTP Page 8
0111 = OTP Page 7
$0110=$ OTP Page 6
$0101=$ OTP Page 5
0100 = OTP Page 4
0011 = OTP Page 3
$0010=$ OTP Page 2
0001 = OTP Page 1
0000 = Configuration Page (CFGPAGE, OTP Page 0)
bit $0 \quad$ CRYWR: Cryptographic Key Storage/Configuration Program bit ${ }^{(2,3,4)}$
1 = Programs the Key Storage/Configuration bits with the value found in CRYTXTC<63:0>
$0=$ Program operation has completed
Note 1: These bits are reset on systems Resets or whenever the CRYMD bit is set.
2: These bits are reset on systems Resets, when the CRYMD bit is set or when CRYGO is cleared.
3: Set this bit only when CRYON $=1$ and CRYGO $=0$. Do not set CRYREAD or CRYWR both, at any given time.
4: Do not clear CRYON or these bits while they are set; always allow the hardware operation to complete and clear the bit automatically.

## REGISTER 22-5: CFGPAGE: SECURE ARRAY CONFIGURATION BITS (OTP PAGE 0) REGISTER

| r-x | R/PO-x | U-x | U-x | R/PO-x | R/PO-x | R/PO-x | R/PO-x |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: | ---: |
| - | TSTPGM $^{(1)}$ | - | - | KEY4TYPE1 | KEY4TYPE0 | KEY3TYPE1 | KEY3TYPE0 |
| bit 31 |  |  |  |  | bit 24 |  |  |


| R/PO-x | R/PO-x | R/PO-x | R/PO-x | R/PO-x | R/PO-x | R/PO-x | R/PO-x |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| KEY2TYPE1 | KEY2TYPE0 | KEY1TYPE1 | KEY1TYPE0 | SKEYEN | LKYSRC7 | LKYSRC6 | LKYSRC5 |
| bit 23 |  |  |  | bit 16 |  |  |  |


| R/PO-x | R/PO-x | R/PO-x | R/PO-x | R/PO-x | R/PO-x | R/PO-x | R/PO-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LKYSRC4 | LKYSRC3 | LKYSRC2 | LKYSRC1 | LKYSRC0 | SRCLCK | WRLOCK8 | WRLOCK7 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/PO-x | R/PO-x | R/PO-x | R/PO-x | R/PO-x | R/PO-x | R/PO-x | R/PO-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRLOCK6 | WRLOCK5 | WRLOCK74 | WRLOCK3 | WRLOCK2 | WRLOCK1 | WRLOCK0 | SWKYDIS |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | $\mathrm{r}=$ Reserved bit |  |
| :--- | :--- | :--- |
| $\mathrm{R}=$ Readable bit | $\mathrm{PO}=$ Program Once bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

bit 31 Reserved: Do not modify
bit $30 \quad$ TSTPGM: Customer Program Test bit ${ }^{(1)}$
1 = CFGPAGE has been programmed
$0=$ CFGPAGE has not been programmed
bit 29-28 Unimplemented: Read as ' 0 '
bit 27-26 KEY4TYPE<1:0>: Key Type for OTP Pages 7 and 8 bits
$00=$ Keys in these pages are for DES/2DES operations only
01 = Keys in these pages are for 3DES operations only
$10=$ Keys in these pages are for 128-bit AES operations only
11 = Keys in these pages are for 192-bit/256-bit AES operations only
bit 25-24 KEY3TYPE<1:0>: Key Type for OTP Pages 5 and 6 bits
$00=$ Keys in these pages are for DES/2DES operations only
01 = Keys in these pages are for 3DES operations only
$10=$ Keys in these pages are for 128-bit AES operations only
11 = Keys in these pages are for 192-bit/256-bit AES operations only
bit 23-22 KEY2TYPE<1:0>: Key Type for OTP Pages 3 and 4 bits
$00=$ Keys in these pages are for DES/2DES operations only
01 = Keys in these pages are for 3DES operations only
$10=$ Keys in these pages are for 128-bit AES operations only
11 = Keys in these pages are for 192-bit/256-bit AES operations only
bit 21-20 KEY1TYPE<1:0>: Key Type for OTP Pages 1 and 2 bits
$00=$ Keys in these pages are for DES/2DES operations only
01 = Keys in these pages are for 3DES operations only
$10=$ Keys in these pages are for 128-bit AES operations only
$11=$ Keys in these pages are for 192-bit/256-bit AES operations only
Note 1: This bit's state is mirrored by the PGMTST bit (CRYOTP<7>).

## REGISTER 22-5: CFGPAGE: SECURE ARRAY CONFIGURATION BITS (OTP PAGE 0) REGISTER (CONTINUED)

bit 19 SKEYEN: Session Key Enable bit
1 = Stored Key \#1 may be used only as a Key Encryption Key
0 = Stored Key \#1 may be used for any operation
bit 18-11 LKYSRC<7:0>: Locked Key Source Configuration bits If $\operatorname{SRCLCK}=1$ :
1 xxxxxxx $=$ Key Source is as if KEYSRC<3:0> $=1111$
$01 \mathrm{xxxxxx}=$ Key Source is as if KEYSRC<3:0> $=0111$
$001 \mathrm{xxxxx}=$ Key Source is as if KEYSRC<3:0> $=0110$
$0001 \mathrm{xxxx}=$ Key Source is as if KEYSRC<3:0> $=0101$
$00001 \mathrm{xxx}=$ Key Source is as if KEYSRC<3:0> $=0100$
$000001 \mathrm{xx}=$ Key Source is as if KEYSRC<3:0> $=0011$
$0000001 \mathrm{x}=$ Key Source is as if KEYSRC<3:0> $=0010$
$00000001=$ Key Source is as if KEYSRC<3:0> $=0001$
$00000000=$ Key Source is as if KEYSRC<3:0> $=0000$
If $\operatorname{SRCLCK}=0$ :
These bits are ignored.
bit 10 SRCLCK: Key Source Lock bit
$1=$ The key source is determined by the KEYSRC $<3: 0>$ (CRYCONH<3:0>) bits (software key selection is disabled)
$0=$ The key source is determined by the KEYSRC $<3: 0>(\mathrm{CRYCONH}<3: 0>$ ) bits (locked key selection is disabled)
bit 9-1 WRLOCK<8:0>: Write Lock Page Enable bits
For OTP Pages 0 (CFGPAGE) through 8:
1 = OTP Page is permanently locked and may not be programmed
$0=$ OTP Page is unlocked and may be programmed
bit $0 \quad$ SWKYDIS: Software Key Disable bit
1 = Software key (CRYKEY register) is disabled; when KEYSRC<3:0> $=0000$, the KEYFAIL status bit will be set and no encryption/decryption/session key operations can be started until KEYSRC<3:0> bits are changed to a value other than ' 0000 '
$0=$ Software key (CRYKEY register) can be used as a key source when KEYSRC<3:0> $=0000$
Note 1: This bit's state is mirrored by the PGMTST bit (CRYOTP<7>).

## PIC24FJ128GA204 FAMILY

TABLE 22-1: DES/3DES KEY SOURCE SELECTION

| Mode of Operation | KEYMOD<1:0> | KEYSRC<3:0> | Session Key Source (SESSKEY) |  | OTP Array Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 0 | 1 |  |
| 64-Bit DES | 00 | $0000^{(1)}$ | CRYKEY<63:0> |  | - |
|  |  | 0001 | DES Key \#1 | Key Config Error ${ }^{(2)}$ | <63:0> |
|  |  | 0010 | DES Key \#2 |  | <127:64> |
|  |  | 0011 | DES Key \#3 |  | <191:128> |
|  |  | 0100 | DES Key \#4 |  | <255:192> |
|  |  | 0101 | DES Key \#5 |  | <319:256> |
|  |  | 0110 | DES Key \#6 |  | <383:320> |
|  |  | 0111 | DES Key \#7 |  | <447:384> |
|  |  | 1111 | Reserved ${ }^{(2)}$ |  | - |
|  |  | All Others | Key Config Error ${ }^{(2)}$ |  | - |
| 64-Bit, 2-Key <br> 3DES <br> (Standard 2-Key <br> E-D-E/D-E-D) | 01 | $0000{ }^{(1)}$ | CRYKEY<63:0> (1st/3rd) CRYKEY<127:64> (2nd) |  | - |
|  |  | 0001 | DES Key \#1 (1st/3rd) DES Key \#2 (2nd) | Key Config Error ${ }^{(2)}$ | $\begin{gathered} <63: 0> \\ <127: 64> \end{gathered}$ |
|  |  | 0010 | DES Key \#3 (1st/3rd) DES Key \#4 (2nd) |  | $\begin{aligned} & <191: 128> \\ & <255: 192> \end{aligned}$ |
|  |  | 0011 | DES Key \#5 (1st/3rd) DES Key \#6 (2nd) |  | $\begin{aligned} & <319: 256> \\ & <383: 320> \end{aligned}$ |
|  |  | 0100 | DES Key \#7 (1st/3rd) DES Key \#8 (2nd) |  | $\begin{aligned} & \hline \text { <447:384> } \\ & <511: 448> \end{aligned}$ |
|  |  | 1111 | Reserved ${ }^{(2)}$ |  | - |
|  |  | All Others | Key Config Error ${ }^{(2)}$ |  | - |
| (Reserved) | 10 | xxxx | Key Config Error ${ }^{(2)}$ |  | - |
| $\begin{aligned} & \text { 64-Bit, 3-Key } \\ & \text { 3DES } \end{aligned}$ | 11 | $0000^{(1)}$ | CRYKEY<63:0> (1st Iteration) CRYKEY<127:64> (2nd Iteration) CRYKEY<191:128> (3rd Iteration) |  | - |
|  |  | 0001 | DES Key \#1 (1st) DES Key \#2 (2nd) DES Key \#3 (3rd) | Key Config Error ${ }^{(2)}$ | $\begin{gathered} <63: 0> \\ <127: 64> \\ <191: 128> \\ <1 \end{gathered}$ |
|  |  | 0010 | DES Key \#4 (1st) DES Key \#5 (2nd) DES Key \#6 (3rd) |  | $\begin{aligned} & <255: 192 \gg \\ & <319: 256> \\ & <383: 320> \end{aligned}$ |
|  |  | 1111 | Reserved ${ }^{(2)}$ |  | - |
|  |  | All Others | Key Config Error ${ }^{(2)}$ |  | - |

Note 1: This configuration is considered a Key Configuration Error (KEYFAIL bit is set) if SWKYDIS is also set.
2: The KEYFAIL bit (CRYSTAT<1>) is set when these configurations are selected and remains set until a valid configuration is selected.

TABLE 22-2: AES KEY MODE/SOURCE SELECTION

| Mode of Operation | KEYMOD<1:0> | KEYSRC<3:0> | Key Source |  | OTP Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SKEYEN = 0 | SKEYEN = 1 |  |
| 128-Bit AES | 00 | $0000^{(1)}$ | CRYKEY<127:0> |  | - |
|  |  | 0001 | AES Key \#1 | Key Config Error ${ }^{(2)}$ | <127:0> |
|  |  | 0010 | AES Key \#2 |  | <255:128> |
|  |  | 0011 | AES Key \#3 |  | <383:256> |
|  |  | 0100 | AES Key \#4 |  | <511:384> |
|  |  | 1111 | Reserved ${ }^{(2)}$ |  | - |
|  |  | All Others | Key Config Error ${ }^{(2)}$ |  | - |
| 192-Bit AES | 01 | $0000^{(1)}$ | CRYKEY<191:0> |  | - |
|  |  | 0001 | AES Key \#1 | Key Config Error ${ }^{(2)}$ | <191:0> |
|  |  | 0010 | AES Key \#2 |  | <383:192> |
|  |  | 1111 | Reserved ${ }^{(2)}$ |  | - |
|  |  | All Others | Key Config Error ${ }^{(2)}$ |  | - |
| 256-Bit AES | 10 | $0000^{(1)}$ | CRYKEY<255:0> |  | - |
|  |  | 0001 | AES Key \#1 | Key Config Error ${ }^{(2)}$ | <255:0> |
|  |  | 0010 | AES Key \#2 |  | <511:256> |
|  |  | 1111 | Reserved ${ }^{(2)}$ |  | - |
|  |  | All Others | Key Config Error ${ }^{(2)}$ |  | - |
| (Reserved) | 11 | xxxx | Key Config Error ${ }^{(2)}$ |  | - |

Note 1: This configuration is considered a Key Configuration Error (KEYFAIL bit is set) if SWKYDIS is also set.
2: The KEYFAIL bit (CRYSTAT<1>) is set when these configurations are selected and remains set until a valid configuration is selected.

NOTES:

### 23.0 32-BIT PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "32-Bit Programmable Cyclic Redundancy Check (CRC)" (DS30009729). The information in this data sheet supersedes the information in the FRM.

The 32-bit programmable CRC generator provides a hardware implemented method of quickly generating checksums for various networking and security applications. It offers the following features:

- User-programmable CRC polynomial equation, up to 32 bits
- Programmable shift direction (little or big-endian)
- Independent data and polynomial lengths
- Configurable interrupt output
- Data FIFO

Figure 23-1 displays a simplified block diagram of the CRC generator. A simple version of the CRC shift engine is displayed in Figure 23-2.

FIGURE 23-1: CRC MODULE BLOCK DIAGRAM


FIGURE 23-2: CRC SHIFT ENGINE DETAIL


Note 1: $\mathrm{n}=\mathrm{PLEN}<4: 1>+1$.

### 23.1 User Interface

### 23.1.1 POLYNOMIAL INTERFACE

The CRC module can be programmed for CRC polynomials of up to the $32^{\text {nd }}$ order, using up to 32 bits.
Polynomial length, which reflects the highest exponent in the equation, is selected by the PLEN<4:0> bits (CRCCON2<4:0>).
The CRCXORL and CRCXORH registers control which exponent terms are included in the equation. Setting a particular bit includes that exponent term in the equation. Functionally, this includes an XOR operation on the corresponding bit in the CRC engine. Clearing the bit disables the XOR.
For example, consider two CRC polynomials, one is a 16 -bit and the other is a 32 -bit equation.

## EQUATION 23-1: 16-BIT, 32-BIT CRC POLYNOMIALS

| $\mathrm{X} 16+\mathrm{X} 12+\mathrm{X} 5+1$ |
| :---: |
| and |
| $\mathrm{X} 32+\mathrm{X} 26+\mathrm{X} 23+\mathrm{X} 22+\mathrm{X} 16+\mathrm{X} 12+\mathrm{X} 11+\mathrm{X} 10+$ |
| $\mathrm{X} 8+\mathrm{X} 7+\mathrm{X} 5+\mathrm{X} 4+\mathrm{X} 2+\mathrm{X}+1$ |

To program these polynomials into the CRC generator, set the register bits, as shown in Table 23-1.
Note that the appropriate positions are set to ' 1 ' to indicate that they are used in the equation (for example, $X 26$ and X 23 ). The ' 0 ' bit required by the equation is always XORed; thus, X0 is a don't care. For a polynomial of length 32 , it is assumed that the $32^{\text {nd }}$ bit will be used. Therefore, the $X<31: 1>$ bits do not have the $32^{\text {nd }}$ bit.

### 23.1.2 DATA INTERFACE

The module incorporates a FIFO that works with a variable data width. Input data width can be configured to any value between 1 and 32 bits using the DWIDTH<4:0> bits (CRCCON2<12:8>). When the data width is greater than 15 , the FIFO is 4 words deep. When the DWIDTHx bits are between 15 and 8 , the FIFO is 8 words deep. When the DWIDTHx bits are less than 8 , the FIFO is 16 words deep.
The data for which the CRC is to be calculated must first be written into the FIFO. Even if the data width is less than 8, the smallest data element that can be written into the FIFO is 1 byte. For example, if the DWIDTHx bits are 5 , then the size of the data is DWIDTH $<4: 0>+1$ or 6 . The data is written as a whole byte; the two unused upper bits are ignored by the module.
Once data is written into the MSb of the CRCDAT registers (that is, the MSb as defined by the data width), the value of the VWORD<4:0> bits (CRCCON1<12:8>) increments by one. For example, if the DWIDTHx bits are 24 , the VWORDx bits will increment when bit 7 of CRCDATH is written. Therefore, CRCDATL must always be written to before CRCDATH.
The CRC engine starts shifting data when the CRCGO bit is set and the value of the VWORDx bits is greater than zero.
Each word is copied out of the FIFO into a buffer register, which decrements the VWORDx bits. The data is then shifted out of the buffer. The CRC engine continues shifting at a rate of two bits per instruction cycle, until the VWORDx bits reach zero. This means that for a given data width, it takes half that number of instructions for each word to complete the calculation. For example, it takes 16 cycles to calculate the CRC for a single word of 32-bit data.
When the VWORDx bits reach the maximum value for the configured value of the DWIDTHx bits (4, 8 or 16), the CRCFUL bit becomes set. When the VWORDx bits reach zero, the CRCMPT bit becomes set. The FIFO is emptied and the VWORD<4:0> bits are set to ' 00000 ' whenever CRCEN is ' 0 '.
At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORDx bits is done.

TABLE 23-1: CRC SETUP EXAMPLES FOR 16 AND 32-BIT POLYNOMIALS

| CRC Control Bits | Bit Values |  |  |
| :---: | :---: | :---: | :---: |
|  | 16-Bit Polynomial | 32-Bit Polynomial |  |
| PLEN<4:0> | 01111 | 11111 |  |
| $X<31: 16>$ | 0000000000000001 | 0000010011000001 |  |
| $X<15: 0>$ | 000100000010000 x | 000111011011011 x |  |

### 23.1.3 DATA SHIFT DIRECTION

The LENDIAN bit (CRCCON1<3>) is used to control the shift direction. By default, the CRC will shift data through the engine, MSb first. Setting LENDIAN (= 1) causes the CRC to shift data, LSb first. This setting allows better integration with various communication schemes and removes the overhead of reversing the bit order in software. Note that this only changes the direction the data is shifted into the engine. The result of the CRC calculation will still be a normal CRC result, not a reverse CRC result.

### 23.1.4 INTERRUPT OPERATION

The module generates an interrupt that is configurable by the user for either of two conditions.
If CRCISEL is ' 0 ', an interrupt is generated when the $V W O R D<4: 0>$ bits make a transition from a value of ' 1 ' to ' 0 '. If CRCISEL is ' 1 ', an interrupt will be generated after the CRC operation finishes and the module sets the CRCGO bit to ' 0 '. Manually setting CRCGO to ' 0 ' will not generate an interrupt. Note that when an interrupt occurs, the CRC calculation would not yet be complete. The module will still need (PLEN + 1)/2 clock cycles, after the interrupt is generated, until the CRC calculation is finished.

### 23.1.5 TYPICAL OPERATION

To use the module for a typical CRC calculation:

1. Set the CRCEN bit to enable the module.
2. Configure the module for desired operation:
a) Program the desired polynomial using the CRCXORL and CRCXORH registers, and the PLEN<4:0> bits.
b) Configure the data width and shift direction using the DWIDTH<4:0> and LENDIAN bits. c) Select the desired Interrupt mode using the CRCISEL bit.
3. Preload the FIFO by writing to the CRCDATL and CRCDATH registers until the CRCFUL bit is set or no data is left.
4. Clear old results by writing 00 h to CRCWDATL and CRCWDATH. The CRCWDAT registers can also be left unchanged to resume a previously halted calculation.
5. Set the CRCGO bit to start calculation.
6. Write the remaining data into the FIFO as space becomes available.
7. When the calculation completes, CRCGO is automatically cleared. An interrupt will be generated if CRCISEL $=1$.
8. Read CRCWDATL and CRCWDATH for the result of the calculation.
There are eight registers used to control programmable CRC operation:

- CRCCON1
- CRCCON2
- CRCXORL
- CRCXORH
- CRCDATL
- CRCDATH
- CRCWDATL
- CRCWDATH

The CRCCON1 and CRCCON2 registers (Register 23-1 and Register 23-2) control the operation of the module and configure the various settings.
The CRCXOR registers (Register 23-3 and Register 23-4) select the polynomial terms to be used in the CRC equation. The CRCDAT and CRCWDAT registers are each register pairs that serve as buffers for the double-word input data and CRC processed output, respectively.

## PIC24FJ128GA204 FAMILY

REGISTER 23-1: CRCCON1: CRC CONTROL REGISTER 1

| R/W-0 | U-0 | R/W-0 | R-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CRCEN | - | CSIDL | VWORD4 | VWORD3 | VWORD2 | VWORD1 | VWORD0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R-0, HSC | R-1, HSC | R/W-0 | R/W-0, HC | R/W-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CRCFUL | CRCMPT | CRCISEL | CRCGO | LENDIAN | - | - | - |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | $H C=$ Hardware Clearable bit | HSC = Hardware Settable/Clearable bit |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

bit 15 CRCEN: CRC Enable bit
1 = Enables module
$0=$ Disables module; all state machines, pointers and CRCWDAT/CRCDATH registers are reset; other SFRs are NOT reset
bit 14 Unimplemented: Read as ' 0 '
bit 13 CSIDL: CRC Stop in Idle Mode bit
1 = Discontinues module operation when device enters Idle mode
$0=$ Continues module operation in Idle mode
bit 12-8 VWORD<4:0>: Pointer Value bits
Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN $<4: 0>\geq 7$ or 16 when PLEN $<4: 0>\leq 7$.
bit $7 \quad$ CRCFUL: FIFO Full bit
1 = FIFO is full
$0=$ FIFO is not full
bit 6 CRCMPT: CRC FIFO Empty bit
1 = FIFO is empty
$0=$ FIFO is not empty
bit $5 \quad$ CRCISEL: CRC Interrupt Selection bit
1 = Interrupt on FIFO is empty; the final word of data is still shifting through the CRC
$0=$ Interrupt on shift is complete and results are ready
bit 4 CRCGO: Start CRC bit
1 = Starts CRC serial shifter
$0=$ CRC serial shifter is turned off
bit 3 LENDIAN: Data Shift Direction Select bit
1 = Data word is shifted into the FIFO, starting with the LSb (little-endian)
$0=$ Data word is shifted into the FIFO, starting with the MSb (big-endian)
bit 2-0 Unimplemented: Read as ' 0 '

## REGISTER 23-2: CRCCON2: CRC CONTROL REGISTER 2

| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | DWIDTH4 | DWIDTH3 | DWIDTH2 | DWIDTH1 | DWIDTH0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |
| - | - | - | PLEN4 | PLEN3 | PLEN2 | PLEN1 | PLEN0 |
| bit 7 |  |  |  |  |  |  |  |

Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |

bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 DWIDTH<4:0>: Data Word Width Configuration bits
Configures the width of the data word (Data Word Width -1 ).
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 PLEN<4:0>: Polynomial Length Configuration bits
Configures the length of the polynomial (Polynomial Length -1 ).

## PIC24FJ128GA204 FAMILY

REGISTER 23-3: CRCXORL: CRC XOR POLYNOMIAL REGISTER, LOW BYTE

| $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $X<15: 8>$ |  |  |  |  |  |
| bit 15 |  |  |  |  |  | bit 8 |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  | $X<7: 1>$ |  |  |  | - |  |
| bit 7 |  |  |  |  |  | bit 0 |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | ' 0 ' = Bit is cleared |

bit 15-1 $\quad X<15: 1>$ : XOR of Polynomial Term $x^{n}$ Enable bits
bit $0 \quad$ Unimplemented: Read as ' 0 '

## REGISTER 23-4: CRCXORH: CRC XOR POLYNOMIAL REGISTER, HIGH BYTE

| $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $X<31: 24>$ |  |  |  |  |  |
| bit 15 |  |  |  |  |  | bit 8 |  |


| $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $X<23: 16>$ |  |  |  |  |  |  |
| bit 7 |  |  |  |  | bit 0 |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared | $\mathrm{x}=$ Bit is unknown

bit 15-0 $\quad \mathbf{X}<31: 16>$ : XOR of Polynomial Term $x^{n}$ Enable bits

### 24.0 12-BIT A/D CONVERTER WITH THRESHOLD DETECT

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the 12 -Bit A/D Converter, refer to the "dsPIC33/PIC24 Family Reference Manual", "12-Bit A/D Converter with Threshold Detect" (DS39739).

The 12-bit A/D Converter has the following key features:

- Successive Approximation Register (SAR) Conversion
- Conversion Speeds of up to 200 ksps
- Up to 20 Analog Input Channels (internal and external)
- Selectable 10-Bit or 12-Bit (default) Conversion Resolution
- Multiple Internal Reference Input Channels
- External Voltage Reference Input Pins
- Unipolar Differential Sample-and-Hold (S/H) Amplifier
- Automated Threshold Scan and Compare Operation to Pre-Evaluate Conversion Results
- Selectable Conversion Trigger Source
- Fixed Length (one word per channel), Configurable Conversion Result Buffer
- Four Options for Results Alignment
- Configurable Interrupt Generation
- Enhanced DMA Operations with Indirect Address Generation
- Operation During CPU Sleep and Idle modes

The 12-bit A/D Converter module is an enhanced version of the 10-bit module offered in earlier PIC24 devices. It is a Successive Approximation Register (SAR) Converter, enhanced with 12-bit resolution, a wide range of automatic sampling options, tighter integration with other analog modules and a configurable results buffer.
It also includes a unique Threshold Detect feature that allows the module itself to make simple decisions based on the conversion results, and enhanced operation with the DMA Controller through Peripheral Indirect Addressing (PIA).

A simplified block diagram for the module is shown in Figure 24-1.

### 24.1 Basic Operation

To perform a standard A/D conversion:

1. Configure the module:
a) Configure port pins as analog inputs by setting the appropriate bits in the ANSx registers (see Section 11.2 "Configuring Analog Port Pins (ANSx)" for more information).
b) Select the voltage reference source to match the expected range on analog inputs (AD1CON2<15:13>).
c) Select the positive and negative multiplexer inputs for each channel (AD1CHS<15:0>).
d) Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
e) Select the appropriate sample/conversion sequence (AD1CON1<7:4> and AD1CON3<12:8>).
f) For Channel A scanning operations, select the positive channels to be included (AD1CSSH and AD1CSSL registers).
g) Select how conversion results are presented in the buffer (AD1CON1<9:8> and AD1CON5 register).
h) Select the interrupt rate (AD1CON2<5:2>).
i) Turn on A/D module (AD1CON1<15>).
2. Configure the $\mathrm{A} / \mathrm{D}$ interrupt (if required):
a) Clear the AD1IF bit (IFS0<13>).
b) Enable the AD1IE interrupt (IEC0<13>).
c) Select the A/D interrupt priority (IPC3<6:4>).
3. If the module is configured for manual sampling, set the SAMP bit (AD1CON1<1>) to begin sampling.

FIGURE 24-1: 12-BIT A/D CONVERTER BLOCK DIAGRAM (PIC24FJ128GA204 FAMILY)


### 24.2 Extended DMA Operations

In addition to the standard features available on all 12-bit A/D Converters, PIC24FJ128GA204 family devices implement a limited extension of DMA functionality. This extension adds features that work with the device's DMA Controller to expand the A/D module's data storage abilities beyond the module's built-in buffer.
The Extended DMA functionality is controlled by the DMAEN bit (AD1CON1<11>); setting this bit enables the functionality. The DMABM bit (AD1CON1<12>) configures how the DMA feature operates.

### 24.2.1 EXTENDED BUFFER MODE

Extended Buffer mode (DMABM = 1) is useful for storing the results of channels. It can also be used to store the conversion results on any A/D channel in any implemented address in data RAM.
In Extended Buffer mode, all data from the A/D Buffer register, and channels above 26, is mapped into data RAM. Conversion data is written to a destination specified by the DMA Controller, specifically by the DMADSTn register. This allows users to read the conversion results of channels above 26 , which do not have their own memory-mapped A/D buffer locations, from data memory.
When using Extended Buffer mode, always set the BUFREGEN bit to disable FIFO operation. In addition, disable the Split Buffer mode by clearing the BUFM bit.

### 24.2.2 PIA MODE

When $D M A B M=0$, the $A / D$ module is configured to function with the DMA Controller for Peripheral Indirect Addressing (PIA) mode operations. In this mode, the A/D module generates an 11-bit Indirect Address (IA). This is ORed with the destination address in the DMA Controller to define where the A/D conversion data will be stored.
In PIA mode, the buffer space is created as a series of contiguous smaller buffers, one per analog channel. The size of the channel buffer determines how many analog channels can be accommodated. The size of the buffer is selected by the DMABL<2:0> bits (AD1CON4<2:0>). The size options range from a single word per buffer to 128 words. Each channel is allocated a buffer of this size, regardless of whether or not the channel will actually have conversion data.

The IA is created by combining the base address within a channel buffer with three to five bits (depending on the buffer size) to identify the channel. The base address ranges from zero to seven bits wide, depending on the buffer size. The address is right-padded with a ' 0 ' in order to maintain address alignment in the Data Space. The concatenated channel and base address bits are then left-padded with zeros, as necessary, to complete the 11-bit IA.
The IA is configured to auto-increment during write operations by using the SMPIx bits (AD1CON2<6:2>).
As with PIA operations for any DMA-enabled module, the base destination address in the DMADSTn register must be masked properly to accommodate the IA. Table 24-1 shows how complete addresses are formed. Note that the address masking varies for each buffer size option. Because of masking requirements, some address ranges may not be available for certain buffer sizes. Users should verify that the DMA base address is compatible with the buffer size selected.
Figure 24-2 shows how the parts of the address define the buffer locations in data memory. In this case, the module "allocates" 256 bytes of data RAM (1000h to 1100 h ) for 32 buffers of four words each. However, this is not a hard allocation and nothing prevents these locations from being used for other purposes. For example, in the current case, if Analog Channels 1, 3 and 8 are being sampled and converted, conversion data will only be written to the channel buffers, starting at $1008 \mathrm{~h}, 1018 \mathrm{~h}$ and 1040 h . The holes in the PIA buffer space can be used for any other purpose. It is the user's responsibility to keep track of buffer locations and prevent data overwrites.

### 24.3 A/D Operation with Vbat

One of the A/D channels is connected to the Vbat pin to monitor the VBat voltage. This allows monitoring the VBAT pin voltage (battery voltage) with no external connection. The voltage measured, using the A/D VBAT monitor, is VBAt/2. The voltage can be calculated by reading $\mathrm{A} / \mathrm{D}=((\mathrm{VBAT} / 2) / \mathrm{VDD}) * 1024$ for 10 -bit A/D and ((Vbat/2)/Vdd) * 4096 for 12 bit A/D.
When using the VBat A/D monitor:

- Connect the A/D channel to ground to discharge the sample capacitor.
- Because of the high-impedance of VBAT, select higher sampling time to get an accurate reading.
Since the Vbat pin is connected to the A/D during sampling, to prolong the VBAT battery life, the recommendation is to only select the VBAT channel when needed.


## PIC24FJ128GA204 FAMILY

### 24.4 Registers

The 12-bit A/D Converter is controlled through a total of 11 registers:

- AD1CON1 through AD1CON5 (Register 24-1 through Register 24-5)
- AD1CHS (Register 24-6)
- AD1CHITL (Register 24-8)
- AD1CSSH and AD1CSSL (Register 24-9 and Register 24-10)
- AD1CTMENL (Register 24-11)
- AD1DMBUF (not shown) - The 16-bit conversion buffer for Extended Buffer mode

TABLE 24-1: INDIRECT ADDRESS GENERATION IN PIA MODE

| DMABL<2:0> | Buffer Size per Channel (words) | Generated Offset Address (lower 11 bits) | Available Input Channels | Allowable DMADSTn Addresses |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | 1 | $00000 \mathrm{cc} \operatorname{ccc} 0$ | 32 | xxxx | xxxx | xx00 | 0000 |
| 001 | 2 | 000 0ccc ccn0 | 32 | xxxx | xxxx | x000 | 0000 |
| 010 | 4 | 000 cccc cnn0 | 32 | xxxx | xxxx | 0000 | 0000 |
| 011 | 8 | 00c cccc nnn0 | 32 | xxxx | xxx0 | 0000 | 0000 |
| 100 | 16 | 0 cc ccen nnn0 | 32 | xxxx | xx00 | 0000 | 0000 |
| 101 | 32 | ccc ccnn nnn0 | 32 | xxxx | $\times 000$ | 0000 | 0000 |
| 110 | 64 | ccc cnnn nnn0 | 16 | xxxx | $\times 000$ | 0000 | 0000 |
| 111 | 128 | ccc nnnn nnn0 | 8 | xxxx | $\times 000$ | 0000 | 0000 |

Legend: $\quad \operatorname{ccc}=$ Channel number (three to five bits), $n=$ Base buffer address (zero to seven bits), $x=$ User-definable range of DMADSTn for base address, $0=$ Masked bits of DMADSTn for IA.

FIGURE 24-2: EXAMPLE OF BUFFER ADDRESS GENERATION IN PIA MODE (4-WORD BUFFERS PER CHANNEL)


## PIC24FJ128GA204 FAMILY

## REGISTER 24-1: AD1CON1: A/D CONTROL REGISTER 1

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADON | - | ADSIDL | DMABM $^{(1)}$ | DMAEN | MODE12 | FORM1 | FORM0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0, HSC |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/C-0, HSC |  |  |  |  |  |  |  |
| SSRC3 | SSRC2 | SSRC1 | SSRC0 | - | ASAM | SAMP | DONE |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | C = Clearable bit | $\mathrm{U}=$ Unimplemented bit, read as '0' |
| :---: | :---: | :---: |
| $\mathrm{R}=$ Readable bit | W = Writable bit | HSC = Hardware Settable/Clearable bit |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared $\quad x=$ Bit is unknown |


| bit 15 | ADON: A/D Operating Mode bit |
| :---: | :---: |
|  | $\begin{aligned} & 1=A / D \text { Converter module is operating } \\ & 0=A / D \text { Converter is off } \end{aligned}$ |
| bit 14 | Unimplemented: Read as ' 0 ' |
| bit 13 | ADSIDL: A/D Stop in Idle Mode bit |
|  | 1 = Discontinues module operation when device enters Idle mode $0=$ Continues module operation in Idle mode |
| bit 12 | DMABM: Extended DMA Buffer Mode Select bit ${ }^{(1)}$ |
|  | 1 = Extended Buffer mode: Buffer address is defined by the DMADSTn register <br> $0=$ PIA mode: Buffer addresses are defined by the DMA Controller and AD1CON4<2:0> |
| bit 11 | DMAEN: Extended DMA/Buffer Enable bit |
|  | 1 = Extended DMA and buffer features are enabled <br> $0=$ Extended features are disabled |
| bit 10 | MODE12: 12-Bit Operation Mode bit |
|  | $1=12$-bit A/D operation |
|  | $0=10-$ bit A/D operation |
| bit 9-8 | FORM<1:0> Data Output Format bits (see formats following) |
|  | 11 = Fractional result, signed, left justified |
|  | $10=$ Absolute fractional result, unsigned, left justified |
|  | 01 = Decimal result, signed, right justified |
|  | $00=$ Absolute decimal result, unsigned, right justified |
| bit 7-4 | SSRC<3:0> : Sample Clock Source Select bits |
|  | $1 \mathrm{xxx}=$ Unimplemented, do not use |
|  | 0111 = Internal counter ends sampling and starts conversion (auto-convert); do not use in Auto-Scan mode |
|  | 0110 = Unimplemented |
|  | $0101=$ TMR1 |
|  | 0100 C CTMU |
|  | 0011 = TMR5 |
|  | $0010=$ TMR3 |
|  | 0001 = INT0 |
|  | $0000=$ The SAMP bit must be cleared by software to start conversion |
| bit 3 | Unimplemented: Read as '0' |
| bit 2 | ASAM: A/D Sample Auto-Start bit |
|  | 1 = Sampling begins immediately after last conversion; SAMP bit is auto-set $0=$ Sampling begins when SAMP bit is manually set |

Note 1: This bit is only available when Extended DMA/Buffer features are available (DMAEN = 1).

## REGISTER 24-1: AD1CON1: A/D CONTROL REGISTER 1 (CONTINUED)

bit 1
SAMP: A/D Sample Enable bit
1 = A/D Sample-and-Hold amplifiers are sampling
$0=$ A/D Sample-and-Hold amplifiers are holding
bit 0
DONE: A/D Conversion Status bit
1 = A/D conversion cycle has completed
$0=A / D$ conversion cycle has not started or is in progress
Note 1: This bit is only available when Extended DMA/Buffer features are available (DMAEN = 1).

## PIC24FJ128GA204 FAMILY

## REGISTER 24-2: AD1CON2: A/D CONTROL REGISTER 2

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PVCFG1 | PVCFG0 | NVCFG0 | OFFCAL | BUFREGEN | CSCNA | - | - |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BUFS ${ }^{(1)}$ | SMPI4 | SMPI3 | SMPI2 | SMPI1 | SMPI0 | BUFM $^{(1)}$ | ALTS |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15-14 PVCFG<1:0>: A/D Converter Positive Voltage Reference Configuration bits
$1 \mathrm{x}=$ Unimplemented, do not use
01 = External VREF+
$00=$ AVDD
bit 13 NVCFG0: A/D Converter Negative Voltage Reference Configuration bit
1 = External VREF-
$0=\mathrm{AVss}$
bit 12
bit 11
bit 10
bit 9-8
OFFCAL: Offset Calibration Mode Select bit
1 = Inverting and non-inverting inputs of channel Sample-and-Hold are connected to AVss
$0=$ Inverting and non-inverting inputs of channel Sample-and-Hold are connected to normal inputs
BUFREGEN: A/D Buffer Register Enable bit
1 = Conversion result is loaded into the buffer location determined by the converted channel
$0=$ A/D result buffer is treated as a FIFO
CSCNA: Scan Input Selections for CH0+ During Sample A bit
1 = Scans inputs
$0=$ Does not scan inputs
bit 7
Unimplemented: Read as ' 0 '
BUFS: Buffer Fill Status bit ${ }^{(1)}$
1 = A/D is currently filling ADC1BUF8-ADC1BUFF, user should access data in ADC1BUF0-ADC1BUF7
$0=A / D$ is currently filling ADC1BUF0-ADC1BUF7, user should access data in ADC1BUF8-ADC1BUFF
Note 1: These bits are only applicable when the buffer is used in FIFO mode (BUFREGEN = 0). In addition, BUFS is only used when BUFM = 1 .

## REGISTER 24-2: AD1CON2: A/D CONTROL REGISTER 2 (CONTINUED)

bit 6-2 SMPI<4:0>: Interrupt Sample/DMA Increment Rate Select bits
When DMAEN = 1:
11111 = Increments the DMA address after completion of the 32nd sample/conversion operation $11110=$ Increments the DMA address after completion of the 31st sample/conversion operation
-
-
-
00001 = Increments the DMA address after completion of the 2nd sample/conversion operation
$00000=$ Increments the DMA address after completion of each sample/conversion operation
When DMAEN = 0:
11111 = Interrupts at the completion of the conversion for each 32nd sample $11110=$ Interrupts at the completion of the conversion for each 31st sample
-
-
-
00001 = Interrupts at the completion of the conversion for every other sample $00000=$ Interrupts at the completion of the conversion for each sample
bit 1 BUFM: Buffer Fill Mode Select bit ${ }^{(1)}$
1 = Starts buffer filling at ADC1BUF0 on first interrupt and ADC1BUF8 on next interrupt $0=$ Always starts filling buffer at ADC1BUF0
bit $0 \quad$ ALTS: Alternate Input Sample Mode Select bit
1 = Uses channel input selects for Sample A on first sample and Sample B on next sample
$0=$ Always uses channel input selects for Sample A
Note 1: These bits are only applicable when the buffer is used in FIFO mode (BUFREGEN $=0$ ). In addition, BUFS is only used when BUFM $=1$.

## PIC24FJ128GA204 FAMILY

## REGISTER 24-3: AD1CON3: A/D CONTROL REGISTER 3

| R/W-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADRC | EXTSAM | PUMPEN | SAMC4 | SAMC3 | SAMC2 | SAMC1 | SAMC0 |
| bit 15 |  |  | bit 8 |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADCS7 | ADCS6 | ADCS5 | ADCS4 | ADCS3 | ADCS2 | ADCS1 | ADCS0 |

bit 7

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared | $\mathrm{x}=$ Bit is unknown


| bit 15 | ADRC: A/D Conversion Clock Source bit |
| :---: | :---: |
|  | $\begin{aligned} & 1=\text { RC clock } \\ & 0=\text { Clock derived from system clock } \end{aligned}$ |
| bit 14 | EXTSAM: Extended Sampling Time bit <br> $1=A / D$ is still sampling after SAMP $=0$ <br> $0=A / D$ is finished sampling |
| bit 13 | PUMPEN: Charge Pump Enable bit <br> 1 = Charge pump for switches is enabled <br> $0=$ Charge pump for switches is disabled |
| bit 12-8 | SAMC<4:0>: Auto-Sample Time Select bits $11111=31 \text { TAD }$ $\begin{aligned} & 00001=1 \text { TAD } \\ & 00000=0 \text { TAD } \end{aligned}$ |
| bit 7-0 | ADCS<7:0>: A/D Conversion Clock Select bits $11111111=256 \cdot \mathrm{TCY}=\text { TAD }$ $\begin{aligned} & 00000001=2 \cdot T C Y=\text { TAD } \\ & 00000000=\text { TCY }=\text { TAD } \end{aligned}$ |

## REGISTER 24-4: AD1CON4: A/D CONTROL REGISTER 4

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | DMABL<2:0> ${ }^{(1)}$ |  |  |
|  |  |  |  |  |  |  |  |

Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-3 Unimplemented: Read as ' 0 '
bit 2-0 DMABL<2:0>: DMA Buffer Size Select bits ${ }^{(1)}$
111 = Allocates 128 words of buffer to each analog input
$110=$ Allocates 64 words of buffer to each analog input
101 = Allocates 32 words of buffer to each analog input
$100=$ Allocates 16 words of buffer to each analog input
011 = Allocates 8 words of buffer to each analog input
$010=$ Allocates 4 words of buffer to each analog input
001 = Allocates 2 words of buffer to each analog input
$000=$ Allocates 1 word of buffer to each analog input
Note 1: The DMABL<2:0> bits are only used when AD1CON1<11>=1 and AD1CON1<12> = 0; otherwise, their value is ignored.

REGISTER 24-5: AD1CON5: A/D CONTROL REGISTER 5

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASEN | LPEN | CTMREQ | BGREQ | - | - | ASINT1 | ASINT0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 |  |  |  |  |  |  |  |  |  | U-0 | U-0 | U-0 | R/W | R/W |  | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | WM1 | WM0 | CM1 | CM0 |  |  |  |  |  |  |  |  |  |  |
| bit 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |


| bit 15 | ASEN: Auto-Scan Enable bit |
| :---: | :---: |
|  | $\begin{aligned} & 1=\text { Auto-scan is enabled } \\ & 0=\text { Auto-scan is disabled } \end{aligned}$ |
| bit 14 | LPEN: Low-Power Enable bit |
|  | $\begin{aligned} & 1=\text { Low power is enabled after scan } \\ & 0=\text { Full power is enabled after scan } \end{aligned}$ |
| bit 13 | CTMREQ: CTMU Request bit |
|  | 1 = CTMU is enabled when the A/D is enabled and active <br> $0=C T M U$ is not enabled by the A/D |
| bit 12 | BGREQ: Band Gap Request bit |
|  | 1 = Band gap is enabled when the A/D is enabled and active $0=$ Band gap is not enabled by the A/D |

bit 11-10 Unimplemented: Read as ' 0 '
bit 9-8 ASINT<1:0>: Auto-Scan (Threshold Detect) Interrupt Mode bits
11 = Interrupt after Threshold Detect sequence has completed and valid compare has occurred
$10=$ Interrupt after valid compare has occurred
01 = Interrupt after Threshold Detect sequence has completed
$00=$ No interrupt
bit 7-4 Unimplemented: Read as ' 0 '
bit 3-2 WM<1:0>: Write Mode bits
11 = Reserved
10 = Auto-compare only (conversion results are not saved, but interrupts are generated when a valid match occurs, as defined by the CMx and ASINTx bits)
$01=$ Convert and save (conversion results are saved to locations as determined by the register bits when a match occurs, as defined by the CMx bits)
$00=$ Legacy operation (conversion data is saved to a location determined by the buffer register bits)
bit 1-0 $\quad \mathbf{C M}<1: 0>$ : Compare Mode bits
$11=$ Outside Window mode (valid match occurs if the conversion result is outside of the window defined by the corresponding buffer pair)
$10=$ Inside Window mode (valid match occurs if the conversion result is inside the window defined by the corresponding buffer pair)
$01=$ Greater Than mode (valid match occurs if the result is greater than the value in the corresponding buffer register)
$00=$ Less Than mode (valid match occurs if the result is less than the value in the corresponding buffer register)

## REGISTER 24-6: AD1CHS: A/D SAMPLE SELECT REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CH0NB2 | CH0NB1 | CH0NB0 | CH0SB4 | CH0SB3 | CH0SB2 | CH0SB1 | CH0SB0 |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CH0NA2 | CHONA1 | CHONA0 | CH0SA4 | CH0SA3 | CH0SA2 | CH0SA1 | CH0SA0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared |

bit 15-13 CHONB<2:0>: Sample B Channel 0 Negative Input Select bits
$1 \mathrm{xx}=$ Unimplemented
011 = Unimplemented
010 = AN1
001 = Unimplemented
$000=$ VREF-/AVss
bit 12-8 CH0SB<4:0>: Sample B Channel 0 Positive Input Select bits
$11111=$ VBAT/ $2^{(1)}$
$11110=$ AVDD $^{(1)}$
$11101=$ AVss ${ }^{(1)}$
$11100=$ Band Gap Voltage (VBG) reference ${ }^{(1)}$
$11011=\mathrm{VBG}_{\mathrm{B}} / 2^{(1)}$
$01110=$ CTMU
01101 = CTMU temperature sensor input (does not require AD1CTMENL<12> to be set)
$01100=$ AN12 ${ }^{(2)}$
$01011=$ AN11 ${ }^{(2)}$
$01010=$ AN10 ${ }^{(2)}$
01001 = AN9
$01000=$ AN8
00111 = AN7
00110 = AN6
00101 = AN5
$00100=$ AN4
00011 = AN3
$00010=$ AN2
$00001=$ AN1
$00000=$ ANO
bit 7-5 CHONA<2:0>: Sample A Channel 0 Negative Input Select bits Same definitions as for $\mathrm{CHONB}<2: 0>$.
bit 4-0 CH0SA<4:0>: Sample A Channel 0 Positive Input Select bits
Same definitions as for $\mathrm{CHOSB}<4: 0>$.
Note 1: These input channels do not have corresponding memory-mapped result buffers.
2: These channels are unimplemented in 28-pin devices.

## PIC24FJ128GA204 FAMILY

## REGISTER 24-7: ANCFG: A/D BAND GAP REFERENCE CONFIGURATION

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | VBG2EN | VBGEN |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15-2 Unimplemented: Read as ' 0 '
bit 1 VBG2EN: A/D Input Vbg/2 Enable bit
1 = Band Gap Voltage, divided by two reference (VBG/2), is enabled
$0=$ Band Gap Voltage, divided by two reference (VBG/2), is disabled
bit 0

## VBGEN: A/D Input Vbg Enable bit

1 = Band Gap Voltage (VbG) reference is enabled
$0=$ Band Gap Voltage (VBG) reference is disabled

## REGISTER 24-8: AD1CHITL: A/D SCAN COMPARE HIT REGISTER (LOW WORD)

| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $C H H<12: 9>(1)$ | R/W-0 |  |  |
| bit 15 |  |  | CHH8 |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $C H H<7: 0>$ |  |  |  |  |  |
| bit 7 |  |  |  |  | bit 0 |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15-13 | Unimplemented: Read as '0' |
| :---: | :---: |
| bit 12-9 | CHH<12:9>: A/D Compare Hit bits ${ }^{(1)}$ |
|  | If CM <1:0> = 11: |
|  | 1 = A/D Result Buffer $n$ has been written with data or a match has occurred $0=A / D$ Result Buffer $n$ has not been written with data |
|  | For All Other Values of CM<1:0>: |
|  | 1 = A match has occurred on A/D Result Channel n |
|  | $0=$ No match has occurred on A/D Result Channel n |
| bit 8-0 | CHH<8:0>: A/D Compare Hit bits |
|  | If $C M<1: 0>=11$ : |
|  | 1 = A/D Result Buffer n has been written with data or a match has occurred |
|  | $0=$ A/D Result Buffer n has not been written with data |
|  | For All Other Values of $\mathrm{CM}<1: 0>$ : |
|  | 1 = A match has occurred on A/D Result Channel n |
|  | $0=$ No match has occurred on A/D Result Channel n |

Note 1: The $\mathrm{CHH}<12: 10>$ bits are unimplemented in 28 -pin devices, read as ' 0 '.

## PIC24FJ128GA204 FAMILY

REGISTER 24-9: AD1CSSH: A/D INPUT SCAN SELECT REGISTER (HIGH WORD)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CSS<31:27> |  | - | - | - |  |  |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-11 CSS<31:27>: A/D Input Scan Selection bits
1 = Includes corresponding channel for input scan
$0=$ Skips channel for input scan
bit 10-0 Unimplemented: Read as ' 0 '

REGISTER 24-10: AD1CSSL: A/D INPUT SCAN SELECT REGISTER (LOW WORD)

| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - |  |  | $C S S<14: 8>(\mathbf{1 )}$ |  |  |  |  |
| bit 15 |  |  |  |  |  | bit 8 |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $C S S<7: 0>$ |  |  |  |  |  |
| bit 7 |  |  |  |  |  | bit 0 |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit $15 \quad$ Unimplemented: Read as ' 0 '
bit 14-0 $\quad$ CSS $<14: 0>$ : A/D Input Scan Selection bits ${ }^{(1)}$
1 = Includes corresponding channel for input scan
$0=$ Skips channel for input scan
Note 1: The CSS<12:10> bits are unimplemented in 28 -pin devices, read as ' 0 '.

## REGISTER 24-11: AD1CTMENL: CTMU ENABLE REGISTER (LOW WORD)

| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - |  | CTMEN<12:8>(1) |  |  |  |
| bit 15 |  |  |  | bit 8 |  |  |  |


| $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | $R / W-0$ | R/W-0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | CTMEN $<7: 0>$ |  |  |  |  |  |
| bit 7 |  |  |  |  |  | bit 0 |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-13 Unimplemented: Read as ' 0 '
bit 12-0 CTMEN<12:0>: CTMU Enable During Conversion bits ${ }^{(1)}$
$1=$ CTMU is enabled and connected to the selected channel during conversion
$0=$ CTMU is not connected to this channel
Note 1: The CTMEN<12:10> bits are unimplemented in 28-pin devices, read as ' 0 '.

FIGURE 24-3: 10-BIT A/D CONVERTER ANALOG INPUT MODEL


Legend: CPIN $\quad=$ Input Capacitance ${ }^{(1)}$
VT $\quad=$ Threshold Voltage
ILEAKAGE $=$ Leakage Current at the pin due to
Various Junctions
RIC = Interconnect Resistance
Rss = Sampling Switch Resistance
CHOLD = Sample/Hold Capacitance (from DAC)

Note 1: The CPIN value depends on the device package and is not tested. The effect of CPIN is negligible if $\mathrm{Rs} \leq 5 \mathrm{k} \Omega$.

## EQUATION 24-1: A/D CONVERSION CLOCK PERIOD

$$
\begin{gathered}
T A D=T C Y(A D C S+1) \\
A D C S=\frac{T A D}{T C Y}-1
\end{gathered}
$$

Note: Based on Tcy = 2/Fosc; Doze mode and PLL are disabled.

FIGURE 24-4: 12-BIT A/D TRANSFER FUNCTION


FIGURE 24-5: 10-BIT A/D TRANSFER FUNCTION


### 25.0 TRIPLE COMPARATOR MODULE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Scalable Comparator Module" (DS39734). The information in this data sheet supersedes the information in the FRM.

The triple comparator module provides three dual input comparators. The inputs to the comparator can be configured to use any one of five external analog inputs (CxINA, CxINB, CxINC, CxIND and Vref+) and a
voltage reference input from one of the internal band gap references or the comparator voltage reference generator (VBG, VBG/2 and CVREF).
The comparator outputs may be directly connected to the CxOUT pins. When the respective COE bit equals ' 1 ', the I/O pad logic makes the unsynchronized output of the comparator available on the pin.

A simplified block diagram of the module in shown in Figure 25-1. Diagrams of the possible individual comparator configurations are shown in Figure 25-2.
Each comparator has its own control register, CMxCON (Register 25-1), for enabling and configuring its operation. The output and event status of all three comparators is provided in the CMSTAT register (Register 25-2).

FIGURE 25-1: TRIPLE COMPARATOR MODULE BLOCK DIAGRAM


Note 1: Refer to the CVRCON register (Register 26-1) for bit details.

FIGURE 25-2: INDIVIDUAL COMPARATOR CONFIGURATIONS WHEN CREF = 0

| Comparator Off$\text { CEN }=0, \text { CREF }=x, C C H<1: 0>=x x$ |  |  |
| :---: | :---: | :---: |
| Comparator CxINB > CxINA Compare CEN $=1, \mathrm{CCH}<1: 0>=00$, CVREFM $<1: 0>=x x$ | Comparator CxINC > CxINA Compare CEN $=1$, CCH $<1: 0>=01$, CVREFM<1:0> $=x x$ | COE |
| Comparator CxIND > CxINA Compare CEN = 1, CCH<1:0> = 10, CVREFM<1:0> = xx | Comparator Vbg > CxINA Compare CEN $=1, \mathrm{CCH}<1: 0>=11$, CVREFM $<1: 0>=00$ | $\frac{\text { COE }}{\square}$ |
| Comparator Vbg > CxINA Compare CEN $=1, \mathrm{CCH}<1: 0>=11$, CVREFM<1:0> $=01$ | Comparator CxIND > CxINA Compare CEN = 1, CCH<1:0> = 11, CVREFM<1:0> = 11 | $\frac{\text { COE }}{\substack{\text { CxOUT } \\ \text { Pin }}}$ |

FIGURE 25-3: INDIVIDUAL COMPARATOR CONFIGURATIONS WHEN CREF = 1 AND CVREFP = 0


FIGURE 25-4: INDIVIDUAL COMPARATOR CONFIGURATIONS WHEN CREF = 1 AND CVREFP $=1$

| Comparator CxINB > CVref Compare CEN = 1, CCH<1:0> = 00, CVREFM<1:0> = xx | Comparator CxINC > CVREF Compare CEN = 1, CCH<1:0> = 01, CVREFM<1:0> = xx |
| :---: | :---: |
| Comparator CxIND > CVref Compare CEN = 1, CCH $<1: 0>=10$, CVREFM $<1: 0>=x x$ | Comparator Vbg > CVRef Compare CEN = 1, CCH<1:0> = 11, CVREFM<1:0> = 00 |
| Comparator Vbg > CVRef Compare CEN = 1, CCH<1:0> = 11, CVREFM<1:0> = 01 |  |

## PIC24FJ128GA204 FAMILY

## REGISTER 25-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3)

| R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0, HS |  | R-0, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CON | COE | CPOL | - | - | - | CEVT | COUT |  |
| bit 15 |  |  |  | bit 8 |  |  |  |  |


| R/W-0 | R/W-0 | U-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EVPOL1 ${ }^{(1)}$ | EVPOLO $^{(1)}$ | - | CREF | - | - | CCH1 | CCH0 |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | HS = Hardware Settable bit | HSC = Hardware Settable/Clearable bit |
| :--- | :--- | :--- |
| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |


| bit 15 | CON: Comparator Enable bit |
| :---: | :---: |
|  | 1 = Comparator is enabled |
|  | $0=$ Comparator is disabled |
| bit 14 | COE: Comparator Output Enable bit |
|  | 1 = Comparator output is present on the CxOUT pin |
| bit 13 | arator Out |
|  | 1 = Comparator output is inverted |
|  | $0=$ Comparator output is not inverted |
| bit 12-10 | Unimplemented: Read as '0' |
| bit 9 | CEVT: Comparator Event bit |
|  | ```1 = Comparator event that is defined by EVPOL<1:0> has occurred; subsequent triggers and interrupts are disabled until the bit is cleared 0 = Comparator event has not occurred``` |
| bit 8 | COUT: Comparator Output bit |
|  | When CPOL $=0$ : |
|  | $1=$ VIN $+>$ VIN- |
|  | $0=\mathrm{VIN}+<\mathrm{VIN}-$ |
|  | When CPOL = 1: |
|  | $1=\mathrm{VIN}+<\mathrm{VIN}-$ |
|  | $0=\mathrm{VIN}+>\mathrm{VIN}-$ |

bit 7-6 EVPOL<1:0>: Trigger/Event/Interrupt Polarity Select bits ${ }^{(1)}$
11 = Trigger/event/interrupt is generated on any change of the comparator output (while CEVT = 0)
$10=$ Trigger/event/interrupt is generated on the high-to-low transition of the comparator output
01 = Trigger/event/interrupt is generated on the low-to-high transition of the comparator output
$00=$ Trigger/event/interrupt generation is disabled
bit $5 \quad$ Unimplemented: Read as ' 0 '
bit 4 CREF: Comparator Reference Select bit (non-inverting input)
1 = Non-inverting input connects to the internal CVREF voltage
$0=$ Non-inverting input connects to the CxINA pin
bit 3-2 Unimplemented: Read as ' 0 '
Note 1: If the EVPOL<1:0> bits are set to a value other than ' 00 ', the first interrupt generated will occur on any transition of COUT. Subsequent interrupts will occur based on the EVPOLx bits setting.

## REGISTER 25-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3) (CONTINUED)

## $\mathbf{C C H}<1: 0>$ : Comparator Channel Select bits

11 = Inverting input of the comparator connects to the internal selectable reference voltage specified by the CVREFM<1:0> bits in the CVRCON register
$10=$ Inverting input of the comparator connects to the CxIND pin
$01=$ Inverting input of the comparator connects to the CxINC pin
$00=$ Inverting input of the comparator connects to the CxINB pin
Note 1: If the EVPOL<1:0> bits are set to a value other than ' 00 ', the first interrupt generated will occur on any transition of COUT. Subsequent interrupts will occur based on the EVPOLx bits setting.

## REGISTER 25-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

| R/W-0 | U-0 | U-0 | U-0 | U-0 | R-0, HSC | R-0, HSC | R-0, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMIDL | - | - | - | - | C3EVT | C2EVT | C1EVT |
| bit 15 |  |  |  |  |  |  | bit 8 |
| U-0 | U-0 | U-0 | U-0 | U-0 | R-0, HSC | R-0, HSC | R-0, HSC |
| - | - | - | - | - | C3OUT | C2OUT | C1OUT |
| bit 7 |  |  |  |  |  |  | bit 0 |


| Legend: | HSC = Hardware Settable/Clearable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |


| bit 15 | CMIDL: Comparator Stop in Idle Mode bit |
| :---: | :---: |
|  | 1 = Discontinues operation of all comparators when device enters Idle mode <br> $0=$ Continues operation of all enabled comparators in Idle mode |
| bit 14-11 | Unimplemented: Read as ' 0 ' |
| bit 10 | C3EVT: Comparator 3 Event Status bit (read-only) |
|  | Shows the current event status of Comparator 3 ( $\mathrm{CM} 3 \mathrm{CON}<9>$ ). |
| bit 9 | C2EVT: Comparator 2 Event Status bit (read-only) |
|  | Shows the current event status of Comparator 2 (CM2CON<9>). |
| bit 8 | C1EVT: Comparator 1 Event Status bit (read-only) |
|  | Shows the current event status of Comparator 1 (CM1CON<9>). |
| bit 7-3 | Unimplemented: Read as '0' |
| bit 2 | C3OUT: Comparator 3 Output Status bit (read-only) |
|  | Shows the current output of Comparator 3 (CM3CON<8>). |
| bit 1 | C2OUT: Comparator 2 Output Status bit (read-only) |
|  | Shows the current output of Comparator 2 (CM2CON<8>). |
| bit 0 | C10UT: Comparator 1 Output Status bit (read-only) |
|  | Shows the current output of Comparator 1 (CM1CON<8>). |

NOTES:

### 26.0 COMPARATOR VOLTAGE REFERENCE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Comparator Voltage Reference Module" (DS39709). The information in this data sheet supersedes the information in the FRM.

### 26.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 26-1). The comparator voltage reference provides a range of output voltages with 32 distinct levels. The comparator reference supply voltage can come from either VDD and Vss or the external CVref+ and CVref- pins. The voltage source is selected by the CVRSS bit (CVRCON<5>).
The settling time of the comparator voltage reference must be considered when changing the CVREF output.

FIGURE 26-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM


## PIC24FJ128GA204 FAMILY

## REGISTER 26-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | CVREFP | CVREFM1 | CVREFM0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CVREN | CVROE | CVRSS | CVR4 | CVR3 | CVR2 | CVR1 | CVR0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as '0' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | $' 0$ ' = Bit is cleared |

bit 15-11 Unimplemented: Read as ' 0 '
bit 10 CVREFP: Comparator Voltage Reference Select bit (valid only when CREF is ' 1 ')
$1=$ VREF+ is used as a reference voltage to the comparators
$0=$ The CVR (4-bit DAC) within this module provides the reference voltage to the comparators
bit 9-8 CVREFM<1:0>: Comparator Voltage Band Gap Reference Source Select bits (valid only when $\mathrm{CCH}<1: 0>=11$ )
$00=$ Band gap voltage is provided as an input to the comparators
01 = Band gap voltage, divided by two, is provided as an input to the comparators
$10=$ Reserved
11 = VREF+ pin is provided as an input to the comparators
bit $7 \quad$ CVREN: Comparator Voltage Reference Enable bit
1 = CVREF circuit is powered on
0 = CVREF circuit is powered down
bit $6 \quad$ CVROE: Comparator Vref Output Enable bit
1 = CVREF voltage level is output on the CVREF pin
$0=$ CVREF voltage level is disconnected from the CVREF pin
bit 5
CVRSS: Comparator VREF Source Selection bit
1 = Comparator reference source, CVRSRC = VREF+ - VREF-
$0=$ Comparator reference source, CVRSRC $=$ AVDD - AVss
bit 4-0 CVR<4:0>: Comparator Vref Value Selection bits
CVREF $=($ CVR $<4: 0>/ 32) \cdot($ CVRSRC $)$

### 27.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Charge Time Measurement Unit, refer to the "dsPIC33/PIC24 Family Reference Manual", "Charge Time Measurement Unit (CTMU) with Threshold Detect" (DS39743).

The Charge Time Measurement Unit (CTMU) is a flexible analog module that provides charge measurement, accurate differential time measurement between pulse sources and asynchronous pulse generation. Its key features include:

- Thirteen external edge input trigger sources
- Polarity control for each edge source
- Control of edge sequence
- Control of response to edge levels or edge transitions
- Time measurement resolution of one nanosecond
- Accurate current source suitable for capacitive measurement
Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock. The CTMU module is ideal for interfacing with capacitive-based touch sensors.
The CTMU is controlled through three registers: CTMUCON1, CTMUCON2 and CTMUICON. CTMUCON1 enables the module and controls the mode of operation of the CTMU, as well as controlling edge sequencing. CTMUCON2 controls edge source selection and edge source polarity selection. The CTMUICON register selects the current range of current source and trims the current.


### 27.1 Measuring Capacitance

The CTMU module measures capacitance by generating an output pulse, with a width equal to the time between edge events, on two separate input channels. The pulse edge events to both input channels can be selected from four sources: two internal peripheral modules (OC1 and Timer1) and up to 13 external pins (CTED1 through CTED13). This pulse is used with the module's precision current source to calculate capacitance according to the relationship:

EQUATION 27-1:

$$
I=C \cdot \frac{d V}{d T}
$$

For capacitance measurements, the A/D Converter samples an external Capacitor (CAPP) on one of its input channels after the CTMU output's pulse. A Precision Resistor (RPR) provides current source calibration on a second A/D channel. After the pulse ends, the converter determines the voltage on the capacitor. The actual calculation of capacitance is performed in software by the application.
Figure 27-1 illustrates the external connections used for capacitance measurements and how the CTMU and A/D modules are related in this application. This example also shows the edge events coming from Timer1, but other configurations using external edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the "dsPIC33/PIC24 Family Reference Manual", "Charge Time Measurement Unit (CTMU) with Threshold Detect" (DS39743).

## PIC24FJ128GA204 FAMILY

FIGURE 27-1: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR CAPACITANCE MEASUREMENT


### 27.2 Measuring Time

Time measurements on the pulse width can be similarly performed using the A/D module's Internal Capacitor (CAD) and a precision resistor for current calibration. Figure 27-2 displays the external connections used for time measurements, and how the CTMU and A/D modules are related in this application. This example also shows both edge events coming from the external CTEDx pins, but other configurations using internal edge sources are possible.

### 27.3 Pulse Generation and Delay

The CTMU module can also generate an output pulse with edges that are not synchronous with the device's system clock. More specifically, it can generate a pulse with a programmable delay from an edge event input to the module.

When the module is configured for pulse generation delay by setting the TGEN bit (CTMUCON1<12>), the internal current source is connected to the B input of Comparator 2. A Capacitor (CDELAY) is connected to the Comparator 2 pin, C2INB, and the Comparator Voltage Reference, CVREF, is connected to C2INA. CVREF is then configured for a specific trip point. The module begins to charge CDELAY when an edge event is detected. When Cdelay charges above the CVref trip point, a pulse is output on CTPLS. The length of the pulse delay is determined by the value of Cdelay and the CVREF trip point.
Figure 27-3 illustrates the external connections for pulse generation, as well as the relationship of the different analog modules required. While CTED1 is shown as the input pulse source, other options are available. A detailed discussion on pulse generation with the CTMU module is provided in the "dsPIC33/ PIC24 Family Reference Manual".

FIGURE 27-2: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT


FIGURE 27-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION


## PIC24FJ128GA204 FAMILY

## REGISTER 27-1: CTMUCON1: CTMU CONTROL REGISTER 1

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CTMUEN | - | CTMUSIDL | TGEN | EDGEN | EDGSEQEN | IDISSEN | CTTRIG |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-O | U-0 | U-0 | U-0 | U-0 | U-O | U-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 7 |  |  | bit 0 |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | ' 0 ' = Bit is cleared |


| bit 15 | CTMUEN: CTMU Enable bit |
| :---: | :---: |
|  | $\begin{aligned} & 1=\text { Module is enabled } \\ & 0=\text { Module is disabled } \end{aligned}$ |
| bit 14 | Unimplemented: Read as '0' |
| bit 13 | CTMUSIDL: CTMU Stop in Idle Mode bit |
|  | 1 = Discontinues module operation when device enters Idle mode <br> $0=$ Continues module operation in Idle mode |
| bit 12 | TGEN: Time Generation Enable bit |
|  | 1 = Enables edge delay generation |
|  | 0 = Disables edge delay generation |
| bit 11 | EDGEN: Edge Enable bit |
|  | 1 = Edges are not blocked |
|  | 0 = Edges are blocked |
| bit 10 | EDGSEQEN: Edge Sequence Enable bit |
|  | 1 = Edge 1 event must occur before Edge 2 event can occur $0=$ No edge sequence is needed |
| bit 9 | IDISSEN: Analog Current Source Control bit |
|  | 1 = Analog current source output is grounded |
|  | $0=$ Analog current source output is not grounded |
| bit 8 | CTTRIG: CTMU Trigger Control bit |
|  | $1=$ Trigger output is enabled |
|  | $0=$ Trigger output is disabled |
| bit 7-0 | Unimplemented: Read as '0, |

## REGISTER 27-2: CTMUCON2: CTMU CONTROL REGISTER 2



| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15 EDG1MOD: Edge 1 Edge-Sensitive Select bit
1 = Input is edge-sensitive
$0=$ Input is level-sensitive
bit 14 EDG1POL: Edge 1 Polarity Select bit
1 = Edge 1 is programmed for a positive edge response
$0=$ Edge 1 is programmed for a negative edge response
bit 13-10
EDG1SEL<3:0>: Edge 1 Source Select bits
1111 = Edge 1 source is Comparator 3 output
1110 = Edge 1 source is Comparator 2 output
1101 = Edge 1 source is Comparator 1 output
$1100=$ Edge 1 source is IC3
1011 = Edge 1 source is IC2
1010 = Edge 1 source is IC1
1001 = Edge 1 source is CTED8
$1000=$ Edge 1 source is CTED7 ${ }^{(1)}$
0111 = Edge 1 source is CTED6
0110 = Edge 1 source is CTED5
0101 = Edge 1 source is CTED4
0100 = Edge 1 source is CTED3
0011 = Edge 1 source is CTED1
$0010=$ Edge 1 source is CTED2
0001 = Edge 1 source is OC1
$0000=$ Edge 1 source is Timer1
bit 9 EDG2STAT: Edge 2 Status bit
Indicates the status of Edge 2 and can be written to control current source.
1 = Edge 2 has occurred
$0=$ Edge 2 has not occurred
bit 8 EDG1STAT: Edge 1 Status bit
Indicates the status of Edge 1 and can be written to control current source.
1 = Edge 1 has occurred
0 = Edge 1 has not occurred
bit 7 EDG2MOD: Edge 2 Edge-Sensitive Select bit
1 = Input is edge-sensitive
$0=$ Input is level-sensitive
bit 6 EDG2POL: Edge 2 Polarity Select bit
1 = Edge 2 is programmed for a positive edge response
$0=$ Edge 2 is programmed for a negative edge response
Note 1: Edge source, CTED7, is not available in 28-pin packages.

## PIC24FJ128GA204 FAMILY

## REGISTER 27-2: CTMUCON2: CTMU CONTROL REGISTER 2 (CONTINUED)

bit 5-2 EDG2SEL<3:0>: Edge 2 Source Select bits
1111 = Edge 2 source is Comparator 3 output
1110 = Edge 2 source is Comparator 2 output
1101 = Edge 2 source is Comparator 1 output
$1100=$ Unimplemented; do not use
1011 = Edge 2 source is IC3
$1010=$ Edge 2 source is IC2
1001 = Edge 2 source is IC1
$1000=$ Edge 2 source is CTED13
0111 = Edge 2 source is CTED12
$0110=$ Edge 2 source is CTED11
0101 = Edge 2 source is CTED10
0100 = Edge 2 source is CTED9
0011 = Edge 2 source is CTED1
$0010=$ Edge 2 source is CTED2
0001 = Edge 2 source is OC1
0000 = Edge 2 source is Timer1
bit 1-0 Unimplemented: Read as ' 0 '
Note 1: Edge source, CTED7, is not available in 28-pin packages.

## REGISTER 27-3: CTMUICON: CTMU CURRENT CONTROL REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ITRIM5 | ITRIM4 | ITRIM3 | ITRIM2 | ITRIM1 | ITRIM0 | IRNG1 | IRNG0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown

bit 15-10 ITRIM<5:0>: Current Source Trim bits
011111 = Maximum positive change from nominal current
011110
-
-
-
$000001=$ Minimum positive change from nominal current
$000000=$ Nominal current output specified by IRNG<1:0>
111111 = Minimum negative change from nominal current
-
-
-
100010
100001 = Maximum negative change from nominal current
bit 9-8 IRNG<1:0>: Current Source Range Select bits
$11=100 \times$ Base Current
$10=10 \times$ Base Current
$01=$ Base current level ( $0.55 \mu \mathrm{~A}$ nominal)
$00=1000 \times$ Base Current
bit 7-0
Unimplemented: Read as '0'

NOTES:

### 28.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the High/Low-Voltage Detect, refer to the "dsPIC33/PIC24 Family Reference Manual", "High-Level Integration with Programmable High/Low-Voltage Detect (HLVD)" (DS39725).

The High/Low-Voltage Detect (HLVD) module is a programmable circuit that allows the user to specify both the device voltage trip point and the direction of change.
An interrupt flag is set if the device experiences an excursion past the trip point in the direction of change. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.
The HLVD Control register (see Register 28-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user

FIGURE 28-1: HIGH/LOW-VOLTAGE DETECT (HLVD) MODULE BLOCK DIAGRAM


## PIC24FJ128GA204 FAMILY

## REGISTER 28-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

| R/W-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HLVDEN | - | LSIDL | - | - | - | - | - |
| bit 15 bit 8 |  |  |  |  |  |  |  |
| R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| VDIR | BGVST | IRVST | - | HLVDL3 | HLVDL2 | HLVDL1 | HLVDL0 |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15 HLVDEN: High/Low-Voltage Detect Power Enable bit
1 = HLVD is enabled
$0=$ HLVD is disabled
bit $14 \quad$ Unimplemented: Read as ' 0 '
bit 13 LSIDL: High/Low-Voltage Detect Stop in Idle Mode bit
1 = Discontinues module operation when device enters Idle mode
$0=$ Continues module operation in Idle mode
bit 12-8 Unimplemented: Read as ' 0 '
bit $7 \quad$ VDIR: Voltage Change Direction Select bit
1 = Event occurs when voltage equals or exceeds trip point (HLVDL<3:0>)
$0=$ Event occurs when voltage equals or falls below trip point (HLVDL<3:0>)
bit $6 \quad$ BGVST: Band Gap Voltage Stable Flag bit
1 = Indicates that the band gap voltage is stable
$0=$ Indicates that the band gap voltage is unstable
bit $5 \quad$ IRVST: Internal Reference Voltage Stable Flag bit
1 = Internal reference voltage is stable; the High-Voltage Detect logic generates the interrupt flag at the specified voltage range
$0=$ Internal reference voltage is unstable; the High-Voltage Detect logic will not generate the interrupt flag at the specified voltage range and the HLVD interrupt should not be enabled
bit $4 \quad$ Unimplemented: Read as ' 0 '
bit 3-0 HLVDL<3:0>: High/Low-Voltage Detection Limit bits
1111 = External analog input is used (input comes from the HLVDIN pin)
$1110=$ Trip Point $1^{(1)}$
$1101=$ Trip Point $2^{(1)}$
$1100=$ Trip Point $3^{(1)}$
-
-
-
$0100=$ Trip Point $11^{(1)}$
$00 \mathrm{xx}=$ Unused
Note 1: For the actual trip point, see Section 32.0 "Electrical Characteristics".

### 29.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the following sections of the "dsPIC33/ PIC24 Family Reference Manual". The information in this data sheet supersedes the information in the FRMs.

- "Watchdog Timer (WDT)" (DS39697)
- "High-Level Device Integration" (DS39719)
- "Programming and Diagnostics" (DS39716)

PIC24FJ128GA204 family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming ${ }^{\text {TM }}$ (ICSP ${ }^{\text {TM }}$ )
- In-Circuit Emulation (ICE)


### 29.1 Configuration Bits

The Configuration bits can be programmed (read as ' 0 '), or left unprogrammed (read as ' 1 '), to select various device configurations. These bits are mapped starting at program memory location, F80000h. A detailed explanation of the various bit functions is provided in Register 29-1 through Register 29-6.
Note that address, F80000h, is beyond the user program memory space. In fact, it belongs to the configuration memory space ( 800000 h-FFFFFFFh), which can only be accessed using Table Reads and Table Writes.

### 29.1.1 CONSIDERATIONS FOR

 CONFIGURING PIC24FJ128GA204 FAMILY DEVICESIn PIC24FJ128GA204 family devices, the Configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the four words at the top of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 29-1. These are packed representations of the actual device Configuration bits, whose actual locations are distributed among several locations in configuration space. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets.

## Note: Configuration data is reloaded on all types of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The upper byte of all Flash Configuration Words in program memory should always be '0000 0000'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing ' 0 's to these locations has no effect on device operation.
Note: Performing a page erase operation on the last page of program memory clears the Flash Configuration Words, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

TABLE 29-1: FLASH CONFIGURATION WORD LOCATIONS FOR THE PIC24FJ128GA204 FAMILY

| Device | Configuration Word Addresses |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ |
| PIC24FJ64GA2XX | ABFEh | ABFCh | ABFAh | ABF8h |
| PIC24FJ128GA2XX | 157FEh | $157 F C h$ | $157 F A h$ | 157 F 8 h |

## PIC24FJ128GA204 FAMILY

REGISTER 29-1: CW1: FLASH CONFIGURATION WORD 1

| U-1 | U-1 | U-1 | U-1 | U-1 | U-1 | $U-1$ | U-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 23 |  |  |  |  |  |  |  |


| r-x | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | JTAGEN | GCP | GWRP | $\overline{\text { DEBUG }}$ | $\overline{\text { LPCFG }}$ | ICS1 | ICS0 |
| bit 15 |  |  |  |  |  |  |  |


| R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FWDTEN1 | FWDTEN0 | WINDIS | FWPSA | WDTPS3 | WDTPS2 | WDTPS1 | WDTPS0 |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | $\mathrm{r}=$ Reserved bit | $\mathrm{PO}=$ Program Once bit |
| :--- | :--- | :--- |
| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |


| bit 23-16 | Unimplemented: Read as ' 1 ' |
| :---: | :---: |
| bit 15 | Reserved: The value is unknown; program as ' 0 ' |
| bit 14 | JTAGEN: JTAG Port Enable bit <br> 1 = JTAG port is enabled <br> $0=$ JTAG port is disabled |
| bit 13 | GCP: General Segment Program Memory Code Protection bit $\begin{aligned} & 1=\text { Code protection is disabled } \\ & 0=\text { Code protection is enabled for the entire program memory space } \end{aligned}$ |
| bit 12 | GWRP: General Segment Code Flash Write Protection bit $\begin{aligned} & 1=\text { Writes to program memory are allowed } \\ & 0=\text { Writes to program memory are not allowed } \end{aligned}$ |
| bit 11 | DEBUG: Background Debugger Enable bit <br> 1 = Device resets into Operational mode <br> 0 = Device resets into Debug mode |
| bit 10 | LPCFG: Low-Voltage/Retention Regulator Configuration bit <br> 1 = Low-voltage/retention regulator is always disabled <br> $0=$ Low-power, low-voltage/retention regulator is enabled and controlled in firmware by the RETEN bit |
| bit 9-8 | ICS<1:0>: Emulator Pin Placement Select bits <br> 11 = Emulator functions are shared with PGEC1/PGED1 <br> 10 = Emulator functions are shared with PGEC2/PGED2 <br> 01 = Emulator functions are shared with PGEC3/PGED3 <br> 00 = Reserved; do not use |
| bit 7-6 | FWDTEN<1:0>: Watchdog Timer Configuration bits <br> 11 = WDT is always enabled; the SWDTEN bit has no effect <br> $10=$ WDT is enabled and controlled in firmware by the SWDTEN bit <br> 01 = WDT is enabled only in Run mode and disabled in Sleep modes; SWDTEN bit is disabled <br> $00=$ WDT is disabled; the SWDTEN bit is disabled |
| bit 5 | WINDIS: Windowed Watchdog Timer Disable bit <br> 1 = Standard Watchdog Timer is enabled <br> $0=$ Windowed Watchdog Timer is enabled (FWDTEN<1:0> must not be ' 00 ') |
| bit 4 | FWPSA: WDT Prescaler Ratio Select bit $\begin{aligned} & 1=\text { Prescaler ratio of } 1: 128 \\ & 0=\text { Prescaler ratio of } 1: 32 \end{aligned}$ |

$0=$ Prescaler ratio of $1: 32$

## REGISTER 29-1: CW1: FLASH CONFIGURATION WORD 1 (CONTINUED)

bit 3-0 WDTPS<3:0>: Watchdog Timer Postscaler Select bits

$$
\begin{aligned}
& 1111=1: 32,768 \\
& 1110=1: 16,384 \\
& 1101=1: 8,192 \\
& 1100=1: 4,096 \\
& 1011=1: 2,048 \\
& 1010=1: 1,024 \\
& 1001=1: 512 \\
& 1000=1: 256 \\
& 0111=1: 128 \\
& 0110=1: 64 \\
& 0101=1: 32 \\
& 0100=1: 16 \\
& 0011=1: 8 \\
& 0010=1: 4 \\
& 0001=1: 2 \\
& 0000=1: 1
\end{aligned}
$$

## REGISTER 29-2: CW2: FLASH CONFIGURATION WORD 2

| U-1 | $\mathrm{U}-1$ | $\mathrm{U}-1$ | $\mathrm{U}-1$ | $\mathrm{U}-1$ | $\mathrm{U}-1$ | $\mathrm{U}-1$ | U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
|  |  |  |  |  |  |  |  |
| bit 23 |  |  |  |  |  |  |  |


| R/PO-1 | r-0 | R/PO-1 | R/PO-1 | r-1 | R/PO-1 | R/PO-1 | R/PO-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IESO | - | WDTCMX | ALTCMPI | - | FNOSC2 | FNOSC1 | FNOSC0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | r-1 | R/PO-1 | R/PO-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FCKSM1 | FCKSM0 | OSCIOFCN | WDTCLK1 | WDTCLK0 | - | POSCMD1 | POSCMD0 |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | $r=$ Reserved bit | $P O=$ Program Once bit |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |


| bit 23-16 | Unimplemented: Read as ' 1 ' |
| :---: | :---: |
| bit 15 | IESO: Internal External Switchover bit |
|  | $1=$ IESO mode (Two-Speed Start-up) is enabled <br> $0=$ IESO mode (Two-Speed Start-up) is disabled |
| bit 14 | Reserved: Read as ' 0 ' |
| bit 13 | WDTCMX: WDT Clock Multiplex Control bit |
|  | 1 = WDT clock source is determined by the WDTCLK<1:0> Configuration bits $0=$ WDT always uses LPRC as its clock source |
| bit 12 | ALTCMPI: Alternate Comparator Input bit |
|  | $1=$ C1INC is on RB13, C2INC is on RB9 and C3INC is on RA0 $0=$ C1INC, C2INC and C3INC are on RB9 |
| bit 11 | Reserved: Configure as ' 1 ' |
| bit 10-8 | FNOSC<2:0>: Initial Oscillator Select bits |
|  | 111 = Fast RC Oscillator with Postscaler (FRCDIV) <br> $110=$ Reserved |
|  | 101 = Low-Power RC Oscillator (LPRC) |
|  | 100 = Secondary Oscillator (SOSC) |
|  | 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL) |
|  | 010 = Primary Oscillator (XT, HS, EC) |
|  | 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL) |
|  | $000=$ Fast RC Oscillator (FRC) |
| bit 7-6 | FCKSM<1:0>: Clock Switching and Fail-Safe Clock Monitor Configuration bits |
|  | $1 \mathrm{x}=$ Clock switching and Fail-Safe Clock Monitor are disabled |
|  | 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled |
|  | $00=$ Clock switching is enabled, Fail-Safe Clock Monitor is enabled |
| bit 5 | OSCIOFCN: OSCO Pin Configuration bit |
|  | If POSCMD<1:0> = 11 or 00: |
|  | 1 = OSCO/CLKO/RA3 functions as CLKO (Fosc/2) |
|  | $0=\mathrm{OSCO} / \mathrm{CLKO} / \mathrm{RA} 3$ functions as port I/O (RA3) |
|  | If POSCMD $21: 0>=10$ or 01: |

Note 1: The 31 kHz FRC source is used when a Windowed WDT mode is selected and the LPRC is not being used as the system clock. The LPRC is used when the device is in Sleep mode and in all other cases.

## REGISTER 29-2: CW2: FLASH CONFIGURATION WORD 2 (CONTINUED)

```
bit 4-3 WDTCLK<1:0>: WDT Clock Source Select bits
    When WDTCMX = 1:
    11 = LPRC
    10 = Either the 31 kHz FRC source or LPRC, depending on device configuration(1)
    01 = SOSC input
    00 = System clock when active, LPRC while in Sleep mode
    When WDTCMX = 0:
    LPRC is always the WDT clock source.
bit 2 Reserved: Configure as '1'
bit 1-0 POSCMD<1:0>: Primary Oscillator Configuration bits
    11 = Primary Oscillator mode is disabled
    10 = HS Oscillator mode is selected
    01 = XT Oscillator mode is selected
    00=EC Oscillator mode is selected
```

Note 1: The 31 kHz FRC source is used when a Windowed WDT mode is selected and the LPRC is not being used as the system clock. The LPRC is used when the device is in Sleep mode and in all other cases.

## PIC24FJ128GA204 FAMILY

## REGISTER 29-3: CW3: FLASH CONFIGURATION WORD 3

| U-1 | U-1 | $U-1$ | $U-1$ | $U-1$ | $U-1$ | $U-1$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 23 |  |  |  |  |  |  |  |


| R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WPEND | WPCFG | WPDIS | BOREN | PLLSS $^{(4)}$ | WDTWIN1 | WDTWIN0 | SOSCSEL |
| bit 15 |  |  |  | bit 8 |  |  |  |


| r-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | WPFP6 $^{(3)}$ | WPFP5 | WPFP4 | WPFP3 | WPFP2 | WPFP1 | WPFP0 |
| bit 7 |  |  |  |  |  |  |  |


| Legend: | $\mathrm{PO}=$ Program Once bit | $\mathrm{r}=$ Reserved bit |
| :--- | :--- | :--- |
| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |


| bit 23-16 | Unimplemented: Read as ' 1 ' |
| :---: | :---: |
| bit 15 | WPEND: Segment Write Protection End Page Select bit |
|  | $1=$ Protected program memory segment upper boundary is at the last page of program memory; the lower boundary is the code page specified by WPFP<6:0> <br> $0=$ Protected program memory segment lower boundary is at the bottom of the program memory (000000h); upper boundary is the code page specified by WPFP<6:0> |
| bit 14 | WPCFG: Configuration Word Code Page Write Protection Select bit |
|  | $1=$ Last page (at the top of program memory) and Flash Configuration Words are not write-protected ${ }^{(1)}$ $0=$ Last page and Flash Configuration Words are write-protected provided WPDIS = 0 |
| bit 13 | WPDIS: Segment Write Protection Disable bit |
|  | 1 = Segmented program memory write protection is disabled |
|  | $0=$ Segmented program memory write protection is enabled; protected segment is defined by the WPEND, WPCFG and WPFPx Configuration bits |
| bit 12 | BOREN: Brown-out Reset Enable bit |
|  | $\begin{aligned} & 1=\text { BOR is enabled (all modes except Deep Sleep) } \\ & 0=\text { BOR is disabled } \end{aligned}$ |
| bit 11 | PLLSS: PLL Secondary Selection Configuration bit ${ }^{(4)}$ |
|  | 1 = PLL is fed by the Primary Oscillator |
|  | $0=$ PLL is fed by the on-chip Fast RC (FRC) Oscillator |
| bit 10-9 | WDTWIN<1:0>: Watchdog Timer Window Width Select bits |
|  | 11 = 25\% |
|  | $10=37.5 \%$ |
|  | $01=50 \%$ |
|  | $00=75 \%$ |
| bit 8 | SOSCSEL: SOSC Selection bit |
|  | $\begin{aligned} & 1=\text { SOSC circuit is selected } \\ & 0=\text { Digital }(\text { SCLKI }) \text { mode }^{(2)} \end{aligned}$ |

Note 1: Regardless of WPCFG status, if WPEND $=1$ or if the WPFP<6:0> bits correspond to the Configuration Word page, the Configuration Word page is protected.
2: Ensure that the SCLKI pin is made a digital input while using this configuration (see Table 11-1).
3: For the 64K devices (PIC24FJ64GA2XX), maintain WPFP6 as ' 0 '.
4: This Configuration bit only takes effect when PLL is not being used.

## REGISTER 29-3: CW3: FLASH CONFIGURATION WORD 3 (CONTINUED)

bit $7 \quad$ Reserved: Always maintain as ' 1 '
bit 6-0 WPFP<6:0>: Write-Protected Code Segment Boundary Page bits ${ }^{(3)}$
Designates the 512 instruction words page boundary of the protected Code Segment.
If WPEND = 1:
Specifies the lower page boundary of the code-protected segment; the last page being the last implemented page in the device.
If WPEND $=0$ :
Specifies the upper page boundary of the code-protected segment; Page 0 being the lower boundary.
Note 1: Regardless of WPCFG status, if WPEND $=1$ or if the WPFP $<6: 0>$ bits correspond to the Configuration Word page, the Configuration Word page is protected.
2: Ensure that the SCLKI pin is made a digital input while using this configuration (see Table 11-1).
3: For the 64K devices (PIC24FJ64GA2XX), maintain WPFP6 as ' 0 '.
4: This Configuration bit only takes effect when PLL is not being used.

## PIC24FJ128GA204 FAMILY

REGISTER 29-4: CW4: FLASH CONFIGURATION WORD 4


| R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | r-1 | R/PO-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOL1WAY | I2C1SEL | PLLDIV3 | PLLDIV2 | PLLDIV1 | PLLDIV0 | - | DSSWEN |
| bit 15 |  |  |  |  |  |  |  |


| R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| DSWDTEN | DSBOREN | DSWDTOSC | DSWDTPS4 | DSWDTPS3 | DSWDTPS2 | DSWDTPS1 | DSWDTPS0 |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | $\mathrm{PO}=$ Program Once bit | $\mathrm{r}=$ Reserved bit |
| :--- | :--- | :--- |
| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

bit 23-16 Unimplemented: Read as ' 1 '
bit 15 IOL1WAY: IOLOCK One-Way Set Enable bit
1 = The IOLOCK bit (OSCCON<6>) can be set once, provided the unlock sequence has been completed; once set, the Peripheral Pin Select registers cannot be written to a second time
$0=$ The IOLOCK bit can be set and cleared as needed, provided the unlock sequence has been completed
bit $14 \quad$ I2C1SEL: Alternate I2C1 Location Select bit
$1=$ I2C1 uses the SCL1 and SDA1 pins
$0=$ I2C1 uses the ASCL1 and ASDA1 pins
bit 13-10
PLLDIV<3:0>: PLL Prescaler Select bits
$1111=\mathrm{PLL}$ is disabled
$1110=8 x$ PLL is selected
$1101=6 \times$ PLL is selected
$1100=4 x$ PLL is selected
1011
-

- = Reserved, do not use
- 

0000
bit 9 Reserved: Always maintain as ' 1 '
bit 8 DSSWEN: Deep Sleep Software Control Select bit
1 = Deep Sleep operation is enabled and controlled by the DSEN bit
0 = Deep Sleep operation is disabled
bit 7 DSWDTEN: Deep Sleep Watchdog Timer Enable bit
1 = Deep Sleep WDT is enabled
0 = Deep Sleep WDT is disabled
bit 6 DSBOREN: Deep Sleep Brown-out Reset Enable bit
$1=$ BOR is enabled in Deep Sleep mode
$0=$ BOR is disabled in Deep Sleep mode (remains active in other Sleep modes)
bit 5 DSWDTOSC: Deep Sleep Watchdog Timer Clock Select bit
1 = Clock source is LPRC
$0=$ Clock source is SOSC

## REGISTER 29-4: CW4: FLASH CONFIGURATION WORD 4 (CONTINUED)

bit 4-0 DSWDTPS<4:0>: Deep Sleep Watchdog Timer Postscaler Select bits

```
11111 = 1:68,719,476,736 (25.7 days)
11110= 1:34,359,738,368(12.8 days)
11101 = 1:17,179,869,184 (6.4 days)
11100=1:8,589,934592 (77.0 hours)
11011 = 1:4,294,967,296 (38.5 hours)
11010= 1:2,147,483,648 (19.2 hours)
11001=1:1,073,741,824 (9.6 hours)
11000 = 1:536,870,912 (4.8 hours)
10111 = 1:268,435,456 (2.4 hours)
10110= 1:134,217,728 (72.2 minutes)
10101 = 1:67,108,864 (36.1 minutes)
10100=1:33,554,432 (18.0 minutes)
10011 = 1:16,777,216 (9.0 minutes)
10010=1:8,388,608 (4.5 minutes)
10001 = 1:4,194,304 (135.3s)
10000 = 1:2,097,152 (67.7s)
01111 = 1:1,048,576 (33.825s)
01110=1:524,288 (16.912s)
01101 = 1:262,114 (8.456s)
01100 = 1:131,072 (4.228s)
01011 = 1:65,536 (2.114s)
01010= 1:32,768 (1.057s)
01001 = 1:16,384 (528.5 ms)
01000 = 1:8,192 (264.3 ms)
00111 = 1:4,096 (132.1 ms)
00110 = 1:2,048 (66.1 ms)
00101 = 1:1,024 (33 ms)
00100 = 1:512 (16.5 ms)
00011 = 1:256 (8.3 ms)
00010=1:128 (4.1 ms)
00001 = 1:64 (2.1 ms)
00000=1:32(1 ms)
```


## PIC24FJ128GA204 FAMILY

## REGISTER 29-5: DEVID: DEVICE ID REGISTER

| U-1 | $\mathrm{U}-1$ | $\mathrm{U}-1$ | $\mathrm{U}-1$ | $\mathrm{U}-1$ | $\mathrm{U}-1$ | $\mathrm{U}-1$ | U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
|  |  |  |  |  |  |  |  |
| bit 23 |  |  |  |  |  |  |  |
| bit 16 |  |  |  |  |  |  |  |


| R | R | R | R | R | R | R | R |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FAMID7 | FAMID6 | FAMID5 | FAMID4 | FAMID3 | FAMID2 | FAMID1 | FAMID0 |
| bit 15 |  |  |  |  |  |  |  |


| R | R | R | R | R | R | R | R |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DEV7 | DEV6 | DEV5 | DEV4 | DEV3 | DEV2 | DEV1 | DEV0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

Legend: $\mathrm{R}=$ Readable bit $\mathrm{U}=$ Unimplemented bit
bit 23-16 Unimplemented: Read as ' 1 '
bit 15-8 FAMID<7:0>: Device Family Identifier bits 0100 1100 = PIC24FJ128GA204 family
bit 7-0 DEV<7:0>: Individual Device Identifier bits
$01010000=$ PIC24FJ64GA202
$01010010=$ PIC24FJ128GA202
$01010001=$ PIC24FJ64GA204
$01010011=$ PIC24FJ128GA204

REGISTER 29-6: DEVREV: DEVICE REVISION REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 23 |  |  |  |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | $U-0$ | $U-0$ | $U-0$ | $R$ | $R$ | $R$ | $R$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - |  | $R E V<3: 0>$ |  |  |
| bit 7 |  |  |  |  |  |  |  |

Legend: $\mathrm{R}=$ Readable bit $\mathrm{U}=$ Unimplemented bit

| bit 23-4 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 3-0 | $R E V<3: 0>$ : Device Revision Identifier bits |

### 29.2 On-Chip Voltage Regulator

All PIC24FJ128GA204 family devices power their core digital logic at a nominal 1.8 V . This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3 V . To simplify system design, all devices in the PIC24FJ128GA204 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.
This regulator is always enabled. It provides a constant voltage ( 1.8 V nominal) to the digital core logic, from a VDD of about 2.1 V , all the way up to the device's Vddmax. It does not have the capability to boost Vdd levels. In order to prevent "brown-out" conditions when the voltage drops too low for the regulator, the Brownout Reset occurs. Then, the regulator output follows VDD with a typical voltage drop of 300 mV .
A low-ESR capacitor (such as ceramic) must be connected to the VcAP pin (Figure 29-1). This helps to maintain the stability of the regulator. The recommended value for the Filter Capacitor (CEFC) is provided in Section 32.1 "DC Characteristics".

FIGURE 29-1: CONNECTIONS FOR THE ON-CHIP REGULATOR


Note: This is a typical operating voltage. Refer to Section 32.0 "Electrical Characteristics" for the full operating ranges of VDD.

### 29.2.1 ON-CHIP REGULATOR AND POR

The voltage regulator requires a small amount of time to transition from a disabled or standby state into normal operating mode. During this time, designated as TVreg, code execution is disabled. Tvreg is applied every time the device resumes operation after any power-down, including Sleep mode. TVREG is determined by the status of the VREGS bit ( $\mathrm{RCON}<8>$ ). Refer to Section 32.0 "Electrical Characteristics" for more information on Tvreg.

| Note: | For more information, see Section 32.0 <br> "Electrical Characteristics". The infor- <br> mation in this data sheet supersedes the <br> information in the "dsPIC33/PIC24 Family <br> Reference Manual". |
| :---: | :--- |
| 29.2 .2 | VOLTAGE REGULATOR STANDBY <br> MODE |

The on-chip regulator always consumes a small incremental amount of current over IDD/IPD, including when the device is in Sleep mode, even though the core digital logic does not require power. To provide additional savings in applications where power resources are critical, the regulator can be made to enter Standby mode on its own, whenever the device goes into Sleep mode. This feature is controlled by the VREGS bit ( $\mathrm{RCON}<8>$ ). Clearing the VREGS bit enables the Standby mode. When waking up from Standby mode, the regulator needs to wait for TVREG to expire before wake-up.

### 29.2.3 LOW-VOLTAGE/RETENTION REGULATOR

When a power-saving mode, such as Sleep is used, PIC24FJ128GA204 family devices may use a separate low-power, low-voltage/retention regulator to power critical circuits. This regulator, which operates at 1.2 V nominal, maintains power to data RAM and the RTCC while all other core digital logic is powered down. It operates only in Sleep and VBAT modes.
The low-voltage/retention regulator is described in more detail in Section 10.1.3 "Low-Voltage/Retention Regulator".

### 29.3 Watchdog Timer (WDT)

For PIC24FJ128GA204 family devices, the WDT is driven by the LPRC Oscillator. When the WDT is enabled, the clock source is also enabled.
The nominal WDT clock source from LPRC is 31 kHz . This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT Time-out (TWDT) period of 1 ms in 5 -bit mode or 4 ms in 7-bit mode.
A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPS $<3: 0>$ Configuration bits (CW1<3:0>), which allows the selection of a total of 16 settings, from $1: 1$ to $1: 32,768$. Using the prescaler and postscaler time-out periods, ranges from 1 ms to 131 seconds can be achieved.
The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSCx bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE ( $\mathrm{RCON}<3: 2>$ ) bits will need to be cleared in software after the device wakes up.

The WDT Flag bit, WDTO ( $\mathrm{RCON}<4>$ ), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

### 29.3.1 WINDOWED OPERATION

The Watchdog Timer has an optional Fixed Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the window width, $25 \%, 37.5 \%, 50 \%$ or $75 \%$ of the programmed WDT period controlled by WDTWIN<1:0> Configuration bits (CW3<10:9>). A CLRWDT instruction executed before that window causes a WDT Reset, similar to a WDT time-out.
Windowed WDT mode is enabled by programming the WINDIS Configuration bit (CW1<5>) to ' 0 '.

### 29.3.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN<1:0> Configuration bits. When the Configuration bits, FWDTEN<1:0> = 11, the WDT is always enabled.

The WDT can be optionally controlled in software when the Configuration bits, FWDTEN<1:0> = 10. When FWDTEN $<1: 0>=00$, the Watchdog Timer is always disabled. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical Code Segments and disable the WDT during non-critical segments for maximum power savings.

FIGURE 29-2: WDT BLOCK DIAGRAM


### 29.4 Program Verification and Code Protection

PIC24FJ128GA204 family devices provide two complimentary methods to protect application code from overwrites and erasures. These also help to protect the device from inadvertent configuration changes during run time.

### 29.4.1 GENERAL SEGMENT PROTECTION

For all devices in the PIC24FJ128GA204 family, the on-chip program memory space is treated as a single block, known as the General Segment (GS). Code protection for this block is controlled by one Configuration bit, GCP. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.

Write protection is controlled by the GWRP bit in the Configuration Word. When GWRP is programmed to ' 0 ', internal write and erase operations to program memory are blocked.

### 29.4.2 CODE SEGMENT PROTECTION

In addition to global General Segment protection, a separate subrange of the program memory space can be individually protected against writes and erases. This area can be used for many purposes where a separate block of write and erase-protected code is needed, such as bootloader applications. Unlike common boot block implementations, the specially protected segment in the PIC24FJ128GA204 family devices can be located by the user anywhere in the program space and configured in a wide range of sizes.

Code Segment (CS) protection provides an added level of protection to a designated area of program memory by disabling the NVM safety interlock whenever a write or erase address falls within a specified range. It does not override General Segment protection controlled by the GCP bit or GWRP bit. For example, if the GCP and GWRP bits are enabled, enabling segmented code protection for the bottom half of program memory does not undo General Segment protection for the top half.

The size and type of protection for the segmented code range are configured by the WPFPx, WPEND, WPCFG and WPDIS bits in Configuration Word 3. Code Segment protection is enabled by programming the WPDIS bit (= 0 ). The WPFPx bits specify the size of the segment to be protected by specifying the 512-word code page that is the start or end of the protected segment. The specified region is inclusive, therefore, this page will also be protected.
The WPEND bit determines if the protected segment uses the top or bottom of the program space as a boundary. Programming WPEND (= 0) sets the bottom of program memory (000000h) as the lower boundary of the protected segment. Leaving WPEND unprogrammed (=1) protects the specified page through the last page of implemented program memory, including the Configuration Word locations.

A separate bit, WPCFG, is used to protect the last page of program space, including the Flash Configuration Words. Programming WPCFG (= 0) protects the last page, in addition to the pages selected by the WPEND and WPFP<6:0> bits setting. This is useful in circumstances where write protection is needed for both the Code Segment in the bottom of the memory and the Flash Configuration Words.
The various options for segment code protection are shown in Table 29-2.

TABLE 29-2: CODE SEGMENT PROTECTION CONFIGURATION OPTIONS

| Segment Configuration Bits |  | Erase/Write Protection of Code Segment |  |
| :---: | :---: | :---: | :--- | :--- |
| WPDIS | WPEND |  |  |
| 1 | x | x | No additional protection is enabled; all program memory protection is configured <br> by GCP and GWRP. |
| 0 | 1 | x | Addresses from the first address of the code page are defined by WPFP<6:0> <br> through the end of implemented program memory (inclusive); <br> erase/write-protected, including Flash Configuration Words. |
| 0 | 0 | 1 | Address, 000000h, through the last address of the code page, are defined by <br> WPFP<6:0> (inclusive); erase/write-protected. |
| 0 | 0 | 0 | Address, 000000 h, through the last address of code page, are defined by <br> WPFP<6:0> (inclusive); erase/write-protected and the last page, including Flash <br> Configuration Words, are erase/write-protected. |

## PIC24FJ128GA204 FAMILY

### 29.4.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers are protected against inadvertent or unwanted changes or reads in two ways. The primary protection method is the same as that of the RP registers - shadow registers contain a complimentary value which is constantly compared with the actual value.

To safeguard against unpredictable events, Configuration bit changes resulting from individual cell-level disruptions (such as ESD events) will cause a parity error and trigger a device Reset.
The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the GCP bit is set, the source data for device configuration is also protected as a consequence. Even if General Segment protection is not enabled, the device configuration can be protected by using the appropriate Code Segment protection setting.

### 29.5 JTAG Interface

PIC24FJ128GA204 family devices implement a JTAG interface, which supports boundary scan device testing and programming.

### 29.6 In-Circuit Serial Programming

PIC24FJ128GA204 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGECx) and data (PGEDx), and three other lines for power (VDD), ground (Vss) and $\overline{M C L R}$. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

### 29.7 In-Circuit Debugger

When MPLAB ${ }^{\circledR}$ ICD 3 is selected as a debugger, the incircuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pins.
To use the in-circuit debugger function of the device, the design must implement ICSP connections to $\overline{M C L R}$, VDD, Vss and the PGECx/PGEDx pin pair, designated by the ICSx Configuration bits. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

### 30.0 DEVELOPMENT SUPPORT

The $\mathrm{PIC}^{\circledR}$ microcontrollers (MCU) and dsPIC ${ }^{\circledR}$ digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB ${ }^{\circledR}$ XIDE Software
- Compilers/Assemblers/Linkers
- MPLAB XC Compiler
- MPASM ${ }^{\text {TM }}$ Assembler
- MPLINK ${ }^{\text {TM }}$ Object Linker/ MPLIB ${ }^{\text {M }}$ Object Librarian
- MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
- MPLAB X SIM Software Simulator
- Emulators
- MPLAB REAL ICE ${ }^{\text {TM }}$ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
- MPLAB ICD 3
- PICkit ${ }^{\text {TM }} 3$
- Device Programmers
- MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools


### 30.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows ${ }^{\circledR}$, Linux and Mac OS ${ }^{\circledR}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for highperformance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.
With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB $X$ IDE is also suitable for the needs of experienced users.
Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window

Project-Based Workspaces:

- Multiple projects
- Multiple tools
- Multiple configurations
- Simultaneous debugging sessions

File History and Bug Tracking:

- Local file history feature
- Built-in support for Bugzilla issue tracker


### 30.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8,16 and 32 -bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.
For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.
The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.
MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility


### 30.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.
The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel ${ }^{\circledR}$ standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.
The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process


### 30.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.
The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.
The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction


### 30.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility


### 30.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

### 30.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, LowVoltage Differential Signal (LVDS) interconnection (CAT5).
The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

### 30.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.
The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

### 30.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming ${ }^{\text {TM }}$ (ICSP ${ }^{\text {TM }}$ ).

### 30.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display ( $128 \times 64$ ) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

## PIC24FJ128GA204 FAMILY

### 30.11 Demonstration/Development Boards, Evaluation Kits and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.
The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.
The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM $^{\text {TM }}$ and dsPICDEM ${ }^{\text {™ }}$ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ ${ }^{\circledR}$ security ICs, CAN, IrDA ${ }^{\circledR}$, PowerSmart battery management, SEEVAL ${ }^{\circledR}$ evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.
Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

### 30.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent ${ }^{\circledR}$ and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika ${ }^{\circledR}$


### 31.0 INSTRUCTION SET SUMMARY

Note: This chapter is a brief summary of the PIC24F Instruction Set Architecture (ISA) and is not intended to be a comprehensive reference source.

The PIC24F instruction set adds many enhancements to the previous $\mathrm{PIC}^{\circledR}$ MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.
Each single-word instruction is a 24 -bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

Table 31-1 shows the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 31-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register, 'Wb', without any address modifier
- The second source operand, which is typically a register, 'Ws', with or without an address modifier
- The destination of the result, which is typically a register, 'Wd', with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value, ' $f$ '
- The destination, which could either be the file register, ' $f$ ', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or ' $f$ ')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register, 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of ' $k$ ')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or ' $f$ ')
However, literal instructions that involve arithmetic or logical operations use some of the following operands:
- The first source operand, which is a register, 'Wb', without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register, 'Wd', with or without an address modifier
The control instructions may use some of the following operands:
- A program memory address
- The mode of the Table Read and Table Write instructions
All instructions are a single word, except for certain double-word instructions, which were made doubleword instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are ' 0 's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/ computed branch), indirect CALL/GOTO, all Table Reads and Table Writes, and Return/RETFIE instructions, which are single-word instructions but take two or three cycles.
Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

## PIC24FJ128GA204 FAMILY

## TABLE 31-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

| Field | Description |
| :---: | :---: |
| \#text | Means literal defined by "text" |
| (text) | Means "content of text" |
| <text] | Means "the location addressed by text" |
| \{ \} | Optional field or operation |
| <n:m> | Register bit field |
| .b | Byte mode selection |
| .d | Double-Word mode selection |
| . S | Shadow register select |
| .w | Word mode selection (default) |
| bit4 | 4-bit Bit Selection field (used in word addressed instructions) $\in\{0 . . .15\}$ |
| C, DC, N, OV, Z | MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero |
| Expr | Absolute address, label or expression (resolved by the linker) |
| f | File register address $\in\{0000 \mathrm{~h} . . .1 \mathrm{FFFh}\}$ |
| lit1 | 1-bit unsigned literal $\in\{0,1\}$ |
| lit4 | 4-bit unsigned literal $\in\{0 \ldots 15\}$ |
| lit5 | 5 -bit unsigned literal $\in\{0 \ldots 31\}$ |
| lit8 | 8-bit unsigned literal $\in\{0 \ldots 255\}$ |
| lit10 | 10-bit unsigned literal $\in\{0 \ldots 255\}$ for Byte mode, $\{0: 1023\}$ for Word mode |
| lit14 | 14-bit unsigned literal $\in\{0 . . .16383\}$ |
| lit16 | 16-bit unsigned literal $\in\{0 . . .65535\}$ |
| lit23 | 23-bit unsigned literal $\in\{0 . . .8388607\}$; LSB must be ' 0 ' |
| None | Field does not require an entry, may be blank |
| PC | Program Counter |
| Slit10 | 10-bit signed literal $\in\{-512 \ldots 511\}$ |
| Slit16 | 16-bit signed literal $\in\{-32768 . .32767\}$ |
| Slit6 | 6 -bit signed literal $\in\{-16 \ldots 16\}$ |
| Wb | Base W register $\in\{\mathrm{W} 0 . . \mathrm{W} 15\}$ |
| Wd | Destination W register $\in\{\mathrm{Wd}$, [Wd], [Wd++], [Wd--], [++Wd], [--Wd]\} |
| Wdo | Destination W register $\in$ \{Wnd, [Wnd], [Wnd++], [Wnd--], [++Wnd], [--Wnd], [Wnd+Wb]\} |
| Wm, Wn | Dividend, Divisor Working register pair (direct addressing) |
| Wn | One of 16 Working registers $\in\{W 0 . . W 15\}$ |
| Wnd | One of 16 destination Working registers $\in\{W 0 . . W 15\}$ |
| Wns | One of 16 source Working registers $\in\{W 0 . . W 15\}$ |
| WREG | W0 (Working register used in file register instructions) |
| Ws |  |
| Wso |  |

TABLE 31-2: INSTRUCTION SET OVERVIEW

| Assembly Mnemonic |  | Assembly Syntax | Description | \# of Words | \# of Cycles | Status Flags Affected |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD | ADD | f | $\mathrm{f}=\mathrm{f}+\mathrm{W}$ WEG | 1 | 1 | C, DC, N, OV, Z |
|  | ADD | f,WREG | WREG = $\mathrm{f}+$ WREG | 1 | 1 | C, DC, N, OV, Z |
|  | ADD | \#lit10,Wn | $\mathrm{Wd}=$ lit10 +Wd | 1 | 1 | C, DC, N, OV, Z |
|  | ADD | Wb,Ws,Wd | $\mathrm{Wd}=\mathrm{Wb}+\mathrm{Ws}$ | 1 | 1 | C, DC, N, OV, Z |
|  | ADD | Wb, \#lit5,Wd | $\mathrm{Wd}=\mathrm{Wb}+\mathrm{lit5}$ | 1 | 1 | C, DC, N, OV, Z |
| ADDC | ADDC | f | $\mathrm{f}=\mathrm{f}+\mathrm{WREG}+(\mathrm{C})$ | 1 | 1 | C, DC, N, OV, Z |
|  | ADDC | f,WREG | WREG = f + WREG + (C) | 1 | 1 | C, DC, N, OV, Z |
|  | ADDC | \#lit10,Wn | Wd $=$ lit10 + Wd + (C) | 1 | 1 | C, DC, N, OV, Z |
|  | ADDC | Wb,Ws,Wd | $W \mathrm{~d}=\mathrm{Wb}+\mathrm{Ws}+(\mathrm{C})$ | 1 | 1 | C, DC, N, OV, Z |
|  | ADDC | Wb, \#lit5,Wd | $\mathrm{Wd}=\mathrm{Wb}+\mathrm{lit5}+(\mathrm{C})$ | 1 | 1 | C, DC, N, OV, Z |
| AND | And | f | $\mathrm{f}=\mathrm{f}$. AND. WREG | 1 | 1 | N, Z |
|  | And | f,WREG | WREG = f.AND. WREG | 1 | 1 | N, Z |
|  | AND | \#lit10,Wn | Wd = lit10.AND. Wd | 1 | 1 | N, Z |
|  | And | Wb,Ws,Wd | $\mathrm{Wd}=\mathrm{Wb}$. AND. Ws | 1 | 1 | N, Z |
|  | And | Wb, \#lit5, Wd | Wd = Wb .AND. lit5 | 1 | 1 | N, Z |
| ASR | ASR | f | $\mathrm{f}=$ Arithmetic Right Shift f | 1 | 1 | C, N, OV, Z |
|  | ASR | f,WREG | WREG = Arithmetic Right Shift f | 1 | 1 | C, N, OV, Z |
|  | ASR | Ws,wd | Wd = Arithmetic Right Shift Ws | 1 | 1 | C, N, OV, Z |
|  | ASR | Wb, Wns, Wnd | Wnd = Arithmetic Right Shift Wb by Wns | 1 | 1 | N, Z |
|  | ASR | Wb, \#lit5, Wnd | Wnd = Arithmetic Right Shift Wb by lit5 | 1 | 1 | N, Z |
| BCLR | BCLR | f, \#bit4 | Bit Clear f | 1 | 1 | None |
|  | BCLR | Ws,\#bit4 | Bit Clear Ws | 1 | 1 | None |
| BRA | BRA | C, Expr | Branch if Carry | 1 | 1 (2) | None |
|  | BRA | GE, Expr | Branch if Greater than or Equal | 1 | 1 (2) | None |
|  | BRA | GEU, Expr | Branch if Unsigned Greater than or Equal | 1 | 1 (2) | None |
|  | BRA | GT, Expr | Branch if Greater than | 1 | 1 (2) | None |
|  | BRA | GTU, Expr | Branch if Unsigned Greater than | 1 | 1 (2) | None |
|  | BRA | LE, Expr | Branch if Less than or Equal | 1 | 1 (2) | None |
|  | BRA | LEU, Expr | Branch if Unsigned Less than or Equal | 1 | 1 (2) | None |
|  | BRA | LT, Expr | Branch if Less than | 1 | 1 (2) | None |
|  | BRA | LTU, Expr | Branch if Unsigned Less than | 1 | 1 (2) | None |
|  | BRA | $\mathrm{N}, \mathrm{Expr}$ | Branch if Negative | 1 | 1 (2) | None |
|  | BRA | NC, Expr | Branch if Not Carry | 1 | 1 (2) | None |
|  | BRA | NN, Expr | Branch if Not Negative | 1 | 1 (2) | None |
|  | BRA | NOV, Expr | Branch if Not Overflow | 1 | 1 (2) | None |
|  | BRA | NZ, Expr | Branch if Not Zero | 1 | 1 (2) | None |
|  | BRA | ov, Expr | Branch if Overflow | 1 | 1 (2) | None |
|  | BRA | Expr | Branch Unconditionally | 1 | 2 | None |
|  | BRA | Z, Expr | Branch if Zero | 1 | 1 (2) | None |
|  | BRA | Wn | Computed Branch | 1 | 2 | None |
| BSET | BSET | f,\#bit4 | Bit Set f | 1 | 1 | None |
|  | BSET | Ws,\#bit4 | Bit Set Ws | 1 | 1 | None |
| BSW | BSW.C | Ws,wb | Write C bit to Ws<Wb> | 1 | 1 | None |
|  | BSW. z | Ws,wb | Write Z bit to Ws<Wb> | 1 | 1 | None |
| BTG | BTG | f, \#bit4 | Bit Toggle f | 1 | 1 | None |
|  | BTG | Ws,\#bit4 | Bit Toggle Ws | 1 | 1 | None |
| BTSC | BTSC | f, \#bit4 | Bit Test f, Skip if Clear | 1 | $\begin{gathered} 1 \\ (2 \text { or } 3) \end{gathered}$ | None |
|  | BTSC | Ws, \#bit4 | Bit Test Ws, Skip if Clear | 1 | $\begin{gathered} 1 \\ (2 \text { or } 3) \end{gathered}$ | None |

## PIC24FJ128GA204 FAMILY

TABLE 31-2: INSTRUCTION SET OVERVIEW (CONTINUED)

| Assembly Mnemonic |  | Assembly Syntax | Description | \# of Words | \# of Cycles | Status Flags Affected |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BTSS | BTSS | f,\#bit4 | Bit Test f, Skip if Set | 1 | $\begin{gathered} 1 \\ (2 \text { or } 3) \end{gathered}$ | None |
|  | BTSS | Ws,\#bit4 | Bit Test Ws, Skip if Set | 1 | $\begin{gathered} 1 \\ (2 \text { or } 3) \end{gathered}$ | None |
| BTST | BTST | f,\#bit4 | Bit Test f | 1 | 1 | Z |
|  | BTST.C | Ws, \#bit4 | Bit Test Ws to C | 1 | 1 | C |
|  | BTST. 2 | Ws, \#bit4 | Bit Test Ws to Z | 1 | 1 | Z |
|  | BTST.C | Ws, Wb | Bit Test Ws<Wb> to C | 1 | 1 | C |
|  | BTST. 2 | Ws, Wb | Bit Test Ws<Wb> to Z | 1 | 1 | Z |
| BTSTS | BTSTS | f,\#bit4 | Bit Test then Set f | 1 | 1 | Z |
|  | BTSTS.C | Ws,\#bit4 | Bit Test Ws to C, then Set | 1 | 1 | C |
|  | BTSTS. 2 | Ws,\#bit4 | Bit Test Ws to Z, then Set | 1 | 1 | Z |
| CALL | CALL | lit23 | Call Subroutine | 2 | 2 | None |
|  | CALL | Wn | Call Indirect Subroutine | 1 | 2 | None |
| CLR | CLR | f | $\mathrm{f}=0 \times 0000$ | 1 | 1 | None |
|  | CLR | WREG | WREG = 0x0000 | 1 | 1 | None |
|  | CLR | Ws | Ws = 0x0000 | 1 | 1 | None |
| CLRWDT | CLRWDT |  | Clear Watchdog Timer | 1 | 1 | WDTO, Sleep |
| COM | COM | f | $\mathrm{f}=\overline{\mathrm{f}}$ | 1 | 1 | N, Z |
|  | COM | f, WREG | WREG = $\overline{\mathrm{f}}$ | 1 | 1 | N, Z |
|  | COM | Ws,wd | $\mathrm{Wd}=\overline{\mathrm{Ws}}$ | 1 | 1 | N, Z |
| CP | CP | f | Compare f with WREG | 1 | 1 | C, DC, N, OV, Z |
|  | CP | Wb, \#lit5 | Compare Wb with lit5 | 1 | 1 | C, DC, N, OV, Z |
|  | CP | Wb, Ws | Compare Wb with Ws (Wb - Ws) | 1 | 1 | C, DC, N, OV, Z |
| CPO | CP0 | f | Compare f with 0x0000 | 1 | 1 | C, DC, N, OV, Z |
|  | CP0 | Ws | Compare Ws with 0x0000 | 1 | 1 | C, DC, N, OV, Z |
| CPB | CPB | f | Compare f with WREG, with Borrow | 1 | 1 | C, DC, N, OV, Z |
|  | CPB | Wb, \#lit5 | Compare Wb with lit5, with Borrow | 1 | 1 | C, DC, N, OV, Z |
|  | CPB | Wb, Ws | Compare Wb with Ws, with Borrow (Wb-Ws - $\overline{\mathrm{C}}$ ) | 1 | 1 | C, DC, N, OV, Z |
| CPSEQ | CPSEQ | Wb, Wn | Compare Wb with Wn, Skip if = | 1 | $\begin{gathered} 1 \\ (2 \text { or } 3) \end{gathered}$ | None |
| CPSGT | CPSGT | Wb, Wn | Compare Wb with Wn, Skip if > | 1 | $\begin{gathered} 1 \\ (2 \text { or } 3) \end{gathered}$ | None |
| CPSLT | CPSLT | Wb, Wn | Compare Wb with Wn, Skip if < | 1 | $\begin{gathered} 1 \\ (2 \text { or } 3) \\ \hline \end{gathered}$ | None |
| CPSNE | CPSNE | Wb, Wn | Compare Wb with Wn, Skip if $\neq$ | 1 | $\begin{gathered} 1 \\ (2 \text { or } 3) \end{gathered}$ | None |
| DAW | DAW. B | Wn | Wn = Decimal Adjust Wn | 1 | 1 | C |
| DEC | DEC | f | $\mathrm{f}=\mathrm{f}-1$ | 1 | 1 | C, DC, N, OV, Z |
|  | DEC | f,WREG | WREG $=\mathrm{f}-1$ | 1 | 1 | C, DC, N, OV, Z |
|  | DEC | Ws,wd | $\mathrm{Wd}=\mathrm{Ws}-1$ | 1 | 1 | C, DC, N, OV, Z |
| DEC2 | DEC2 | f | $\mathrm{f}=\mathrm{f}-2$ | 1 | 1 | C, DC, N, OV, Z |
|  | DEC2 | f,WREG | WREG $=\mathrm{f}-2$ | 1 | 1 | C, DC, N, OV, Z |
|  | DEC2 | Ws,wd | $\mathrm{Wd}=\mathrm{Ws}-2$ | 1 | 1 | C, DC, N, OV, Z |
| DISI | DISI | \#lit14 | Disable Interrupts for k Instruction Cycles | 1 | 1 | None |
| DIV | DIV.SW | Wm, Wn | Signed 16/16-bit Integer Divide | 1 | 18 | N, Z, C, OV |
|  | DIV.SD | Wm, Wn | Signed 32/16-bit Integer Divide | 1 | 18 | N, Z, C, OV |
|  | DIV.UW | $\mathrm{Wm}, \mathrm{Wn}$ | Unsigned 16/16-bit Integer Divide | 1 | 18 | N, Z, C, OV |
|  | DIV.UD | Wm, Wn | Unsigned 32/16-bit Integer Divide | 1 | 18 | N, Z, C, OV |
| EXCH | EXCH | Wns, Wnd | Swap Wns with Wnd | 1 | 1 | None |
| FF1L | FF1L | Ws, Wnd | Find First One from Left (MSb) Side | 1 | 1 | C |
| FF1R | FF1R | Ws, Wnd | Find First One from Right (LSb) Side | 1 | 1 | C |

TABLE 31-2: INSTRUCTION SET OVERVIEW (CONTINUED)

| Assembly Mnemonic |  | Assembly Syntax | Description | \# of Words | \# of Cycles | Status Flags Affected |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GOTO | GOTO | Expr | Go to Address | 2 | 2 | None |
|  | GOTO | Wn | Go to Indirect | 1 | 2 | None |
| INC | INC | f | $\mathrm{f}=\mathrm{f}+1$ | 1 | 1 | C, DC, N, OV, Z |
|  | INC | f,WREG | WREG $=\mathrm{f}+1$ | 1 | 1 | C, DC, N, OV, Z |
|  | INC | Ws,wd | $\mathrm{Wd}=\mathrm{Ws}+1$ | 1 | 1 | C, DC, N, OV, Z |
| INC2 | INC2 | f | $\mathrm{f}=\mathrm{f}+2$ | 1 | 1 | C, DC, N, OV, Z |
|  | INC2 | f,WREG | WREG = $\mathrm{f}+2$ | 1 | 1 | C, DC, N, OV, Z |
|  | INC2 | Ws,wd | $\mathrm{Wd}=\mathrm{Ws}+2$ | 1 | 1 | C, DC, N, OV, Z |
| IOR | IOR | f | $\mathrm{f}=\mathrm{f}$. IOR. WREG | 1 | 1 | N, Z |
|  | IOR | f,WREG | WREG = f.IOR. WREG | 1 | 1 | N, Z |
|  | IOR | \#lit10,Wn | Wd = lit10 .IOR. Wd | 1 | 1 | N, Z |
|  | IOR | Wb,Ws, Wd | $\mathrm{Wd}=\mathrm{Wb}$. IOR. Ws | 1 | 1 | N, Z |
|  | IOR | Wb, \#lit5, Wd | Wd = Wb .IOR. lit5 | 1 | 1 | N, Z |
| LNK | LNK | \#lit14 | Link Frame Pointer | 1 | 1 | None |
| LSR | LSR | f | $\mathrm{f}=$ Logical Right Shift f | 1 | 1 | C, N, OV, Z |
|  | LSR | f,WREG | WREG = Logical Right Shift f | 1 | 1 | C, N, OV, Z |
|  | LSR | Ws,wd | Wd = Logical Right Shift Ws | 1 | 1 | C, N, OV, Z |
|  | LSR | Wb, Wns, Wnd | Wnd = Logical Right Shift Wb by Wns | 1 | 1 | N, Z |
|  | LSR | Wb, \#lit5, Wnd | Wnd = Logical Right Shift Wb by lit5 | 1 | 1 | N, Z |
| MOV | MOV | f , Wn | Move f to Wn | 1 | 1 | None |
|  | mov | [Wns+Slit10],Wnd | Move [Wns+Slit10] to Whd | 1 | 1 | None |
|  | Mov | f | Move f to f | 1 | 1 | N, Z |
|  | mov | f,WREG | Move f to WREG | 1 | 1 | N, Z |
|  | MOV | \#lit16,Wn | Move 16-bit Literal to Wn | 1 | 1 | None |
|  | MOV.b | \#lit8,Wn | Move 8-bit Literal to Wn | 1 | 1 | None |
|  | MOV | Wn, f | Move Wn to f | 1 | 1 | None |
|  | MOV | Whs, [Wns+Slit10] | Move Wns to [Wns+Slit10] | 1 | 1 |  |
|  | mov | Wso, Wdo | Move Ws to Wd | 1 | 1 | None |
|  | mov | WREG, f | Move WREG to f | 1 | 1 | N, Z |
|  | MOV. D | Wns, Wd | Move Double from W(ns):W(ns+1) to Wd | 1 | 2 | None |
|  | MOV.D | Ws, Wnd | Move Double from Ws to W(nd+1):W(nd) | 1 | 2 | None |
| MUL | MUL. SS | Wb,Ws, Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=$ Signed(Wb) * Signed(Ws) | 1 | 1 | None |
|  | MUL. SU | Wb, Ws, Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=$ Signed(Wb) * Unsigned(Ws) | 1 | 1 | None |
|  | MUL.US | Wb,Ws, Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=$ Unsigned(Wb) * Signed(Ws) | 1 | 1 | None |
|  | MUL.UU | Wb,Ws, Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=$ Unsigned(Wb) * Unsigned(Ws) | 1 | 1 | None |
|  | MUL. SU | Wb, \#lit5,Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=$ Signed(Wb) * Unsigned(lit5) | 1 | 1 | None |
|  | MUL. UU | Wb, \#lit5, Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=$ Unsigned(Wb) * Unsigned(lit5) | 1 | 1 | None |
|  | MUL | f | W3:W2 = f * WREG | 1 | 1 | None |
| NEG | NEG | f | $\mathrm{f}=\overline{\mathrm{f}}+1$ | 1 | 1 | C, DC, N, OV, Z |
|  | NEG | f,WREG | WREG $=\overline{\mathrm{f}}+1$ | 1 | 1 | C, DC, N, OV, Z |
|  | NEG | Ws,Wd | $\mathrm{Wd}=\overline{\mathrm{Ws}}+1$ | 1 | 1 | C, DC, N, OV, Z |
| NOP | NOP |  | No Operation | 1 | 1 | None |
|  | NOPR |  | No Operation | 1 | 1 | None |
| POP | POP | f | Pop f from Top-of-Stack (TOS) | 1 | 1 | None |
|  | POP | Wdo | Pop from Top-of-Stack (TOS) to Wdo | 1 | 1 | None |
|  | POP.D | Wnd | Pop from Top-of-Stack (TOS) to W(nd):W(nd+1) | 1 | 2 | None |
|  | POP.S |  | Pop Shadow Registers | 1 | 1 | All |
| PUSH | PUSH | f | Push f to Top-of-Stack (TOS) | 1 | 1 | None |
|  | PUSH | Wso | Push Wso to Top-of-Stack (TOS) | 1 | 1 | None |
|  | PUSH.D | Wns | Push W(ns):W(ns+1) to Top-of-Stack (TOS) | 1 | 2 | None |
|  | PUSH.S |  | Push Shadow Registers | 1 | 1 | None |

## PIC24FJ128GA204 FAMILY

TABLE 31-2: INSTRUCTION SET OVERVIEW (CONTINUED)

| Assembly Mnemonic |  | Assembly Syntax | Description | \# of Words | \# of Cycles | Status Flags Affected |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWRSAV | PWRSAV | \#lit1 | Go into Sleep or Idle mode | 1 | 1 | WDTO, Sleep |
| RCALL | RCALL | Expr | Relative Call | 1 | 2 | None |
|  | RCALL | Wn | Computed Call | 1 | 2 | None |
| REPEAT | REPEAT | \#lit14 | Repeat Next Instruction lit14 + 1 times | 1 | 1 | None |
|  | REPEAT | Wn | Repeat Next Instruction (Wn) + 1 times | 1 | 1 | None |
| RESET | RESET |  | Software Device Reset | 1 | 1 | None |
| RETfie | RETFIE |  | Return from Interrupt | 1 | 3 (2) | None |
| RETLW | RETLW | \#lit10,Wn | Return with Literal in Wn | 1 | 3 (2) | None |
| RETURN | RETURN |  | Return from Subroutine | 1 | 3 (2) | None |
| RLC | RLC | f | $\mathrm{f}=$ Rotate Left through Carry f | 1 | 1 | C, N, Z |
|  | RLC | f, WREG | WREG = Rotate Left through Carry f | 1 | 1 | C, N, Z |
|  | RLC | Ws, Wd | Wd = Rotate Left through Carry Ws | 1 | 1 | C, N, Z |
| RLNC | RLNC | f | $\mathrm{f}=$ Rotate Left (No Carry) f | 1 | 1 | N, Z |
|  | RLNC | f, WREG | WREG = Rotate Left (No Carry) f | 1 | 1 | N, Z |
|  | RLNC | Ws,wd | Wd = Rotate Left (No Carry) Ws | 1 | 1 | N, Z |
| RRC | RRC | f | $\mathrm{f}=$ Rotate Right through Carry f | 1 | 1 | C, N, Z |
|  | RRC | f, WREG | WREG = Rotate Right through Carry f | 1 | 1 | C, N, Z |
|  | RRC | Ws,wd | Wd = Rotate Right through Carry Ws | 1 | 1 | C, N, Z |
| RRNC | RRNC | f | $\mathrm{f}=$ Rotate Right (No Carry) f | 1 | 1 | N, Z |
|  | RRNC | f, WREG | WREG = Rotate Right (No Carry) f | 1 | 1 | N, Z |
|  | RRNC | Ws,wd | Wd = Rotate Right (No Carry) Ws | 1 | 1 | N, Z |
| SE | SE | Ws, Wnd | Wnd = Sign-Extended Ws | 1 | 1 | C, N, Z |
| SETM | SETM | f | $\mathrm{f}=\mathrm{FFFFh}$ | 1 | 1 | None |
|  | SETM | WREG | WREG = FFFFh | 1 | 1 | None |
|  | SETM | Ws | Ws = FFFFh | 1 | 1 | None |
| SL | SL | f | $\mathrm{f}=$ Left Shift f | 1 | 1 | C, N, OV, Z |
|  | SL | f,WREG | WREG = Left Shift f | 1 | 1 | C, N, OV, Z |
|  | SL | Ws,wd | Wd = Left Shift Ws | 1 | 1 | C, N, OV, Z |
|  | SL | Wb, Wns, Wnd | Wnd = Left Shift Wb by Wns | 1 | 1 | N, Z |
|  | SL | Wb, \#lit5, Wnd | Wnd = Left Shift Wb by lit5 | 1 | 1 | N, Z |
| SUB | SUB | f | $\mathrm{f}=\mathrm{f}-$ WREG | 1 | 1 | C, DC, N, OV, Z |
|  | SUB | f,WREG | WREG $=\mathrm{f}-$ WREG | 1 | 1 | C, DC, N, OV, Z |
|  | SUB | \#lit10,Wn | $\mathrm{Wn}=\mathrm{Wn}-\mathrm{lit} 10$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUB | Wb, Ws, Wd | $\mathrm{Wd}=\mathrm{Wb}-\mathrm{Ws}$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUB | Wb, \#lit5,Wd | $\mathrm{Wd}=\mathrm{Wb}-\mathrm{lit5}$ | 1 | 1 | C, DC, N, OV, Z |
| SUBB | SUBB | f | $\mathrm{f}=\mathrm{f}-$ WREG $-(\overline{\mathrm{C}})$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUBB | f, WREG | WREG = $\mathrm{f}-\mathrm{WREG}-(\overline{\mathrm{C}})$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUBB | \#lit10,Wn | $W \mathrm{n}=\mathrm{W} \mathrm{n}-\mathrm{lit} 10-(\overline{\mathrm{C}})$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUBB | Wb,Ws,Wd | $\mathrm{Wd}=\mathrm{Wb}-\mathrm{Ws}-(\overline{\mathrm{C}})$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUBB | Wb,\#lit5,Wd | $\mathrm{Wd}=\mathrm{Wb}-\mathrm{lit5}-(\overline{\mathrm{C}})$ | 1 | 1 | C, DC, N, OV, Z |
| SUBR | SUBR | f | $\mathrm{f}=$ WREG -f | 1 | 1 | C, DC, N, OV, Z |
|  | SUBR | f,WREG | WREG = WREG - f | 1 | 1 | C, DC, N, OV, Z |
|  | SUBR | Wb,Ws, Wd | $\mathrm{Wd}=\mathrm{Ws}-\mathrm{Wb}$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUBR | Wb, \#lit5, Wd | $\mathrm{Wd}=$ lit5 -Wb | 1 | 1 | C, DC, N, OV, Z |
| SUBBR | SUBBR | f | $\mathrm{f}=$ WREG $-\mathrm{f}-(\overline{\mathrm{C}})$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUBBR | £,WREG | WREG = WREG - $\mathrm{f}-(\overline{\mathrm{C}})$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUBBR | Wb,Ws,Wd | $\mathrm{Wd}=\mathrm{Ws}-\mathrm{Wb}-(\overline{\mathrm{C}})$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUBBR | Wb,\#lit5,Wd | $\mathrm{Wd}=$ lit5 $-\mathrm{Wb}-(\overline{\mathrm{C}})$ | 1 | 1 | C, DC, N, OV, Z |
| SWAP | SWAP.b | Wn | Wn = Nibble Swap Wn | 1 | 1 | None |
|  | SWAP | Wn | Wn = Byte Swap Wn | 1 | 1 | None |

TABLE 31-2: INSTRUCTION SET OVERVIEW (CONTINUED)

| Assembly Mnemonic |  | Assembly Syntax | Description | \# of Words | \# of Cycles | Status Flags Affected |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TBLRDH | TBLRDH | Ws, Wd | Read Prog<23:16> to Wd<7:0> | 1 | 2 | None |
| TBLRDL | TBLRDL | Ws, Wd | Read Prog<15:0> to Wd | 1 | 2 | None |
| TBLWTH | TBLWTH | Ws, Wd | Write Ws<7:0> to Prog<23:16> | 1 | 2 | None |
| TBLWTL | TBLWTL | Ws, Wd | Write Ws to Prog<15:0> | 1 | 2 | None |
| ULNK | ULNK |  | Unlink Frame Pointer | 1 | 1 | None |
| XOR | XOR | f | $\mathrm{f}=\mathrm{f} . \mathrm{XOR}$. WREG | 1 | 1 | N, Z |
|  | XOR | f, WREG | WREG = f.XOR. WREG | 1 | 1 | N, Z |
|  | XOR | \#lit10,Wn | $\mathrm{Wd}=$ lit10. $\mathrm{XOR} . \mathrm{Wd}$ | 1 | 1 | N, Z |
|  | XOR | Wb,Ws,Wd | $\mathrm{Wd}=\mathrm{Wb} . \mathrm{XOR} . \mathrm{Ws}$ | 1 | 1 | N, Z |
|  | XOR | Wb, \#lit5,Wd | $\mathrm{Wd}=\mathrm{Wb} . \mathrm{XOR} . \mathrm{lit5}$ | 1 | 1 | N, Z |
| ZE | ZE | Ws, Wnd | Wnd = Zero-Extend Ws | 1 | 1 | C, Z, N |

NOTES:

### 32.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FJ128GA204 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.
Absolute maximum ratings for the PIC24FJ128GA204 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

## Absolute Maximum Ratings ${ }^{(\dagger)}$

| Ambient temperature under bias | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage on VDD with respect to Vss | -0.3 V to +4.0V |
| Voltage on any general purpose digital or analog | to (VdD + 0.3V) |
| Voltage on any general purpose digital or analo |  |
| When Vdd $=0 \mathrm{~V}$ : | -0.3V to +4.0V |
| When Vdd $\geq 2.0 \mathrm{~V}$ : | -0.3V to +6.0V |
| Voltage on AVDD with respect to Vss | or (VDD + 0.3V)) |
| Voltage on AVss with respect to Vss | -0.3 V to +0.3 V |
| Voltage on Vbat with respect to Vss | -0.3 V to +4.0 V |
| Maximum current out of Vss pin | 300 mA |
| Maximum current into VdD pin (Note 1) | 250 mA |
| Maximum output current sunk by any I/O pin | 25 mA |
| Maximum output current sourced by any I/O pi | 25 mA |
| Maximum current sunk by all ports | 200 mA |
| Maximum current sourced by all ports (Note 1) | ... 200 mA |

Note 1: Maximum allowable current is a function of device maximum power dissipation (see Table 32-1).
$\dagger$ NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## PIC24FJ128GA204 FAMILY

### 32.1 DC Characteristics

FIGURE 32-1: PIC24FJ128GA204 FAMILY VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)


Note: Lower operating boundary is 2.0 V or VBOR (when BOR is enabled), whichever is lower. For best analog performance, operation above 2.2 V is suggested, but not required.

TABLE 32-1: THERMAL OPERATING CONDITIONS


## TABLE 32-2: THERMAL PACKAGING CHARACTERISTICS

| Characteristic | Symbol | Typ | Max | Unit | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Package Thermal Resistance, 7.50 mm 28-Pin SOIC | $\theta \mathrm{JA}$ | 49 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | (Note 1) |
| Package Thermal Resistance, $6 \times 6 \times 0.9 \mathrm{~mm} 28-P i n ~ Q F N-S ~$ | $\theta \mathrm{JA}$ | 33.7 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | (Note 1) |
| Package Thermal Resistance, $8 \times 8 \mathrm{~mm} 44-$ Pin QFN | $\theta \mathrm{JA}$ | 28 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | (Note 1) |
| Package Thermal Resistance, $10 \times 10 \times 1 \mathrm{~mm} 44-$-Pin TQFP | $\theta \mathrm{JA}$ | 39.3 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | (Note 1) |
| Package Thermal Resistance, $5.30 \mathrm{~mm} 28-$-Pin SSOP | $\theta \mathrm{JA}$ | - | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | (Note 1) |
| Package Thermal Resistance, 300 mil 28-Pin SPDIP | $\theta$ JA | - | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | (Note 1) |

Note 1: Junction to ambient thermal resistance; Theta-JA ( $\theta \mathrm{JA}$ ) numbers are achieved by package simulations.

TABLE 32-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS

| DC CHARACTERISTICS |  |  | Standard Operating Conditions: 2.0 V to 3.6 V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { Param } \\ \text { No. } \end{gathered}$ | Symbol | Characteristic | Min | Typ | Max | Units | Conditions |
| Operating Voltage |  |  |  |  |  |  |  |
| DC10 | VDD | Supply Voltage | 2.0 | - | 3.6 | V | BOR disabled |
|  |  |  | VBor | - | 3.6 | V | BOR enabled |
| DC12 | VDR | RAM Data Retention Voltage ${ }^{(1)}$ | Greater of: Vporrel or Vbor | - | - | V | VBOR used only if BOR is enabled $($ BOREN $=1)$ |
| DC16 | VPOR | VDD Start Voltage to Ensure Internal Power-on Reset Signal | Vss | - | - | V | (Note 2) |
| DC16A | VPORREL | VDD Power-on Reset Release Voltage | 1.80 | 1.88 | 1.95 | V | (Note 3) |
| DC17A | SRVDD | Recommended Vdd Rise Rate to Ensure Internal Power-on Reset Signal | 0.05 | - | - | V/ms | $0-3.3 \mathrm{~V}$ in 66 ms , $0-2.5 \mathrm{~V}$ in 50 ms (Note 2) |
| DC17B | Vbor | Brown-out Reset Voltage on VDD Transition, High-to-Low | 2.0 | 2.1 | 2.2 | V | (Note 3) |

Note 1: This is the limit to which VDD may be lowered and the RAM contents will always be retained.
2: If the VPOR or SRVDD parameters are not met, or the application experiences slow power-down VDD ramp rates, it is recommended to enable and use BOR.
3: On a rising VDD power-up sequence, application firmware execution begins at the higher of the VPORREL or Vbor level (when BOREN = 1).

## PIC24FJ128GA204 FAMILY

TABLE 32-4: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

| DC CHARA | TERISTICS |  | Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter No. | Typical ${ }^{(1)}$ | Max | Units | Operating Temperature | Vdd | Conditions |
| Operating Current (IDD) ${ }^{(2)}$ |  |  |  |  |  |  |
| DC19 | 0.20 | 0.28 | mA | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | $\begin{aligned} & 0.5 \mathrm{MIPS}, \\ & \text { Fosc }=1 \mathrm{MHz} \end{aligned}$ |
| DC20A | 0.21 | 0.28 | mA | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3.3 V |  |
| DC20 | 0.38 | 0.52 | mA | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.0 V | $\begin{aligned} & 1 \mathrm{MIPS}, \\ & \text { Fosc }=2 \mathrm{MHz} \end{aligned}$ |
|  | 0.39 | 0.52 | mA | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3.3 V |  |
| DC23 | 1.5 | 2.0 | mA | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3.0 V | 4 MIPS, Fosc $=8 \mathrm{MHz}$ |
|  | 1.5 | 2.0 | mA | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| DC24 | 5.6 | 7.6 | mA | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.0 V | 16 MIPS,$\text { Fosc }=32 \mathrm{MHz}$ |
|  | 5.7 | 7.6 | mA | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3.3 V |  |
| DC31 | 23 | 78 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | LPRC (15.5 KIPS), Fosc $=31 \mathrm{kHz}$ |
|  | - | 98 | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ | 2.0 V |  |
|  | 25 | 80 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
|  | - | 100 | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ | 3.3V |  |

Note 1: Data in the "Typical" column is at $3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$ unless otherwise stated. Typical parameters are for design guidance only and are not tested.
2: The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail-to-rail. All I/O pins are configured as outputs and driven to Vss. $\overline{\text { MCLR }}=$ VDD, WDT and FSCM are disabled. CPU, program memory and data memory are operational. No peripheral modules are operating; however, every peripheral is being clocked (PMDx bits are all zeroed).

TABLE 32-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

| DC CHARACTERISTICS |  |  | Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter No. | Typical ${ }^{(1)}$ | Max | Units | Operating Temperature | VdD | Conditions |
| Idie Current (IIDLE) ${ }^{(2)}$ |  |  |  |  |  |  |
| DC40 | 116 | 150 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | 1 MIPS, Fosc $=2 \mathrm{MHz}$ |
|  | - | 170 | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ | 2.0 V |  |
|  | 123 | 160 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
|  | - | 180 | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ | 3.3 V |  |
| DC43 | 0.39 | 0.5 | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | 4 MIPS,$\text { Fosc }=8 \mathrm{MHz}$ |
|  | - | 0.52 | mA | $+125^{\circ} \mathrm{C}$ | 2.0 V |  |
|  | 0.41 | 0.54 | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
|  | - | 0.56 | mA | $+125^{\circ} \mathrm{C}$ | 3.3 V |  |
| DC47 | 1.5 | 1.9 | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | 16 MIPS,$\text { Fosc }=32 \mathrm{MHz}$ |
|  | - | 2 | mA | $+125^{\circ} \mathrm{C}$ | 2.0 V |  |
|  | 1.6 | 2.0 | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
|  | - | 2.1 | mA | $+125^{\circ} \mathrm{C}$ | 3.3 V |  |
| DC50 | 0.54 | 0.61 | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | $\begin{aligned} & 4 \mathrm{MIPS}(\mathrm{FRC}), \\ & \text { Fosc }=8 \mathrm{MHz} \end{aligned}$ |
|  | 0.54 | 0.64 | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
| DC51 | 17 | 78 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | LPRC (15.5 KIPS), <br> FOSC $=31$ kHz |
|  | - | 128 | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ | 2.0 V |  |
|  | 18 | 80 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
|  | - | 130 | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ | 3.3 V |  |

Note 1: Data in the "Typical" column is at $3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$ unless otherwise stated. Parameters are for design guidance only and are not tested.
2: Base lidLE current is measured with the core off, the clock on and all modules turned off. Peripheral Module Disable SFR registers are zeroed. All I/O pins are configured as inputs and pulled to Vss.

TABLE 32-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

| DC CHARACTERISTICS |  |  | Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter No. | Typical ${ }^{(1)}$ | Max | Units | Operating Temperature | Vdd | Conditions |
| Power-Down Current (IPD) ${ }^{(5,6)}$ |  |  |  |  |  |  |
| DC60 | 2.9 | 17 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ | 2.0 V | Sleep ${ }^{(2)}$ |
|  | 4.3 | 17 | $\mu \mathrm{A}$ | $+25^{\circ} \mathrm{C}$ |  |  |
|  | 8.3 | 27.5 | $\mu \mathrm{A}$ | $+60^{\circ} \mathrm{C}$ |  |  |
|  | 20 | 27.5 | $\mu \mathrm{A}$ | $+85^{\circ} \mathrm{C}$ |  |  |
|  | - | 79 | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ |  |  |
|  | 2.9 | 18 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ | 3.3 V |  |
|  | 4.3 | 18 | $\mu \mathrm{A}$ | $+25^{\circ} \mathrm{C}$ |  |  |
|  | 8.4 | 28 | $\mu \mathrm{A}$ | $+60^{\circ} \mathrm{C}$ |  |  |
|  | 20.5 | 28 | $\mu \mathrm{A}$ | $+85^{\circ} \mathrm{C}$ |  |  |
|  | - | 80 | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ |  |  |
| DC61 | 0.07 | - | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ | 2.0 V | Low-Voltage Sleep ${ }^{(3)}$ |
|  | 0.38 | - | $\mu \mathrm{A}$ | $+25^{\circ} \mathrm{C}$ |  |  |
|  | 2.6 | - | $\mu \mathrm{A}$ | $+60^{\circ} \mathrm{C}$ |  |  |
|  | 9.0 | - | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ |  |  |
|  | 0.09 | - | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ | 3.3 V |  |
|  | 0.42 | - | $\mu \mathrm{A}$ | $+25^{\circ} \mathrm{C}$ |  |  |
|  | 2.75 | - | $\mu \mathrm{A}$ | $+60^{\circ} \mathrm{C}$ |  |  |
|  | 9.0 | - | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ |  |  |
| DC70 | 0.1 | 700 | nA | $-40^{\circ} \mathrm{C}$ | 2.0 V | Deep Sleep |
|  | 18 | 700 | nA | $+25^{\circ} \mathrm{C}$ |  |  |
|  | 230 | 1700 | nA | $+60^{\circ} \mathrm{C}$ |  |  |
|  | 1.8 | 3.0 | $\mu \mathrm{A}$ | $+85^{\circ} \mathrm{C}$ |  |  |
|  | - | 24 | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ |  |  |
|  | 5 | 900 | nA | $-40^{\circ} \mathrm{C}$ | 3.3 V |  |
|  | 75 | 900 | nA | $+25^{\circ} \mathrm{C}$ |  |  |
|  | 540 | 3450 | nA | $+60^{\circ} \mathrm{C}$ |  |  |
|  | 1.5 | 6.0 | $\mu \mathrm{A}$ | $+85^{\circ} \mathrm{C}$ |  |  |
|  | - | 48 | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ |  |  |
| DC74 | 0.4 | 2.0 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0V | RTCC with Vbat mode (LPRC/SOSC) ${ }^{(4)}$ |

Note 1: Data in the Typical column is at $3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$ unless otherwise stated. Parameters are for design guidance only and are not tested.
2: The retention low-voltage regulator is disabled; RETEN $(\operatorname{RCON}<12>)=0, \overline{\mathrm{LPCFG}}(\mathrm{CW} 1<10>)=1$.
3: The retention low-voltage regulator is enabled; RETEN $($ RCON $<12>)=1, \overline{\text { LPCFG }}(\mathrm{CW} 1<10>)=0$.
4: The VBAT pin is connected to the battery and RTCC is running with VDD $=0$.
5: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off.
6: These currents are measured on the device containing the most memory in this family.

TABLE 32-7: DC CHARACTERISTICS: $\triangle$ CURRENT (BOR, WDT, DSBOR, DSWDT) ${ }^{(4)}$

| DC CHARACTERISTICS |  |  | Standard Operating Conditions: 2.0 V to 3.6 V (unless otherwise stated) Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter No. | Typical ${ }^{(1)}$ | Max | Units | Operating Temperature | Vod | Conditions |
| Incremental Current Brown-out Reset ( $\triangle$ BOR) ${ }^{(2)}$ |  |  |  |  |  |  |
| DC25 | 3.1 | 5.0 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.0 V | $\triangle \mathrm{BOR}^{(2)}$ |
|  | 4.3 | 6.0 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3.3 V |  |
| Incremental Current Watchdog Timer ( $\triangle$ WDT ${ }^{(2)}$ |  |  |  |  |  |  |
| DC71 | 0.8 | 1.5 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.0 V | $\Delta \mathrm{WDT}{ }^{(2)}$ |
|  | 0.8 | 1.5 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3.3 V |  |
| Incremental Current High/Low-Voltage Detect ( $\triangle$ HLVD ${ }^{(2)}$ |  |  |  |  |  |  |
| DC75 | 4.2 | 15 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.0 V | $\Delta H L V D^{(2)}$ |
|  | 4.2 | 15 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3.3 V |  |
| Incremental Current Real-Time Clock and Calendar ( $\triangle$ RTCC ${ }^{(2)}$ |  |  |  |  |  |  |
| DC77 | 0.3 | 1.0 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.0 V | $\Delta$ RTCC ( with SOSC) ${ }^{(2)}$ |
|  | 0.35 | 1.0 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3.3 V |  |
| DC77A | 0.3 | 1.0 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.0 V | $\triangle \mathrm{RTCC}$ (with LPRC) ${ }^{(2)}$ |
|  | 0.35 | 1.0 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3.3 V |  |
| Incremental Current Deep Sleep BOR ( $\triangle$ DSBOR) ${ }^{(2)}$ |  |  |  |  |  |  |
| DC81 | 0.11 | 0.40 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.0 V | $\triangle$ Deep Sleep BOR ${ }^{(2)}$ |
|  | 0.12 | 0.40 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3.3 V |  |
| Incremental Current Deep Sleep Watchdog Timer Reset ( $\triangle$ DSWDT) ${ }^{(2)}$ |  |  |  |  |  |  |
| DC80 | 0.24 | 0.40 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.0 V | $\Delta$ Deep Sleep WDT ${ }^{(2)}$ |
|  | 0.24 | 0.40 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3.3 V |  |
| Vbat A/D Monitor ${ }^{(3)}$ |  |  |  |  |  |  |
| DC91 | 1.5 | - | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3.3 V | $\mathrm{V}_{\text {BAT }}=2 \mathrm{~V}$ |
|  | 4 | - | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 3.3 V | $\mathrm{V}_{\text {BAT }}=3.3 \mathrm{~V}$ |

Note 1: Data in the Typical column is at $3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$ unless otherwise stated. Parameters are for design guidance only and are not tested.
2: Incremental current while the module is enabled and running.
3: The A/D channel is connected to the VBAT pin internally; this is the current during A/D VBAT operation.
4: The $\Delta$ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

TABLE 32-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

| DC CHARACTERISTICS |  |  | Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | $\underset{\mathrm{I}}{\text { Symbo }}$ | Characteristic | Min | Typ ${ }^{(1)}$ | Max | Units | Conditions |
| $\begin{aligned} & \text { DI10 } \\ & \text { DI11 } \\ & \text { DI15 } \\ & \text { DI16 } \\ & \text { DI17 } \\ & \text { DI18 } \\ & \text { DI9 } \end{aligned}$ | VIL | Input Low Voltage ${ }^{(3)}$ <br> I/O Pins with ST Buffer <br> I/O Pins with TTL Buffer <br> $\overline{\text { MCLR }}$ <br> OSCI (XT mode) <br> OSCI (HS mode) <br> I/O Pins with $I^{2} \mathrm{C}^{\text {TM }}$ Buffer <br> I/O Pins with SMBus Buffer | $\begin{aligned} & \text { Vss } \\ & \text { Vss } \\ & \text { Vss } \\ & \text { Vss } \\ & \text { Vss } \\ & \text { Vss } \\ & \text { Vss } \end{aligned}$ | - - - - - - | $\begin{gathered} \text { 0.2 VDD } \\ \text { 0.15 VDD } \\ 0.2 \mathrm{VDD} \\ 0.2 \mathrm{VDD} \\ 0.2 \mathrm{VDD} \\ 0.3 \mathrm{VDD} \\ 0.8 \end{gathered}$ | $\begin{aligned} & V \\ & V \\ & V \\ & V \\ & V \\ & V \\ & V \end{aligned}$ | SMBus enabled |
|  | VIH | Input High Voltage ${ }^{(3)}$ |  |  |  |  |  |
| DI20 |  | I/O Pins with ST Buffer: with Analog Functions Digital Only | $\begin{aligned} & 0.8 \mathrm{VDD} \\ & \text { 0.8 VDD } \end{aligned}$ | - | $\begin{gathered} \text { VDD } \\ 5.5 \end{gathered}$ | $\begin{aligned} & V \\ & V \end{aligned}$ |  |
| DI21 |  | I/O Pins with TTL Buffer: with Analog Functions Digital Only | $\begin{aligned} & 0.25 \mathrm{VDD}+0.8 \\ & 0.25 \mathrm{VDD}+0.8 \end{aligned}$ | - | $\begin{gathered} \text { VDD } \\ 5.5 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |
| DI25 |  | $\overline{\text { MCLR }}$ | 0.8 VDD | - | VDD | V |  |
| DI26 |  | OSCI (XT mode) | 0.7 VDD | - | VDD | V |  |
| DI27 |  | OSCI (HS mode) | 0.7 VDD | - | VDD | V |  |
| DI28 |  | I/O Pins with $I^{2} \mathrm{C}$ Buffer: with Analog Functions Digital Only | 0.7 VDD 0.7 VDD | - | VDD 5.5 | $\begin{aligned} & V \\ & V \end{aligned}$ |  |
| DI29 |  | I/O Pins with SMBus Buffer: with Analog Functions Digital Only | $\begin{aligned} & 2.1 \\ & 2.1 \end{aligned}$ | - | VDD <br> 5.5 | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ | $2.5 \mathrm{~V} \leq \mathrm{VPIN} \leq \mathrm{VDD}$ |
| DI30 | İNPU | CNxx Pull-up Current | 150 | 340 | 550 | $\mu \mathrm{A}$ | VDD $=3.3 \mathrm{~V}, \mathrm{VPIN}=\mathrm{VsS}$ |
| DI30A | ICNPD | CNxx Pull-Down Current | 150 | 310 | 550 | $\mu \mathrm{A}$ | VDD $=3.3 \mathrm{~V}, \mathrm{VPIN}=\mathrm{V} D \mathrm{D}$ |
| DI50 | IIL | Input Leakage Current ${ }^{(2)}$ I/O Ports | - | - | $\pm 1$ | $\mu \mathrm{A}$ | Vss $\leq$ VPIN $\leq$ VDD, pin at high-impedance |
| DI51 |  | Analog Input Pins | - | - | $\pm 1$ | $\mu \mathrm{A}$ | VSS $\leq$ VPIN $\leq$ VDD, pin at high-impedance |
| DI55 |  | $\overline{\mathrm{MCLR}}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ | VSS $\leq$ VPIN $\leq$ VDD |
| DI56 |  | OSCI/CLKI | - | - | $\pm 1$ | $\mu \mathrm{A}$ | Vss $\leq$ VPIN $\leq$ VDD, EC, XT and HS modes |

Note 1: Data in the "Typ" column is at $3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$ unless otherwise stated. Parameters are for design guidance only and are not tested.
2: Negative current is defined as current sourced by the pin.
3: Refer to Table 1-3 for I/O pin buffer types.

TABLE 32-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

| DC CHA | ARACTER | ISTICS | Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | $\underset{I}{\text { Symbo }}$ | Characteristic | Min | Typ ${ }^{(1)}$ | Max | Units | Conditions |
| DO10 DO16 | Vol | Output Low Voltage I/O Ports OSCO/CLKO |  | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.4 \\ & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=6.6 \mathrm{~mA}, \mathrm{VDD}=3.6 \mathrm{~V} \\ & \mathrm{IOL}=5.0 \mathrm{~mA}, \mathrm{VDD}=2 \mathrm{~V} \\ & \mathrm{IOL}=6.6 \mathrm{~mA}, \mathrm{VDD}=3.6 \mathrm{~V} \\ & \mathrm{IOL}=5.0 \mathrm{~mA}, \mathrm{VDD}=2 \mathrm{~V} \end{aligned}$ |
| DO20 | VOH | Output High Voltage I/O Ports OSCO/CLKO | $\begin{gathered} 3.0 \\ 2.4 \\ 1.65 \\ 1.4 \\ 2.4 \\ 1.4 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | - - - - - - | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-3.0 \mathrm{~mA}, \mathrm{VDD}=3.6 \mathrm{~V} \\ & \mathrm{IOH}=-6.0 \mathrm{~mA}, \mathrm{VDD}=3.6 \mathrm{~V} \\ & \mathrm{IOH}=-1.0 \mathrm{~mA}, \mathrm{VDD}=2 \mathrm{~V} \\ & \mathrm{IOH}=-3.0 \mathrm{~mA}, \mathrm{VDD}=2 \mathrm{~V} \\ & \mathrm{IOH}=-6.0 \mathrm{~mA}, \mathrm{VDD}=3.6 \mathrm{~V} \\ & \mathrm{IOH}=-1.0 \mathrm{~mA}, \mathrm{VDD}=2 \mathrm{~V} \end{aligned}$ |

Note 1: Data in the "Typ" column is at $3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$ unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 32-10: DC CHARACTERISTICS: PROGRAM MEMORY

| DC CHARACTERISTICS |  |  | Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic | Min | Typ ${ }^{(1)}$ | Max | Units | Conditions |
|  |  | Program Flash Memory |  |  |  |  |  |
| D130 | Ep | Cell Endurance | 20000 | - | - | E/W | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| D131 | VPR | VDD for Read | Vmin | - | 3.6 | V | VMIN $=$ Minimum Operating Voltage |
| D132B |  | VDD for Self-Timed Write | Vmin | - | 3.6 | V | VMIN $=$ Minimum Operating Voltage |
| D133A | Tiw | Self-Timed Word Write Cycle Time | - | 20 | - | $\mu \mathrm{S}$ |  |
|  |  | Self-Timed Row Write Cycle Time | - | 1.5 | - | ms |  |
| D133B | TIE | Self-Timed Page Erase Time | 20 | - | 40 | ms |  |
| D134 | Tretd | Characteristic Retention | 20 | - | - | Year | If no other specifications are violated |
| D135 | IDDP | Supply Current during Programming | - | 5 | - | mA |  |
| D136 | Votp | OTP Programming | 3.1 | - | 3.6 | V |  |
| D137 | Totp | OTP Memory Write/Bit | - | 500 | - | $\mu \mathrm{s}$ |  |

Note 1: Data in the "Typ" column is at $3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$ unless otherwise stated.

## PIC24FJ128GA204 FAMILY

TABLE 32-11: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

| Operating Conditions:$-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial <br> $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Param <br> No. | Symbol | Characteristics | Min | Typ | Max | Units | Comments |
| DVR | TVREG | Voltage Regulator Start-up Time | - | 10 | - | $\mu \mathrm{s}$ | VREGS $=1$ with any POR or <br> BOR |
| DVR10 | VBG | Internal Band Gap Reference | - | 1.2 | - | V |  |
| DVR11 | TBG | Band Gap Reference <br> Start-up Time | - | 1 | - | ms |  |
| DVR20 | VRGOUT | Regulator Output Voltage | - | 1.8 | - | V | VDD $>1.9 \mathrm{~V}$ |
| DVR21 | CEFC | External Filter Capacitor Value | 4.7 | 10 | - | $\mu \mathrm{F}$ | Series resistance $<3 \Omega$ <br> recommended; $<5 \Omega$ required |
| DVR30 | VLVR | Low-Voltage Regulator <br> Output Voltage | - | 1.2 | - | V | RETEN $=1, \overline{\text { LPCFG }=0}$ |

TABLE 32-12: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

| Operating Conditions: $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic |  | Min | Typ | Max | Units | Conditions |
| DC18 | VHLVD | HLVD Voltage on Vdd Transition | HLVDL<3:0> $=0100^{(1)}$ | 3.45 | 3.59 | 3.74 | V |  |
|  |  |  | HLVDL<3:0> $=0101$ | 3.33 | 3.45 | 3.58 | V |  |
|  |  |  | HLVDL<3:0> $=0110$ | 3.0 | 3.125 | 3.25 | V |  |
|  |  |  | HLVDL<3:0> $=0111$ | 2.8 | 2.92 | 3.04 | V |  |
|  |  |  | HLVDL<3:0> $=1000$ | 2.7 | 2.81 | 2.93 | V |  |
|  |  |  | HLVDL<3:0> $=1001$ | 2.50 | 2.6 | 2.70 | V |  |
|  |  |  | HLVDL<3:0> $=1010$ | 2.4 | 2.52 | 2.64 | V |  |
|  |  |  | HLVDL<3:0> $=1011$ | 2.30 | 2.4 | 2.50 | V |  |
|  |  |  | HLVDL<3:0> $=1100$ | 2.20 | 2.29 | 2.39 | V |  |
|  |  |  | HLVDL<3:0> $=1101$ | 2.1 | 2.19 | 2.28 | V |  |
|  |  |  | HLVDL<3:0> $=1110$ | 2.0 | 2.08 | 2.17 | V |  |
| DC101 | VTHL | HLVD Voltage on HLVDIN Pin Transition | HLVDL<3:0> $=1111$ | - | 1.2 | - | V |  |

Note 1: Trip points for values of HLVD<3:0> from ‘ 0000 ’ to ' 0011 ’ are not implemented.

TABLE 32-13: COMPARATOR DC SPECIFICATIONS

| Operating Conditions: $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic | Min | Typ | Max | Units | Comments |
| D300 | VIoff | Input Offset Voltage | - | 20 | $\pm 40$ | mV | (Note 1) |
| D301 | VICM | Input Common-Mode Voltage | 0 | - | VDD | V | (Note 1) |
| D302 | CMRR | Common-Mode Rejection Ratio | 55 | - | - | dB | (Note 1) |
| D306 | IQCMP | AVDd Quiescent Current per Comparator | - | 27 | - | $\mu \mathrm{s}$ | Comparator enabled |
| D307 | TRESP | Response Time | - | 300 | - | ns | (Note 2) |
| D308 | TMc2ov | Comparator Mode Change to Valid Output | - | - | 10 | $\mu \mathrm{s}$ |  |

Note 1: Parameters are characterized but not tested.
2: Measured with one input at $\mathrm{VDD} / 2$ and the other transitioning from Vss to VDD, 40 mV step, 15 mV overdrive.

TABLE 32-14: COMPARATOR VOLTAGE REFERENCE DC SPECIFICATIONS

| Operating Conditions: $2.0 \mathrm{~V}<\mathrm{VDD}<3.6 \mathrm{~V}$ <br> Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial <br> $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic | Min | Typ | Max | Units | Comments |
| VR310 | TSET | Settling Time | - | - | 10 | $\mu \mathrm{s}$ | (Note 1) |
| VRD311 | CVRAA | Absolute Accuracy | -100 | - | 100 | mV |  |
| VRD312 | CVRUR | Unit Resistor Value (R) | - | 4.5 | - | $\mathrm{k} \Omega$ |  |

Note 1: Measures the interval while CVR<4:0> transitions from ' 11111 ' to ' 00000 '.

## PIC24FJ128GA204 FAMILY

table 32-15: Vbat OPERATING VOLTAGE SPECIFICATIONS

| Param No. | Symbol | Characteristic | Min | Typ | Max | Units | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DVB01 | Vbt | Operating Voltage | 1.6 | - | 3.6 | V | Battery connected to the Vbat pin |
| DVB10 | Vbtadc | Vbat A/D Monitoring Voltage Specification ${ }^{(1)}$ | 1.6 | - | 3.6 | V | A/D monitoring the Vbat pin using the internal $A / D$ channel |

Note 1: Measuring the $A / D$ value using the $A / D$ is represented by the equation:
Measured Voltage $=(($ VBAt/2 $) / V d D) * 4096)$ for 12-bit A/D

TABLE 32-16: CTMU CURRENT SOURCE SPECIFICATIONS

| DC CHA | ARACT | ERISTICS | Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Sym | Characteristic | Min | Typ ${ }^{(1)}$ | Max ${ }^{(3)}$ | Units | Comments | Conditions |
| DCT10 | Iout1 | CTMU Current Source, Base Range | 208 | 550 | 797 | nA | CTMUICON<9:8> = 00 | 2.5 V < VDD < VDDMAX |
| DCT11 | IOUT2 | CTMU Current Source, 10x Range | 3.32 | 5.5 | 7.67 | $\mu \mathrm{A}$ | CTMUICON<9:8> = 01 |  |
| DCT12 | Iout3 | CTMU Current <br> Source, 100x Range | 32.22 | 55 | 77.78 | $\mu \mathrm{A}$ | CTMUICON<9:8> = 10 |  |
| DCT13 | IOUT4 | CTMU Current Source, 1000x Range | 322 | 550 | 777 | $\mu \mathrm{A}$ | CTMUICON<9:8> $=11^{(2)}$ |  |
| DCT21 | $\mathrm{V} \Delta$ | Temperature Diode Voltage Change per Degree Celsius | - | -3 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |  |

Note 1: Nominal value at the center point of the current trim range (CTMUICON<15:10> $=000000$ ).
2: Do not use this current range with a temperature sensing diode.
3: Maximum values are tested at $+85^{\circ} \mathrm{C}$.

### 32.2 AC Characteristics and Timing Parameters

The information contained in this section defines the PIC24FJ128GA204 family AC characteristics and timing parameters.

TABLE 32-17: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC


FIGURE 32-2: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS


TABLE 32-18: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

| Param <br> No. | Symbol | Characteristic | Min | Typ $^{(1)}$ | Max | Units | Conditions |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| DO50 | Cosco | OSCO/CLKO Pin | - | - | 15 | pF | In XT and HS modes when <br> external clock is used to drive <br> OSCI |
| DO56 | CIO | All I/O Pins and OSCO | - | - | 50 | pF | EC mode |
| DO58 | CB | SCLx, SDAx | - | - | 400 | pF | In I $^{2} \mathrm{C}^{\mathrm{TM}}$ mode |

Note 1: Data in the "Typ" column is at $3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$ unless otherwise stated. Parameters are for design guidance only and are not tested.

## PIC24FJ128GA204 FAMILY

FIGURE 32-3: EXTERNAL CLOCK TIMING


TABLE 32-19: EXTERNAL CLOCK TIMING REQUIREMENTS

| AC CHARACTERISTICS |  |  | Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic | Min | Typ ${ }^{(1)}$ | Max | Units | Conditions |
| OS10 | Fosc | External CLKI Frequency (External clocks allowed only in EC mode) | $\begin{gathered} \mathrm{DC} \\ 4 \end{gathered}$ | - | $\begin{aligned} & 32 \\ & 48 \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \text { EC } \\ & \text { ECPLL (Note 2) } \end{aligned}$ |
|  |  | Oscillator Frequency | $\begin{gathered} 3.5 \\ 4 \\ 10 \\ 12 \\ 31 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} 10 \\ 8 \\ 32 \\ 32 \\ 33 \end{gathered}$ | MHz <br> MHz <br> MHz <br> MHz <br> kHz | $\begin{aligned} & \text { XT } \\ & \text { XTPLL } \\ & \text { HS } \\ & \text { HSPLL } \\ & \text { SOSC } \end{aligned}$ |
| OS20 | Tosc | Tosc $=1 / \mathrm{Fosc}$ | - | - | - | - | See Parameter OS10 for Fosc value |
| OS25 | TCY | Instruction Cycle Time ${ }^{(3)}$ | 62.5 | - | DC | ns |  |
| OS30 | TosL, TosH | External Clock in (OSCI) High or Low Time | $0.45 \times$ Tosc | - | - | ns | EC |
| OS31 | TosR, TosF | External Clock in (OSCI) Rise or Fall Time | - | - | 20 | ns | EC |
| OS40 | TckR | CLKO Rise Time ${ }^{(4)}$ | - | 6 | 10 | ns |  |
| OS41 | TckF | CLKO Fall Time ${ }^{(4)}$ | - | 6 | 10 | ns |  |

Note 1: Data in the "Typ" column is at $3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$ unless otherwise stated. Parameters are for design guidance only and are not tested.
2: Represents input to the system clock prescaler. PLL dividers and postscalers must still be configured so that the system clock frequency does not exceed the maximum frequency shown in Figure 32-1.
3: Instruction cycle period (TcY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type, under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min" values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max" cycle time limit is "DC" (no clock) for all devices.
4: Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period ( $1 / 2 \mathrm{TcY}$ ) and high for the Q3-Q4 period ( $1 / 2 \mathrm{TcY}$ ).

TABLE 32-20: PLL CLOCK TIMING SPECIFICATIONS

| AC CHARACTERISTICS |  |  | Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|c\|} \hline \text { Param } \\ \text { No. } \end{array}$ | Symbol | Characteristic | Min | Typ ${ }^{(1)}$ | Max | Units | Conditions |
| OS50 | FPLLI | USB PLL Input Frequency Range | 2 | 4 | 4 | MHz | ECPLL mode |
|  |  |  | 2 | 4 | 4 | MHz | HSPLL mode |
|  |  |  | 2 | 4 | 4 | MHz | XTPLL mode |
| OS52 | TLOCK | USB PLL Start-up Time (Lock Time) | - | - | 128 | $\mu \mathrm{S}$ |  |
| OS53 | DCLK | CLKO Stability (Jitter) | -0.25 | - | 0.25 | \% |  |
| OS54 | F4xPLL | 4x PLL Input Frequency Range | 2 | - | 8 | MHz | 4x PLL |
| OS55 | F6xPLL | 6x PLL Input Frequency Range | 2 | - | 5 | MHz | 6x PLL |
| OS56 | F8xpLL | 8x PLL Input Frequency Range | 2 | - | 4 | MHz | 8x PLL |
| OS57 | Txplllock | PLL Start-up Time (Lock Time) | - | - | 24 | $\mu \mathrm{S}$ |  |
| OS58 | DxPLLCLK | PLL CLKO Stability (Jitter) | -2 | - | 2 | \% |  |

Note 1: These parameters are characterized but not tested in manufacturing.

## TABLE 32-21: INTERNAL RC ACCURACY

| AC CHARACTERISTICS |  | Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Characteristic | Min | Typ | Max | Units | Conditions |
| F20 | FRC Accuracy @ 8 MHz | -1 | $\pm 0.15$ | 1 | \% | $\begin{aligned} & 2.0 \mathrm{~V} \leq \mathrm{VDD} \leq 3.6 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C} \\ & \text { (Note 1) } \end{aligned}$ |
|  |  | 1.5 | - | 1.5 | \% | $2.0 \mathrm{~V} \leq \mathrm{VDD} \leq 3.6 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq 0^{\circ} \mathrm{C}$ |
|  |  | -0.20 | $\pm 0.05$ | -0.20 | \% | $2.0 \mathrm{~V} \leq \mathrm{VDD} \leq 3.6 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C},$ self-tune is enabled and locked (Note 2) |
|  |  | - | 3 | 5 | \% | $2.0 \mathrm{~V} \leq \mathrm{VDD} \leq 3.6 \mathrm{~V}$, $\mathrm{TA}=+125^{\circ} \mathrm{C}$ |
| F21 | LPRC @ 31 kHz | -20 | - | 20 | \% | Vcap Output Voltage $=1.8 \mathrm{~V}$ |
| F22 | OSCTUN Step-Size | - | 0.05 | - | \%/bit |  |
| F23 | FRC Self-Tune Lock Time | - | <5 | 8 | ms | (Note 3) |

Note 1: To achieve this accuracy, physical stress applied to the microcontroller package (ex., by flexing the PCB) must be kept to a minimum.
2: Accuracy is measured with respect to the reference source.
3: Time from reference clock stable and in range to FRC tuned within range specified by F20 (with self-tune).

## PIC24FJ128GA204 FAMILY

FIGURE 32-4: $\quad I^{2} \mathrm{C}^{\text {TM }}$ BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)


Note: Refer to Figure 32-2 for load conditions.

TABLE 32-22: ${ }^{2} \mathbf{C}^{\text {TM }}$ BUS START/STOP BIT TIMING REQUIREMENTS (MASTER MODE)

| AC CHARACTERISTICS |  |  |  | Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) <br> Operating temperature $\begin{aligned} & -40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C} \text { for Industrial } \\ & -40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C} \text { for Extended } \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|c\|} \hline \text { Param } \\ \text { No. } \end{array}$ | Symbol | Characteristic |  | $\mathbf{M i n}{ }^{(1)}$ | Max | Units | Conditions |
| IM30 | TSu:STA | Start Condition Setup Time | 100 kHz mode | Tcy (BRG + 1) | - | $\mu \mathrm{s}$ | Only relevant for Repeated Start condition |
|  |  |  | 400 kHz mode | Tcy (BRG + 1) | - | $\mu \mathrm{S}$ |  |
|  |  |  | 1 MHz mode ${ }^{(2)}$ | TCY (BRG + 1) | - | $\mu \mathrm{S}$ |  |
| IM31 | Thd:STA | Start Condition Hold Time | 100 kHz mode | Tcy (BRG + 1) | - | $\mu \mathrm{s}$ | After this period, the first clock pulse is generated |
|  |  |  | 400 kHz mode | Tcy (BRG + 1) | - | $\mu \mathrm{S}$ |  |
|  |  |  | 1 MHz mode ${ }^{(2)}$ | TCY (BRG + 1) | - | $\mu \mathrm{S}$ |  |
| IM33 | Tsu:sto | Stop Condition Setup Time | 100 kHz mode | Tcy (BRG + 1) | - | $\mu \mathrm{s}$ |  |
|  |  |  | 400 kHz mode | Tcy (BRG + 1) | - | $\mu \mathrm{S}$ |  |
|  |  |  | 1 MHz mode ${ }^{(2)}$ | Tcy (BRG + 1) | - | $\mu \mathrm{S}$ |  |
| IM34 | Thd:sto | Stop Condition Hold Time | 100 kHz mode | Tcy (BRG + 1) | - | ns |  |
|  |  |  | 400 kHz mode | Tcy (BRG + 1) | - | ns |  |
|  |  |  | 1 MHz mode ${ }^{(2)}$ | Tcy (BRG + 1) | - | ns |  |

Note 1: BRG is the value of the $I^{2} \mathrm{C}$ Baud Rate Generator. Refer to Section 17.2 "Setting Baud Rate when Operating as a Bus Master" for details.
2: Maximum Pin Capacitance $=10 \mathrm{pF}$ for all $\mathrm{I}^{2} \mathrm{C}$ pins (for 1 MHz mode only).

FIGURE 32-5: $\quad I^{2} C^{\text {TM }}$ BUS DATA TIMING CHARACTERISTICS (MASTER MODE)


TABLE 32-23: $I^{2} C^{T M}$ BUS DATA TIMING REQUIREMENTS (MASTER MODE)

| AC CHARACTERISTICS |  |  |  | Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic |  | $\mathbf{M i n}{ }^{(1)}$ | Max | Units | Conditions |
| IM10 | TLO:SCL | Clock Low Time | 100 kHz mode | TCY (BRG + 1) | - | $\mu \mathrm{s}$ |  |
|  |  |  | 400 kHz mode | TCY (BRG + 1) | - | $\mu \mathrm{S}$ |  |
|  |  |  | 1 MHz mode ${ }^{(2)}$ | TCY (BRG + 1) | - | $\mu \mathrm{S}$ |  |
| IM11 | THI:SCL | Clock High Time | 100 kHz mode | Tcy (BRG + 1) | - | $\mu \mathrm{s}$ |  |
|  |  |  | 400 kHz mode | TCY (BRG + 1) | - | $\mu \mathrm{S}$ |  |
|  |  |  | 1 MHz mode ${ }^{(2)}$ | TCY (BRG + 1) | - | $\mu \mathrm{S}$ |  |
| IM20 | TF:SCL | SDAx and SCLx <br> Fall Time | 100 kHz mode | - | 300 | ns | Св is specified to be from 10 to 400 pF |
|  |  |  | 400 kHz mode | $20+0.1 \mathrm{CB}$ | 300 | ns |  |
|  |  |  | $1 \mathrm{MHz} \mathrm{mode}{ }^{(2)}$ | - | 100 | ns |  |
| IM21 | TR:SCL | SDAx and SCLx <br> Rise Time | 100 kHz mode | - | 1000 | ns | Св is specified to be from 10 to 400 pF |
|  |  |  | 400 kHz mode | $20+0.1$ Св | 300 | ns |  |
|  |  |  | $1 \mathrm{MHz} \mathrm{mode}{ }^{(2)}$ | - | 300 | ns |  |
| IM25 | TSU:DAT | Data Input Setup Time | 100 kHz mode | 250 | - | ns |  |
|  |  |  | 400 kHz mode | 100 | - | ns |  |
|  |  |  | $1 \mathrm{MHz} \mathrm{mode}{ }^{(2)}$ | 40 | - | ns |  |
| IM26 | THD:DAT | Data Input Hold Time | 100 kHz mode | 0 | - | ns |  |
|  |  |  | 400 kHz mode | 0 | 0.9 | $\mu \mathrm{s}$ |  |
|  |  |  | $1 \mathrm{MHz} \mathrm{mode}{ }^{(2)}$ | 0.2 | - | ns |  |
| IM40 | TAA:SCL | Output Valid from Clock | 100 kHz mode | - | 3500 | ns |  |
|  |  |  | 400 kHz mode | - | 1000 | ns |  |
|  |  |  | $1 \mathrm{MHz} \mathrm{mode}{ }^{(2)}$ | - | 400 | ns |  |
| IM45 | TBF:SDA | Bus Free Time | 100 kHz mode | 4.7 | - | $\mu \mathrm{S}$ | Time the bus must be free before a new transmission can start |
|  |  |  | 400 kHz mode | 1.3 | - | $\mu \mathrm{S}$ |  |
|  |  |  | $1 \mathrm{MHz} \mathrm{mode}{ }^{(2)}$ | 0.5 | - | $\mu \mathrm{s}$ |  |
| IM50 | Св | Bus Capacitive Loading |  | - | 400 | pF |  |

Note 1: BRG is the value of the ${ }^{2} \mathrm{C}$ Baud Rate Generator. Refer to Section 17.2 "Setting Baud Rate when Operating as a Bus Master" for details.
2: Maximum Pin Capacitance $=10 \mathrm{pF}$ for all $\mathrm{I}^{2} \mathrm{C}$ pins (for 1 MHz mode only).

## PIC24FJ128GA204 FAMILY

FIGURE 32-6: $\quad I^{2} C^{\text {TM }}$ BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)


TABLE 32-24: $\mathrm{I}^{2} \mathrm{C}^{\text {TM }}$ BUS START/STOP BIT TIMING REQUIREMENTS (SLAVE MODE)

| AC CHARACTERISTICS |  |  |  | Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) <br> Operating temperature <br> $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial <br> $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic |  | Min | Max | Units | Conditions |
| IS30 | Tsu:STA | Start Condition Setup Time | 100 kHz mode | 4.7 | - | $\mu \mathrm{S}$ | Only relevant for Repeated Start condition |
|  |  |  | 400 kHz mode | 0.6 | - | $\mu \mathrm{S}$ |  |
|  |  |  | $1 \mathrm{MHz} \mathrm{mode}{ }^{(1)}$ | 0.25 | - | $\mu \mathrm{S}$ |  |
| IS31 | THD:STA | Start Condition Hold Time | 100 kHz mode | 4.0 | - | $\mu \mathrm{S}$ | After this period, the first clock pulse is generated |
|  |  |  | 400 kHz mode | 0.6 | - | $\mu \mathrm{S}$ |  |
|  |  |  | $1 \mathrm{MHz} \mathrm{mode}{ }^{(1)}$ | 0.25 | - | $\mu \mathrm{S}$ |  |
| IS33 | Tsu:Sto | Stop Condition Setup Time | 100 kHz mode | 4.7 | - | $\mu \mathrm{s}$ |  |
|  |  |  | 400 kHz mode | 0.6 | - | $\mu \mathrm{S}$ |  |
|  |  |  | $1 \mathrm{MHz} \mathrm{mode}{ }^{(1)}$ | 0.6 | - | $\mu \mathrm{S}$ |  |
| IS34 | Thd:sto | Stop Condition Hold Time | 100 kHz mode | 4000 | - | ns |  |
|  |  |  | 400 kHz mode | 600 | - | ns |  |
|  |  |  | $1 \mathrm{MHz} \mathrm{mode}{ }^{(1)}$ | 250 | - | ns |  |

Note 1: Maximum Pin Capacitance $=10 \mathrm{pF}$ for all $\mathrm{I}^{2} \mathrm{C}$ pins (for 1 MHz mode only).

FIGURE 32-7: $\quad I^{2} C^{\text {TM }}$ BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)


TABLE 32-25: $\mathbf{I}^{2} \mathrm{C}^{\text {TM }}$ BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

| AC CHARACTERISTICS |  |  |  | Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic |  | Min | Max | Units | Conditions |
| IS10 | TLO:SCL | Clock Low Time | 100 kHz mode | 4.7 | - | $\mu \mathrm{S}$ | Device must operate at a minimum of 1.5 MHz |
|  |  |  | 400 kHz mode | 1.3 | - | $\mu \mathrm{S}$ | Device must operate at a minimum of 10 MHz |
|  |  |  | 1 MHz mode $^{(1)}$ | 0.5 | - | $\mu \mathrm{S}$ |  |
| IS11 | THI:SCL | Clock High Time | 100 kHz mode | 4.0 | - | $\mu \mathrm{s}$ | Device must operate at a minimum of 1.5 MHz |
|  |  |  | 400 kHz mode | 0.6 | - | $\mu \mathrm{s}$ | Device must operate at a minimum of 10 MHz |
|  |  |  | 1 MHz mode $^{(1)}$ | 0.5 | - | $\mu \mathrm{S}$ |  |
| IS20 | TF:SCL | SDAx and SCLx Fall Time | 100 kHz mode | - | 300 | ns | Св is specified to be from 10 to 400 pF |
|  |  |  | 400 kHz mode | $20+0.1$ Cв | 300 | ns |  |
|  |  |  | 1 MHz mode ${ }^{(1)}$ | - | 100 | ns |  |
| IS21 | TR:SCL | SDAx and SCLx Rise Time | 100 kHz mode | - | 1000 | ns | Св is specified to be from 10 to 400 pF |
|  |  |  | 400 kHz mode | $20+0.1$ Св | 300 | ns |  |
|  |  |  | 1 MHz mode ${ }^{(1)}$ | - | 300 | ns |  |
| IS25 | TSU:DAT | Data Input Setup Time | 100 kHz mode | 250 | - | ns |  |
|  |  |  | 400 kHz mode | 100 | - | ns |  |
|  |  |  | 1 MHz mode ${ }^{(1)}$ | 100 | - | ns |  |
| IS26 | THD:DAT | Data Input Hold Time | 100 kHz mode | 0 | - | ns |  |
|  |  |  | 400 kHz mode | 0 | 0.9 | $\mu \mathrm{S}$ |  |
|  |  |  | 1 MHz mode ${ }^{(1)}$ | 0 | 0.3 | $\mu \mathrm{s}$ |  |
| IS40 | TAA:SCL | Output Valid From Clock | 100 kHz mode | 0 | 3500 | ns |  |
|  |  |  | 400 kHz mode | 0 | 1000 | ns |  |
|  |  |  | 1 MHz mode ${ }^{(1)}$ | 0 | 350 | ns |  |
| IS45 | TbF:SDA | Bus Free Time | 100 kHz mode | 4.7 | - | $\mu \mathrm{S}$ | Time the bus must be free before a new transmission can start |
|  |  |  | 400 kHz mode | 1.3 | - | $\mu \mathrm{S}$ |  |
|  |  |  | 1 MHz mode ${ }^{(1)}$ | 0.5 | - | $\mu \mathrm{S}$ |  |
| IS50 | Св | Bus Capacitive Loading |  | - | 400 | pF |  |

Note 1: Maximum Pin Capacitance $=10 \mathrm{pF}$ for all $\mathrm{I}^{2} \mathrm{C}$ pins (for 1 MHz mode only).

## PIC24FJ128GA204 FAMILY

TABLE 32-26: RC OSCILLATOR START-UP TIME

|  |  | Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) <br> Operating temperature <br> $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial <br> $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Param <br> No. | Symbol | Characteristic | Min | Typ | Max | Units | Conditions |
| FR0 | TFRC | FRC Oscillator Start-up <br> Time | - | 15 | - | $\mu \mathrm{s}$ |  |
| FR1 | TLPRC | Low-Power RC Oscillator <br> Start-up Time | - | 50 | - | $\mu \mathrm{s}$ |  |

FIGURE 32-8: CLKO AND I/O TIMING CHARACTERISTICS


TABLE 32-27: CLKO AND I/O TIMING REQUIREMENTS

| AC CHARACTERISTICS |  |  | Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic | Min | Typ ${ }^{(1)}$ | Max | Units | Conditions |
| DO31 | TIoR | Port Output Rise Time | - | 10 | 25 | ns |  |
| DO32 | TIOF | Port Output Fall Time | - | 10 | 25 | ns |  |
| DI35 | Tinp | INTx Pin High or Low Time (input) | 20 | - | - | ns |  |
| DI40 | TRBP | CNxx High or Low Time (input) | 2 | - | - | TCY |  |

Note 1: Data in the "Typ" column is at $3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$ unless otherwise stated.

TABLE 32-28: RESET AND BROWN-OUT RESET REQUIREMENTS

| AC CHARACTERISTICS |  |  | Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic | Min | Typ | Max | Units | Conditions |
| SY10 | TMCL | $\overline{\text { MCLR }}$ Pulse Width (Low) | 2 | - | - | $\mu \mathrm{S}$ |  |
| SY12 | TPOR | Power-on Reset Delay | - | 2 | - | $\mu \mathrm{s}$ |  |
| SY13 | TIOZ | I/O High-Impedance from MCLR Low or Watchdog Timer Reset | $\begin{gathered} \text { Lesser of: } \\ (3 \mathrm{Tcy}+2) \\ \text { or } 700 \end{gathered}$ | - | (3 TCY + 2) | $\mu \mathrm{s}$ |  |
| SY25 | TBOR | Brown-out Reset Pulse Width | 1 | - | - | $\mu \mathrm{S}$ | VDD $\leq$ VBOR |
| SY45 | TRST | Internal State Reset Time | - | 50 | - | $\mu \mathrm{s}$ |  |
| SY70 | TDswu | Deep Sleep Wake-up Time | - | 200 | - | $\mu \mathrm{S}$ | VCAP is fully discharged before wake-up |
| SY71 | TPM | Program Memory Wake-up Time | - | 20 | - | $\mu \mathrm{S}$ | Sleep wake-up with VREGS = 0 |
|  |  |  | - | 1 | - | $\mu \mathrm{S}$ | Sleep wake-up with VREGS = 1 |
| SY72 | TLVR | Low-Voltage Regulator Wake-up Time | - | 90 | - | $\mu \mathrm{S}$ | Sleep wake-up with VREGS = 0 |
|  |  |  | - | 70 | - | $\mu \mathrm{S}$ | Sleep wake-up with VREGS = 1 |

## PIC24FJ128GA204 FAMILY

FIGURE 32-9: TIMER1, 2, 3, 4 AND 5 EXTERNAL CLOCK TIMING CHARACTERISTICS


Note: Refer to Figure 32-2 for load conditions.

TABLE 32-29: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS ${ }^{(1)}$

| AC CHARACTERISTICS |  |  |  | Standard Operating Conditions: 2.0 V to 3.6 V <br> (unless otherwise stated) <br> Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial <br> $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} \text { Param } \\ \text { No. } \end{array}$ | Symbol | Characteristic |  | Min | Typ | Max | Units | Conditions |
| TA10 | Ttx | T1CK High Time | Synchronous, No Prescaler | $0.5 \mathrm{TcY}+20$ | - | - | ns | Must also meet Parameter TA15 |
|  |  |  | Synchronous, with Prescaler | 10 | - | - | ns |  |
|  |  |  | Asynchronous | 10 | - | - | ns |  |
| TA11 | TTXL | T1CK Low Time | Synchronous, No Prescaler | 0.5 Tcy + 20 | - | - | ns | Must also meet Parameter TA15 |
|  |  |  | Synchronous, with Prescaler | 10 | - | - | ns |  |
|  |  |  | Asynchronous | 10 | - | - | ns |  |
| TA15 | TTxP | T1CK Input Period | Synchronous, No Prescaler | TCY + 40 | - | - | ns |  |
|  |  |  | Synchronous, with Prescaler | $\begin{aligned} & \text { Greater of: } \\ & 20 \mathrm{~ns} \text { or } \\ & (\mathrm{Tcy}+40) / \mathrm{N} \\ & \hline \end{aligned}$ | - | - | - | $\begin{aligned} & N=\text { Prescale Value } \\ & (1,8,64,256) \end{aligned}$ |
|  |  |  | Asynchronous | 20 | - | - | ns |  |
| OS60 | FT1 | SOSC1/T1CK Oscillator Input Frequency Range (oscillator enabled by setting bit, TCS (T1CON<1>)) |  | DC | - | 50 | kHz |  |
| TA20 | TCKEXTMRL | Delay from External T1CK Clock Edge to Timer Increment |  | 0.5 Tcy | - | 1.5 Tcy | - |  |

Note 1: Timer1 is a Type A.

TABLE 32-30: TIMER2 AND TIMER4 EXTERNAL CLOCK TIMING REQUIREMENTS

| AC CHARACTERISTICS |  |  |  | Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) <br> Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic |  | Min | Typ | Max | Units | Conditions |
| TB10 | TTXH | TxCK High Time | Synchronous, no prescaler | 0.5 Tcy + 20 | - | - | ns | Must also meet Parameter TB15 |
|  |  |  | Synchronous, with prescaler | 10 | - | - | ns |  |
| TB11 | TtxL | TxCK Low Time | Synchronous, no prescaler | 0.5 TCY + 20 | - | - | ns | Must also meet Parameter TB15 |
|  |  |  | Synchronous, with prescaler | 10 | - | - | ns |  |
| TB15 | TTXP | TxCK Input Period | Synchronous, no prescaler | TCY + 40 | - | - | ns | $\begin{aligned} & N=\text { Prescale Value } \\ & (1,8,64,256) \end{aligned}$ |
|  |  |  | Synchronous, with prescaler | Greater of: 20 ns or $(\mathrm{TCY}+40) / \mathrm{N}$ |  |  |  |  |
| TB20 | TCKEXTMRL | Delay from Exter Edge to Timer In | al TxCK Clock ement | 0.5 Tcy | - | 1.5 TCY | - |  |

TABLE 32-31: TIMER3 AND TIMER5 EXTERNAL CLOCK TIMING REQUIREMENTS

| AC CHARACTERISTICS |  |  |  | Standard Operating Conditions: 2.0V to 3.6 V <br> (unless otherwise stated) <br> Operating temperature <br> $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial <br> $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic |  | Min | Typ | Max | Units | Conditions |
| TC10 | TTXH | TxCK High Time | Synchronous | 0.5 TCY + 20 | - | - | ns | Must also meet Parameter TC15 |
| TC11 | TTXL | TxCK Low Time | Synchronous | 0.5 TCY + 20 | - | - | ns | Must also meet Parameter TC15 |
| TC15 | TtxP | TxCK Input Period | Synchronous, no prescaler | Tcy + 40 | - | - | ns | $\begin{aligned} & \mathrm{N}=\text { Prescale Value } \\ & (1,8,64,256) \end{aligned}$ |
|  |  |  | Synchronous, with prescaler | Greater of: 20 ns or $($ TCY + 40)/N |  |  |  |  |
| TC20 | TCKEXTMRL | Delay from External TxCK Clock Edge to Timer Increment |  | 0.5 TcY | - | 1.5 TCY | - |  |

## PIC24FJ128GA204 FAMILY

FIGURE 32-10: INPUT CAPTURE $x$ (ICx) TIMING CHARACTERISTICS


Note: Refer to Figure 32-2 for load conditions.

TABLE 32-32: INPUT CAPTURE x TIMING REQUIREMENTS

| AC CHARACTERISTICS |  |  |  | Standard Operating Conditions: 2.0V to 3.6 V <br> (unless otherwise stated) <br> Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic ${ }^{(1)}$ |  | Min | Max | Units | Conditions |
| IC10 | TccL | ICx Input Low Time | No Prescaler | $0.5 \mathrm{TCY}+20$ | - | ns |  |
|  |  |  | With Prescaler | 10 | - | ns |  |
| IC11 | Tcch | ICx Input High Time | No Prescaler | 0.5 TCY + 20 | - | ns |  |
|  |  |  | With Prescaler | 10 | - | ns |  |
| IC15 | TccP | ICx Input Period |  | $(\mathrm{TCY}+40) / \mathrm{N}$ | - | ns | $\mathrm{N}=$ Prescale Value $(1,4,16)$ |

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 32-11: OUTPUT COMPARE x MODULE (OCx) TIMING CHARACTERISTICS


Note: Refer to Figure 32-2 for load conditions.

TABLE 32-33: OUTPUT COMPARE x MODULE TIMING REQUIREMENTS

| AC CHARACTERISTICS |  |  | Standard Operating Conditions: 2.0V to 3.6 V <br> (unless otherwise stated) <br> Operating temperature <br> $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic ${ }^{(1)}$ | Min | Typ | Max | Units | Conditions |
| OC10 | TccF | OCx Output Fall Time | - | - | - | ns | See Parameter DO32 |
| OC11 | TccR | OCx Output Rise Time | - | - | - | ns | See Parameter DO31 |

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 32-12: OCx/PWM MODULE TIMING CHARACTERISTICS


TABLE 32-34: SIMPLE OCx/PWM MODE TIMING REQUIREMENTS

| AC CHARACTERISTICS |  |  | Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) <br> Operating temperature <br> $-40^{\circ} \mathrm{C} \leq \mathrm{TA}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ for Industrial <br> $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic ${ }^{(1)}$ | Min | Typ | Max | Units | Conditions |
| OC15 | Tfi | Fault Input to PWM I/O Change | - | - | 50 | ns |  |
| OC20 | Tflt | Fault Input Pulse Width | 50 | - | - | ns |  |

Note 1: These parameters are characterized but not tested in manufacturing.

## PIC24FJ128GA204 FAMILY

FIGURE 32-13: SPIx MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS


Note: Refer to Figure 32-2 for load conditions.

TABLE 32-35: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

| AC CHARACTERISTICS |  |  | Standard Operating Conditions: 2.0V to 3.6V <br> (unless otherwise stated) <br> $\begin{array}{ll}\text { Operating temperature } & -40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C} \text { for Industrial } \\ & -40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C} \text { for Extended }\end{array}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic ${ }^{(1)}$ | Min | Typ ${ }^{(2)}$ | Max | Units | Conditions |
| SP10 | TscL | SCKx Output Low Time | TCY/2 | - | - | ns | (Note 3) |
| SP11 | TscH | SCKx Output High Time | TCY/2 | - | - | ns | (Note 3) |
| SP20 | TscF | SCKx Output Fall Time | - | - | - | ns | See Parameter DO32 (Note 4) |
| SP21 | TscR | SCKx Output Rise Time | - | - | - | ns | See Parameter DO31 (Note 4) |
| SP30 | TdoF | SDOx Data Output Fall Time | - | - | - | ns | See Parameter DO32 (Note 4) |
| SP31 | TdoR | SDOx Data Output Rise Time | - | - | - | ns | See Parameter DO31 (Note 4) |
| SP35 | TscH2doV, TscL2doV | SDOx Data Output Valid After SCKx Edge | - | 6 | 20 | ns |  |
| SP40 | TdiV2scH, <br> TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 23 | - | - | ns |  |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 30 | - | - | ns |  |

Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in "Typ" column is at $3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$ unless otherwise stated.
3: The minimum clock period for SCKx is 100 ns . Therefore, the clock generated in Master mode must not violate this specification.
4: Assumes 50 pF load on all SPlx pins.

FIGURE 32-14: SPIx MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS


Note: Refer to Figure 32-2 for load conditions.

TABLE 32-36: SPIx MODULE MASTER MODE (CKE =1) TIMING REQUIREMENTS

| AC CHARACTERISTICS |  |  | Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) <br> Operating temperature <br> $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic ${ }^{(1)}$ | Min | Typ ${ }^{(2)}$ | Max | Units | Conditions |
| SP10 | TscL | SCKx Output Low Time ${ }^{(3)}$ | Tcy/2 | - | - | ns |  |
| SP11 | TscH | SCKx Output High Time ${ }^{(3)}$ | Tcy/2 | - | - | ns |  |
| SP20 | TscF | SCKx Output Fall Time ${ }^{(4)}$ | - | - | - | ns | See Parameter DO32 |
| SP21 | TscR | SCKx Output Rise Time ${ }^{(4)}$ | - | - | - | ns | See Parameter DO31 |
| SP30 | TdoF | SDOx Data Output Fall Time ${ }^{(4)}$ | - | - | - | ns | See Parameter DO32 |
| SP31 | TdoR | SDOx Data Output Rise Time ${ }^{(4)}$ | - | - | - | ns | See Parameter DO31 |
| SP35 | TscH2doV, <br> TscL2doV | SDOx Data Output Valid After SCKx Edge | - | 6 | 20 | ns |  |
| SP36 | TdoV2sc, TdoV2scL | SDOx Data Output Setup to First SCKx Edge | 30 | - | - | ns |  |
| SP40 | TdiV2scH, TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 23 | - | - | ns |  |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 30 | - | - | ns |  |

Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in "Typ" column is at $3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$ unless otherwise stated.
3: The minimum clock period for SCKx is 100 ns . Therefore, the clock generated in Master mode must not violate this specification.
4: Assumes 50 pF load on all SPlx pins.

## PIC24FJ128GA204 FAMILY

FIGURE 32-15: SPIx MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS


Note: Refer to Figure 32-2 for load conditions.

TABLE 32-37: SPIx MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

| AC CHARACTERISTICS |  |  | Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) <br> Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic ${ }^{(1)}$ | Min | Typ ${ }^{(2)}$ | Max | Units | Conditions |
| SP70 | TscL | SCKx Input Low Time | 30 | - | - | ns |  |
| SP71 | TscH | SCKx Input High Time | 30 | - | - | ns |  |
| SP72 | TscF | SCKx Input Fall Time ${ }^{(3)}$ | - | 10 | 25 | ns |  |
| SP73 | TscR | SCKx Input Rise Time ${ }^{(3)}$ | - | 10 | 25 | ns |  |
| SP30 | TdoF | SDOx Data Output Fall Time ${ }^{(3)}$ | - | - | - | ns | See Parameter DO32 |
| SP31 | TdoR | SDOx Data Output Rise Time ${ }^{(3)}$ | - | - | - | ns | See Parameter DO31 |
| SP35 | TscH2doV, TscL2doV | SDOx Data Output Valid After SCKx Edge | - | - | 30 | ns |  |
| SP40 | TdiV2scH, TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 20 | - | - | ns |  |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 20 | - | - | ns |  |
| SP50 | TssL2scH, TssL2scL | $\overline{\text { SSx }} \downarrow$ to SCKx $\uparrow$ or SCKx Input | 120 | - | - | ns |  |
| SP51 | TssH2doZ | $\overline{\mathrm{SSx}} \uparrow$ to SDOx Output High-Impedance ${ }^{(3)}$ | 10 | - | 50 | ns |  |
| SP52 | TscH2ssH, TscL2ssH | $\overline{\text { SSx }}$ After SCKx Edge | 1.5 TCY + 40 | - | - | ns |  |

Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in "Typ" column is at $3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$ unless otherwise stated.
3: Assumes 50 pF load on all SPIx pins.

FIGURE 32-16: SPIx MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS


Note: Refer to Figure 32-2 for load conditions.

## PIC24FJ128GA204 FAMILY

TABLE 32-38: SPIx MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

| AC CHARACTERISTICS |  |  | Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) <br> Operating temperature <br> $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic ${ }^{(1)}$ | Min | Typ ${ }^{(2)}$ | Max | Units | Conditions |
| SP70 | TscL | SCKx Input Low Time | 30 | - | - | ns |  |
| SP71 | TscH | SCKx Input High Time | 30 | - | - | ns |  |
| SP72 | TscF | SCKx Input Fall Time ${ }^{(3)}$ | - | 10 | 25 | ns |  |
| SP73 | TscR | SCKx Input Rise Time ${ }^{(3)}$ | - | 10 | 25 | ns |  |
| SP30 | TdoF | SDOx Data Output Fall Time ${ }^{(3)}$ | - | - | - | ns | See Parameter DO32 |
| SP31 | TdoR | SDOx Data Output Rise Time ${ }^{(3)}$ | - | - | - | ns | See Parameter DO31 |
| SP35 | TscH2doV, TscL2doV | SDOx Data Output Valid After SCKx Edge | - | - | 30 | ns |  |
| SP40 | TdiV2scH, TdiV2scL | Setup Time of SDIx Data Input to SCKx Edge | 20 | - | - | ns |  |
| SP41 | TscH2diL, TscL2diL | Hold Time of SDIx Data Input to SCKx Edge | 20 | - | - | ns |  |
| SP50 | TssL2scH, TssL2scL | $\overline{\text { SSx }} \downarrow$ to SCKx $\downarrow$ or SCKx $\uparrow$ Input | 120 | - | - | ns |  |
| SP51 | TssH2doZ | $\overline{\mathrm{SSx}} \uparrow$ to SDOx Output High-Impedance ${ }^{(4)}$ | 10 | - | 50 | ns |  |
| SP52 | TscH2ssH <br> TscL2ssH | $\overline{\text { SSx }} \uparrow$ After SCKx Edge | 1.5 TCY + 40 | - | - | ns |  |
| SP60 | TssL2doV | SDOx Data Output Valid After SSx Edge | - | - | 50 | ns |  |

Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in "Typ" column is at $3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$ unless otherwise stated.
3: The minimum clock period for SCKx is 100 ns . Therefore, the clock generated in Master mode must not violate this specification.
4: Assumes 50 pF load on all SPIx pins.

TABLE 32-39: A/D MODULE SPECIFICATIONS

| AC CHARACTERISTICS |  |  | Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} \text { Param } \\ \text { No. } \end{array}$ | Symbol | Characteristic | Min. | Typ | Max. | Units | Conditions |
| Device Supply |  |  |  |  |  |  |  |
| AD01 | AVDD | Module VdD Supply | $\begin{gathered} \text { Greater of: } \\ \text { VDD }-0.3 \\ \text { or } 2.2 \end{gathered}$ | - | Lesser of: $\text { VDD }+0.3$ $\text { or } 3.6$ | V |  |
| AD02 | AVss | Module Vss Supply | Vss-0.3 | - | $\mathrm{Vss}+0.3$ | V |  |
| Reference Inputs |  |  |  |  |  |  |  |
| AD05 | VREFH | Reference Voltage High | AVss + 1.7 | - | AVDD | V |  |
| AD06 | VREFL | Reference Voltage Low | AVss | - | AVDD - 1.7 | V |  |
| AD07 | VREF | Absolute Reference Voltage | AVss -0.3 | - | AVDD + 0.3 | V |  |
| Analog Inputs |  |  |  |  |  |  |  |
| AD10 | VINH-VINL | Full-Scale Input Span | Vrefl | - | Vreft | V | (Note 2) |
| AD11 | VIN | Absolute Input Voltage | AVss-0.3 | - | AVDD +0.3 | V |  |
| AD12 | VINL | Absolute VINL Input Voltage | AVss - 0.3 | - | AVDD/3 | V |  |
| AD13 |  | Leakage Current | - | $\pm 1.0$ | $\pm 610$ | nA | $\begin{aligned} & \text { VINL }=\text { AVSS }=\text { VREFL }=0 \mathrm{~V}, \\ & \text { AVDD }=\mathrm{VREFH}=3 \mathrm{~V}, \\ & \text { Source Impedance }=2.5 \mathrm{k} \Omega \end{aligned}$ |
| AD17 | RIN | Recommended Impedance of Analog Voltage Source | - | - | 2.5 K | $\Omega$ | 10-bit |
| A/D Accuracy |  |  |  |  |  |  |  |
| AD20B | Nr | Resolution | - | 12 | - | bits |  |
| AD21B | INL | Integral Nonlinearity | - | $\pm 1$ | $< \pm 2$ | LSb | $\begin{aligned} & \text { VINL }=\mathrm{AVSS}=\mathrm{VREFL}=0 \mathrm{~V}, \\ & \mathrm{AVDD}=\mathrm{VREFH}=3 \mathrm{~V} \end{aligned}$ |
| AD22B | DNL | Differential Nonlinearity | - | - | < $\pm 1$ | LSb | $\begin{aligned} & \text { VINL }=A V S S=\text { VREFL }=0 V, \\ & A V D D=V R E F H=3 V \end{aligned}$ |
| AD23B | GERR | Gain Error | - | $\pm 1$ | $\pm 3$ | LSb | $\begin{aligned} & \text { VINL }=\mathrm{AVSS}=\mathrm{VREFL}=0 \mathrm{~V}, \\ & \mathrm{AVDD}=\mathrm{VREFH}=3 \mathrm{~V} \end{aligned}$ |
| AD24B | Eoff | Offset Error | - | $\pm 1$ | $\pm 2$ | LSb | $\begin{aligned} & \text { VINL }=\mathrm{AVSS}=\mathrm{V} \text { REFL }=0 \mathrm{~V}, \\ & \mathrm{AVDD}=\mathrm{VREFH}=3 \mathrm{~V} \end{aligned}$ |
| AD25B |  | Monotonicity ${ }^{(1)}$ | - | - | - | - | Guaranteed |

Note 1: The $\mathrm{A} / \mathrm{D}$ conversion result never decreases with an increase in the input voltage and has no missing codes.
2: Measurements are taken with the external VREF+ and VREF- used as the A/D voltage reference.

## PIC24FJ128GA204 FAMILY

TABLE 32-40: A/D CONVERSION TIMING REQUIREMENTS ${ }^{(1)}$

| AC CH | ARACTER | RISTICS | Standard Operating Conditions: 2.0V to 3.6 V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ for Extended |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|c\|} \hline \text { Param } \\ \text { No. } \end{array}$ | Symbol | Characteristic | Min. | Typ | Max. | Units | Conditions |
| Clock Parameters |  |  |  |  |  |  |  |
| AD50 | TAD | A/D Clock Period | 75 | - | - | ns | Tcy = 75 ns , AD1CON3 in default state |
| AD51 | tRC | A/D Internal RC Oscillator Period | - | 250 | - | ns |  |
| Conversion Rate |  |  |  |  |  |  |  |
| AD55 | tconv | Conversion Time | - | 14 | - | TAD |  |
| AD56 | FCNV | Throughput Rate | - | - | 200 | ksps | AVDD > 2.7V |
| AD57 | tSAMP | Sample Time | - | 1 | - | TAD |  |
| Clock Parameters |  |  |  |  |  |  |  |
| AD61 | tPSS | Sample Start Delay from Setting Sample bit (SAMP) | 2 | - | 3 | TAD |  |

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

### 33.0 PACKAGING INFORMATION

### 33.1 Package Marking Information

## 28-Lead QFN-S



28-Lead SOIC (.300")


28-Lead SSOP


Example

## Example

Example


Example


Legend: XX...X Customer-specific information
$Y \quad$ Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

44-Lead QFN


44-Lead TQFP


Example


Example


### 33.2 Package Details

The following sections give the technical details of the packages.

## 28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


Microchip Technology Drawing C04-124C Sheet 1 of 2

## 28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


## Notes:

| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 28 |  |  |
| Pitch | e | 0.65 BSC |  |  |
| Overall Height | A | 0.80 | 0.90 | 1.00 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Terminal Thickness | A3 | 0.20 REF |  |  |
| Overall Width | E | 6.00 BSC |  |  |
| Exposed Pad Width | E2 | 3.65 | 3.70 | 4.70 |
| Overall Length | D | 6.00 BSC |  |  |
| Exposed Pad Length | D2 | 3.65 | 3.70 | 4.70 |
| Terminal Width | b | 0.23 | 0.30 | 0.35 |
| Terminal Length | L | 0.30 | 0.40 | 0.50 |
| Terminal-to-Exposed Pad | K | 0.20 | - | - |

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated
3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes onlv.

## 28-Lead Plastic Quad Flat, No Lead Package (MM) - $6 \times 6 \times 0.9 \mathrm{~mm}$ Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Contact Pitch | E | 0.65 BSC |  |  |
| Optional Center Pad Width | W2 |  |  | 4.70 |
| Optional Center Pad Length | T2 |  |  | 4.70 |
| Contact Pad Spacing | C1 |  | 6.00 |  |
| Contact Pad Spacing | C2 |  | 6.00 |  |
| Contact Pad Width (X28) | X1 |  |  | 0.40 |
| Contact Pad Length (X28) | Y1 |  |  | 0.85 |
| Distance Between Pads | G | 0.25 |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2124A

## 28-Lead Plastic Small Outline (SO) - Wide, $\mathbf{7 . 5 0 ~ m m ~ B o d y ~ [ S O I C ] ~}$

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


VIEW A-A

## 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 28 |  |  |
| Pitch | e | 1.27 BSC |  |  |
| Overall Height | A | - | - | 2.65 |
| Molded Package Thickness | A2 | 2.05 | - | - |
| Standoff § | A1 | 0.10 | - | 0.30 |
| Overall Width | E | 10.30 BSC |  |  |
| Molded Package Width | E1 | 7.50 BSC |  |  |
| Overall Length | D | 17.90 BSC |  |  |
| Chamfer (Optional) | h | 0.25 | - | 0.75 |
| Foot Length | L | 0.40 | - | 1.27 |
| Footprint | L1 | 1.40 REF |  |  |
| Lead Angle | $\bigcirc$ | $0^{\circ}$ | - | - |
| Foot Angle | $\varphi$ | $0^{\circ}$ | - | $8^{\circ}$ |
| Lead Thickness | c | 0.18 | - | 0.33 |
| Lead Width | b | 0.31 | - | 0.51 |
| Mold Draft Angle Top | $\alpha$ | $5^{\circ}$ | - | $15^{\circ}$ |
| Mold Draft Angle Bottom | $\beta$ | $5^{\circ}$ | - | $15^{\circ}$ |

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area
2. § Significant Characteristic
3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
5. Datums $A \& B$ to be determined at Datum $H$.

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


## RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Contact Pitch | E | 1.27 BSC |  |  |
| Contact Pad Spacing | C |  | 9.40 |  |
| Contact Pad Width (X28) | X |  |  | 0.60 |
| Contact Pad Length (X28) | Y |  |  | 2.00 |
| Distance Between Pads | Gx | 0.67 |  |  |
| Distance Between Pads | G | 7.40 |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2052A

## 28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 28 |  |  |
| Pitch | e | 0.65 BSC |  |  |
| Overall Height | A | - | - | 2.00 |
| Molded Package Thickness | A 2 | 1.65 | 1.75 | 1.85 |
| Standoff | A 1 | 0.05 | - | - |
| Overall Width | E | 7.40 | 7.80 | 8.20 |
| Molded Package Width | E 1 | 5.00 | 5.30 | 5.60 |
| Overall Length | D | 9.90 | 10.20 | 10.50 |
| Foot Length | L | 0.55 | 0.75 | 0.95 |
| Footprint | L 1 |  | 1.25 REF |  |
| Lead Thickness | c | 0.09 | - | 0.25 |
| Foot Angle | $\phi$ | $0^{\circ}$ | $4^{\circ}$ | $8^{\circ}$ |
| Lead Width | b | 0.22 | - | 0.38 |

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions $D$ and $E 1$ do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

## 28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  |  | MIN | NOM |
|  | E | 0.65 BSC |  |  |
| Contact Pitch | C |  | 7.20 |  |
| Contact Pad Spacing | X1 |  |  | 0.45 |
| Contact Pad Width (X28) | Y1 |  |  | 1.75 |
| Contact Pad Length (X28) | G | 0.20 |  |  |
| Distance Between Pads |  |  |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2073A

## 28-Lead Skinny Plastic Dual In-Line (SP) - $\mathbf{3 0 0}$ mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


| Units |  | INCHES |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Dimension Limits | MIN | NOM | MAX |
| Number of Pins | N | 28 |  |  |
| Pitch | e | .100 BSC |  |  |
| Top to Seating Plane | A | - | - | .200 |
| Molded Package Thickness | A 2 | .120 | .135 | .150 |
| Base to Seating Plane | A 1 | .015 | - | - |
| Shoulder to Shoulder Width | E | .290 | .310 | .335 |
| Molded Package Width | E 1 | .240 | .285 | .295 |
| Overall Length | D | 1.345 | 1.365 | 1.400 |
| Tip to Seating Plane | L | .110 | .130 | .150 |
| Lead Thickness | c | .008 | .010 | .015 |
| Upper Lead Width | b 1 | .040 | .050 | .070 |
| Lower Lead Width | b | .014 | .018 | .022 |
| Overall Row Spacing § | eB | - | - | .430 |

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


Microchip Technology Drawing C04-103C Sheet 1 of 2

## 44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 44 |  |  |
| Pitch | e | 0.65 BSC |  |  |
| Overall Height | A | 0.80 | 0.90 | 1.00 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Terminal Thickness | A3 | 0.20 REF |  |  |
| Overall Width | E | 8.00 BSC |  |  |
| Exposed Pad Width | E2 | 6.25 | 6.45 | 6.60 |
| Overall Length | D | 8.00 BSC |  |  |
| Exposed Pad Length | D2 | 6.25 | 6.45 | 6.60 |
| Terminal Width | b | 0.20 | 0.30 | 0.35 |
| Terminal Length | L | 0.30 | 0.40 | 0.50 |
| Terminal-to-Exposed-Pad | K | 0.20 | - | - |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated
3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension. usuallv without tolerance. for information purboses onlv.

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN |  | NOM |
|  | E | 0.65 BSC |  |  |
| Contact Pitch | W2 |  |  | 6.60 |
| Optional Center Pad Width | T 2 |  |  | 6.60 |
| Optional Center Pad Length | C 1 |  | 8.00 |  |
| Contact Pad Spacing | C 2 |  | 8.00 |  |
| Contact Pad Spacing | X 1 |  |  | 0.35 |
| Contact Pad Width (X44) | Y 1 |  |  | 0.85 |
| Contact Pad Length (X44) | G | 0.25 |  |  |
| Distance Between Pads |  |  |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2103B

## 44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1.0 mm Body [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


BOTTOM VIEW
Microchip Technology Drawing C04-076C Sheet 1 of 2

## 44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1.0 mm Body [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


SECTION A-A

|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Leads | N | 44 |  |  |
| Lead Pitch | e | 0.80 BSC |  |  |
| Overall Height | A | - | - | 1.20 |
| Standoff | A 1 | 0.05 | - | 0.15 |
| Molded Package Thickness | A 2 | 0.95 | 1.00 | 1.05 |
| Overall Width | E | 12.00 BSC |  |  |
| Molded Package Width | E 1 | 10.00 BSC |  |  |
| Overall Length | D | 12.00 BSC |  |  |
| Molded Package Length | D 1 | 0 |  |  |
| Lead Width | b | 0.30 | 0.37 | 0.45 |
| Lead Thickness | C | 0.09 | - | 0.20 |
| Lead Length | L | 0.45 | 0.60 | 0.75 |
| Footprint | L 1 | 1.00 REF |  |  |
| Foot Angle | $\theta$ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Exact shape of each corner is optional.
3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

## 44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


## RECOMMENDED LAND PATTERN

|  | Units |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MINLIMETERS |  |  |  |  |  |
|  |  |  |  |  |  | NOM | MAX |
| Contact Pitch | E | 0.80 BSC |  |  |  |  |  |
| Contact Pad Spacing | C 1 |  | 11.40 |  |  |  |  |
| Contact Pad Spacing | C 2 |  | 11.40 |  |  |  |  |
| Contact Pad Width (X44) | X1 |  |  | 0.55 |  |  |  |
| Contact Pad Length (X44) | Y1 |  |  | 1.50 |  |  |  |
| Distance Between Pads | G | 0.25 |  |  |  |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y 14.5 M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2076B

NOTES:

## APPENDIX A: REVISION HISTORY

## Revision A (July 2013)

Original data sheet for the PIC24FJ128GA204 family of devices.

## Revision B (May 2014)

This revision incorporates the following updates:

- Sections:
- Added Section 16.5 "Audio Mode" and Section 16.6 "Registers" Section 16.1 "Standard Master Mode", Section 16.2 "Standard Slave Mode", Section 16.3 "Enhanced Master Mode" and Section 16.4 "Enhanced Slave Mode"
- Added Section 18.9 "Registers"
- Updated Section 17.3 "Slave Address Masking",
- Updated Section 29.3.1 "Windowed Operation"
- Registers:
- Updated Register 8-45, Register 11-2, Register 11-29, Register 16-6, Register 16-7, Register 17-1, Register 17-2, Register 18-2, Register 18-4, Register 18-6, Register 22-5
- Updated note in Section 18.0 "Universal Asynchronous Receiver Transmitter (UART)"
- Updated Sections: Section 18.5 "Receiving in 8-Bit or 9-Bit Data Mode"
- Tables:
- Included Table 32-22, Table 32-23, Table 32-24 and Table 32-25
- Updated Tables:Table 4-4, Table 4-6, Table 4-9, Table 4-10, Table 4-11, Table 4-12, Table 4-13, Table 4-28, Table 32-3, Table 32-4, Table 32-5, Table 32-6, Table 32-7, Table 32-8, Table 32-10, Table 32-12, Table 32-13, Table 32-14, Table 32-15, Table 32-16 and Table 32-20
- Figures:
- Included Figure 32-5, Figure 32-6, Figure 32-7 and Figure 32-8
- Examples:
- Updated Example 21-1
- Packaging diagrams in Section 33.0 "Packaging Information" were updated
- Changes to text and formatting were incorporated throughout the document


## Revision C (March 2015)

This revision incorporates the following updates:

- Registers:
- Register 25-1
- Tables:
- Table 32-4, Table 32-5, Table 32-6 and Table 32-21
- Package Marking examples in Section 33.0 "Packaging Information" were updated

NOTES:

## INDEX

## A

A/D
Control Registers
314

Extended DMA Operations ...................................... 313
Operation ................................................................ 311
Transfer Functions
10-Bit ..... 330
12-Bit ..... 329
AC Characteristics
A/D Conversion Timing ..... 406
A/D Module Specifications ..... 405
and Timing Parameters. ..... 387
Capacitive Loading on Output Pins. ..... 387
CLKO and I/O Timing Requirements ..... 394
External Clock Timing Requirements. ..... 388
${ }^{2} \mathrm{C}$ Bus Data (Master Mode) ..... 390, 391
${ }^{1}{ }^{2} \mathrm{C}$ Bus Data (Slave Mode). ..... 393
$I^{2} \mathrm{C}$ Bus Start/Stop Bit (Slave Mode). ..... 392
Input Capture x Timing Requirements ..... 398
Internal RC Accuracy ..... 389
Load Conditions and Requirements for Specifications ..... 387
Output Compare $\times$ Requirements ..... 398
PLL Clock Timing Specifications. ..... 389
RC Oscillator Start-up Time ..... 394
Reset and Brown-out Reset Requirements ..... 395
Simple OCx/PWM Mode Requirements ..... 399
SPIx Master Mode (CKE = 0) Requirements ..... 400
SPIx Master Mode (CKE = 1) Requirements ..... 401
SPIx Slave Mode (CKE = 0) Requirements ..... 402
SPIx Slave Mode (CKE = 1) Requirements ..... 404
Timer1 External Clock Requirements ..... 396
Timer2 and Timer4 External Clock Requirements ..... 397
Timer3 and Timer5 External Clock Requirements ..... 397
Alternate Interrupt Vector Table (AIVT) ..... 87
Assembler
MPASM Assembler ..... 364
B
Block Diagrams
10-Bit A/D Converter Analog Input Model ..... 328
12-Bit A/D Converter ..... 312
16-Bit Asynchronous Timer3/5 ..... 201
16-Bit Synchronous Timer2/4 ..... 201
16-Bit Timer1 Module. ..... 195
Accessing Program Space Using
Table Instructions ..... 64
Addressing for Table Registers. ..... 75
Buffer Address Generation in PIA Mode. ..... 315
CALL Stack Frame ..... 61
Comparator Voltage Reference Module ..... 337
CPU Programmer's Model ..... 29
CRC Module ..... 305
CRC Shift Engine Detail. ..... 305
Cryptographic Engine ..... 289
CTMU Connections and Internal Configurationfor Capacitance Measurement.340
CTMU Typical Connections and Internal Configuration for Pulse Delay Generation. ..... 341
CTMU Typical Connections and Internal Configuration for Time Measurement ..... 341
Data Access from Program Space Address Generation. ..... 63
Data Signal Modulator ..... 257
Direct Memory Access (DMA) ..... 67
EDS Address Generation for Read ..... 59
EDS Address Generation for Write ..... 60
Extended Data Space (EDS). ..... 58
High/Low-Voltage Detect (HLVD). ..... 347
I2Cx Module ..... 238
Individual Comparator Configurations, CREF $=0$ ..... 332
Individual Comparator Configurations, CREF $=1$, CVREFP $=0$ ..... 333
Individual Comparator Configurations,
CREF $=1$, CVREFP $=1$ ..... 333
Input Capture x Module ..... 205
$\overline{M C L R}$ Pin Connections ..... 22
On-Chip Regulator Connections. ..... 359
Output Compare x (16-Bit Mode) ..... 212
Output Compare x (Double-Buffered, 16-Bit PWM Mode) ..... 214
PIC24F CPU Core ..... 28
PIC24FJ128GA204 Family (General) ..... 13
PSV Operation Access (Lower Word) ..... 66
PSV Operation Access (Upper Word) ..... 66
Recommended Minimum Connections ..... 21
Reset System ..... 81
RTCC Module ..... 275
Shared I/O Port Structure ..... 167
Smart Card Subsystem Connection ..... 249
SPIx Master, Frame Master Connection ..... 235
SPIx Master, Frame Slave Connection ..... 236
SPIx Master/Slave Connection (Enhanced Buffer Modes) ..... 235
SPIx Master/Slave Connection (Standard Mode) ..... 234
SPIx Module (Enhanced Mode). ..... 223
SPIx Module (Standard Mode) ..... 222
SPIx Slave, Frame Master Connection ..... 236
SPIx Slave, Frame Slave Connection ..... 236
System Clock ..... 141
Timer2/3 and Timer4/5 (32-Bit) ..... 200
Triple Comparator Module ..... 331
UARTx (Simplified) ..... 246
Watchdog Timer (WDT) ..... 360
C
C Compilers
MPLAB XC Compilers ..... 364
Charge Time Measurement Unit. See CTMU.
Code Examples
Basic Clock Switching Sequence ..... 148
Configuring UART1 Input/Output Functions ..... 176
EDS Read from Program Memory in Assembly ..... 65
EDS Read in Assembly ..... 59
EDS Write in Assembly ..... 60
Erasing a Program Memory Block (Assembly) ..... 78
Erasing a Program Memory Block (C Language) ..... 79
Initiating a Programming Sequence ..... 79
Loading the Write Buffers ..... 79
Port Read/Write in Assembly ..... 171
Port Read/Write in C ..... 171
PWRSAV Instruction Syntax ..... 156
Repeat Sequence ..... 158
Setting the RTCWREN Bit ..... 276
Single-Word Flash Programming ..... 80
Single-Word Flash Programming (C Language) ..... 80
Code Protection ..... 361
Code Segment Protection ..... 361
Configuration Options ..... 361
Configuration Register Protection ..... 362
General Segment Protection ..... 361
Comparator Voltage Reference ..... 337
Configuring ..... 337
Configuration Bits ..... 349
Core Features .....  9
CPU
Arithmetic Logic Unit (ALU) ..... 32
Control Registers ..... 30
Core Registers ..... 28
Programmer's Model ..... 27
CRC
Polynomials ..... 306
Setup Examples for 16 and 32-Bit Polynomials ..... 306
User Interface ..... 306
Cryptographic Engine. ..... 10, 289
Data Register Spaces ..... 290
Decrypting Data ..... 291
Enabling ..... 290
Encrypting Data ..... 291
Operation Modes ..... 290
Ide ..... 291
Sleep ..... 290
Programming
CFGPAGE Configuration Bits ..... 294
Keys ..... 294
Verifying Keys ..... 294
Pseudorandom Number Generation (PRN) ..... 293
Random Number Generation. ..... 293
Session Keys
Encrypting ..... 292
Receiving ..... 292
Testing Key Source Configuration ..... 293
CTMU
Measuring Capacitance ..... 339
Measuring Time ..... 341
Pulse Generation and Delay ..... 341
Customer Change Notification Service ..... 433
Customer Notification Service ..... 433
Customer Support ..... 433
Cyclic Redundancy Check. See CRC.

## D

Data Memory
Address Space ..... 35
Extended Data Space (EDS) ..... 58
Memory Map ..... 35
Near Data Space ..... 36
SFR Space ..... 36
Software Stack ..... 61
Space Organization, Alignment ..... 36
Data Signal Modulator (DSM) ..... 257
Data Signal Modulator. See DSM.
DC Characteristics
Comparator Specifications ..... 385
Comparator Voltage Reference Specifications ..... 385
CTMU Current Source Specifications ..... 386
$\Delta$ Current (BOR, WDT, DSBOR, DSWDT) ..... 381
High/Low-Voltage Detect ..... 384
I/O Pin Input Specifications ..... 382
I/O Pin Output Specifications ..... 383
Idle Current (IIDLE) ..... 379
Internal Voltage Regulator Specifications. ..... 384
Operating Current (IDD) ..... 378
Power-Down Current (IPD) ..... 380
Program Memory ..... 383
Temperature and Voltage Specifications ..... 377
Thermal Operating Conditions ..... 376
Thermal Packaging ..... 376
Vbat Operating Voltage Specifications ..... 386
Demo/Development Boards, Evaluation and Starter Kits ..... 366
Development Support ..... 363
Third-Party Tools ..... 366
Device Features
28-Pin Devices ..... 12
44-Pin Devices. ..... 11
Direct Memory Access Controller. See DMA. DMA ..... 67
Channel Trigger Sources. ..... 74
Control Registers ..... 70
Peripheral Module Disable (PMD) ..... 70
Summary of Operations ..... 68
Types of Data Transfers ..... 69
Typical Setup ..... 70
DMA Controller ..... 10
DSM
E
Electrical Characteristics
Absolute Maximum Ratings ..... 375
V/F Graph (Industrial) ..... 376
Enhanced Parallel Master Port (EPMP) ..... 263
Enhanced Parallel Master Port. See EPMP.EPMP
Key Features ..... 263
Memory Addressable in Different Modes. ..... 263
Pin Descriptions ..... 265
Equations
16-Bit, 32-Bit CRC Polynomials ..... 306
A/D Conversion Clock Period ..... 328
Baud Rate Reload Calculation ..... 239
Calculating the PWM Period ..... 214
Calculation for Maximum PWM Resolution ..... 215
Fractional Divisor for ROTRIMx Bits ..... 149
Relationship Between Device and SPlx Clock Speed ..... 236
UARTx Baud Rate with BRGH = 0 ..... 247
UARTx Baud Rate with BRGH = 1 ..... 247
Errata ..... 7
Extended Data Space (EDS) ..... 263
F
Flash Configuration Word Locations ..... 349
Flash Configuration Words ..... 34
Flash Program Memory ..... 75
and Table Instructions. ..... 75
Control Registers ..... 76
Enhanced ICSP Operation ..... 76
JTAG Operation ..... 76
Programming Algorithm ..... 78
Programming Operations ..... 76
RTSP Operation ..... 76
Single-Word Programming. ..... 80
G
Getting Started with 16-Bit MCUs ..... 21
Basic Connection Requirements ..... 21
Configuration of Analog/Digital Pins During ICSP ..... 26
External Oscillator Pins ..... 25
ICSP Pins ..... 24
Master Clear ( $\overline{\text { MCLR }}$ ) Pin ..... 22
Power Supply Pins ..... 22
Unused I/Os ..... 26
Voltage Regulator Pins ..... 23
H
High/Low-Voltage Detect (HLVD) ..... 347
High/Low-Voltage Detect. See HLVDII/O Ports
Analog Port Pins Configuration (ANSx) ..... 168
Configuring Analog/Digital Function of I/O Pin ..... 168
Input Change Notification (ICN) ..... 171
Input Voltage Levels for Port/Pin Tolerated Description Input ..... 168
Open-Drain Configuration ..... 168
Parallel (PIO) ..... 167
Peripheral Pin Select ..... 172
Pull-ups and Pull-Downs ..... 171
Selectable Input Sources ..... 173
Selectable Output Sources ..... 174
Write/Read Timing ..... 168
$1^{2} \mathrm{C}$
Communicating as Master inSingle Master Environment237
Reserved Addresses ..... 239
Setting Baud Rate as Bus Master ..... 239
Slave Address Masking ..... 239
Input Capture
32-Bit Cascaded Mode ..... 206
Operations ..... 206
Synchronous and Trigger Modes ..... 205
Input Capture with Dedicated Timers ..... 205
Instruction Set
Overview. ..... 369
Summary ..... 367
Symbols Used in Opcode Descriptions ..... 368
Interfacing Program and Data Spaces ..... 62
Inter-Integrated Circuit. See $I^{2} \mathrm{C}$.
Internet Address ..... 433
Interrupt Vector Table (IVT) ..... 87
Interrupts
Control and Status Registers. ..... 91
Implemented Vectors ..... 89
Reset Sequence ..... 87
Setup and Service Procedures ..... 140
Trap Vectors ..... 88
Vector Table ..... 88
J
JTAG Interface ..... 362
K
Key Features ..... 349
L
Low-Voltage/Retention Regulator ..... 157
M
Memory Organization ..... 33
Microchip Internet Web Site ..... 433
MPLAB Assembler, Linker, Librarian ..... 364
MPLAB ICD 3 In-Circuit Debugger ..... 365
MPLAB PM3 Device Programmer. ..... 365
MPLAB REAL ICE In-Circuit Emulator System ..... 365
MPLAB X Integrated Development Environment Software ..... 363
MPLAB X SIM Software Simulator ..... 365
MPLIB Object Librarian. ..... 364
MPLINK Object Linker ..... 364
N
Near Data Space ..... 36
0
On-Chip Voltage Regulator ..... 359
POR. ..... 359
Standby Mode ..... 359
Oscillator
Clock Switching Operation ..... 147
Sequence ..... 147
Configuration Bit Values for Clock Selection ..... 142
Control Registers ..... 143
FRC Self-Tuning ..... 148
Initial Configuration on POR ..... 142
Initial CPU Clocking Scheme ..... 142
On-Chip PLL ..... 153
Reference Clock Output ..... 149
Output Compare ..... 211
Operations ..... 212
Synchronous and Trigger Modes ..... 211
Output Compare with Dedicated Timers ..... 211
P
Packaging ..... 407
Details ..... 409
Marking ..... 407
Peripheral Pin Select (PPS) ..... 172
Available Peripherals and Pins ..... 172
Configuration Control ..... 175
Considerations for Use ..... 176
Control Registers ..... 177
Input Mapping ..... 173
Mapping Exceptions ..... 175
Output Mapping ..... 174
Peripheral Priority ..... 172
PICkit 3 In-Circuit Debugger/Programmer ..... 365
Pinout Descriptions ..... 14
Power-Saving Features ..... 155
Clock Frequency, Clock Switching ..... 165
Doze Mode ..... 165
Instruction-Based Modes ..... 156
Deep Sleep ..... 158
Idle ..... 157
Sleep. ..... 157
Overview of Modes ..... 155
Vbat Mode ..... 160
Product Identification System ..... 435
Program Memory
Access Using Table Instructions ..... 64
Address Construction ..... 62
Address Space ..... 33
Flash Configuration Words ..... 34
Hard Memory Vectors ..... 34
Memory Maps ..... 33
Organization ..... 34
Reading from Program Memory Using EDS ..... 65
Program Verification. ..... 361
Programmable Cyclic Redundancy Check (CRC) Generator ..... 305
Pulse-Width Modulation (PWM) Mode ..... 213
Pulse-Width Modulation. See PWM.PWM
Duty Cycle and Period ..... 214
R
Real-Time Clock and Calendar (RTCC). ..... 275
Real-Time Clock and Calendar. See RTCC.
Register Maps
A/D Converter ..... 49
Analog Configuration ..... 50
Comparator ..... 53
CPU Core ..... 37
CRC ..... 54
Cryptographic Engine ..... 56
CTMU ..... 50
Data Signal Modulator (DSM) ..... 53
Deep Sleep ..... 56
DMA ..... 51
Enhanced Parallel Master/Slave Port ..... 52
${ }^{2} \mathrm{C}$ ..... 44
ICN. ..... 38
Input Capture ..... 42
Interrupt Controller ..... 39
NVM ..... 56
Output Compare ..... 43
Pad Configuration (PADCFG1) ..... 48
Peripheral Module Disable (PMD) ..... 57
Peripheral Pin Select ..... 54
PORTA ..... 48
PORTB ..... 48
PORTC ..... 48
Real-Time Clock and Calendar (RTCC) ..... 53
SPI1 ..... 46
SPI2 ..... 46
SPI3 ..... 47
System Control (Clock and Reset) ..... 55
Timers ..... 41
UART ..... 45
Registers
AD1CHITL (A/D Scan Compare Hit, Low Word) ..... 325
AD1CHS (A/D Sample Select). ..... 323
AD1CON1 (A/D Control 1) ..... 316
AD1CON2 (A/D Control 2) ..... 318
AD1CON3 (A/D Control 3) ..... 320
AD1CON4 (A/D Control 4) ..... 321
AD1CON5 (A/D Control 5) ..... 322
AD1CSSH (A/D Input Scan Select, High Word) ..... 326
AD1CSSL (A/D Input Scan Select, Low Word) ..... 326
AD1CTMENL (CTMU Enable, Low Word) ..... 327
ALCFGRPT (Alarm Configuration) ..... 280
ALMINSEC (Alarm Minutes and Seconds Value) ..... 284
ALMTHDY (Alarm Month and Day Value) ..... 283
ALWDHR (Alarm Weekday and Hours Value) ..... 283
ANCFG (A/D Band Gap
Reference Configuration) ..... 324
ANSA (PORTA Analog Function Selection) ..... 169
ANSB (PORTB Analog Function Selection) ..... 169
ANSC (PORTC Analog Function Selection) ..... 170
CFGPAGE (Secure Array Configuration Bits) ..... 300
CLKDIV (Clock Divider) ..... 145
CMSTAT (Comparator Status) ..... 335
CMxCON (Comparator x Control, Comparators 1-3) ..... 334
CORCON (CPU Core Control) ..... 31, 93
CRCCON1 (CRC Control 1). ..... 308
CRCCON2 (CRC Control 2) ..... 309
CRCXORH (CRC XOR Polynomial, High Byte) ..... 310
CRCXORL (CRC XOR Polynomial, Low Byte) ..... 310
CRYCONH (Cryptographic Control High) ..... 297
CRYCONL (Cryptographic Control Low) ..... 295
CRYOTP (Cryptographic OTP Page Program Control) ..... 299
CRYSTAT (Cryptographic Status) ..... 298
CTMUCON1 (CTMU Control 1) ..... 342
CTMUCON2 (CTMU Control 2). ..... 343
CTMUICON (CTMU Current Control) ..... 345
CVRCON (Comparator Voltage Reference Control) ..... 338
CW1 (Flash Configuration Word 1). ..... 350
CW2 (Flash Configuration Word 2) ..... 352
CW3 (Flash Configuration Word 3) ..... 354
CW4 (Flash Configuration Word 4) ..... 356
DEVID (Device ID) ..... 358
DEVREV (Device Revision). ..... 358
DMACHn (DMA Channel n Control) ..... 72
DMACON (DMA Engine Control) ..... 71
DMAINTn (DMA Channel n Interrupt) ..... 73
DSCON (Deep Sleep Control) ..... 162
DSWAKE (Deep Sleep Wake-up Source) ..... 163
HLVDCON (High/Low-Voltage Detect Control) ..... 348
I2CxCONH (I2Cx Control High). ..... 242
2CxCONL (I2Cx Control Low) ..... 240
I2CxMSK (I2Cx Slave Mode Address Mask) ..... 244
12CxSTAT (I2Cx Status) ..... 243
ICxCON1 (Input Capture x Control 1) ..... 207
ICxCON2 (Input Capture x Control 2) ..... 208
IECO (Interrupt Enable Control 0) ..... 106
IEC1 (Interrupt Enable Control 1) ..... 108
IEC2 (Interrupt Enable Control 2) ..... 110
IEC3 (Interrupt Enable Control 3) ..... 112
IEC4 (Interrupt Enable Control 4) ..... 114
IEC5 (Interrupt Enable Control 5) ..... 115
IEC6 (Interrupt Enable Control 6) ..... 116
IEC7 (Interrupt Enable Control 7) ..... 116
IFSO (Interrupt Flag Status 0) ..... 96
IFS1 (Interrupt Flag Status 1) ..... 98
IFS2 (Interrupt Flag Status 2) ..... 100
FS3 (Interrupt Flag Status 3) ..... 102
IFS4 (Interrupt Flag Status 4) ..... 103
IFS5 (Interrupt Flag Status 5) ..... 104
IFS6 (Interrupt Flag Status 6) ..... 105
IFS7 (Interrupt Flag Status 7) ..... 105
INTCON1 (Interrupt Control 1) ..... 94
INTCON2 (Interrupt Control 2) ..... 95
INTTREG (Interrupt Controller Test) ..... 139
IPCO (Interrupt Priority Control 0) ..... 117
IPC1 (Interrupt Priority Control 1) ..... 118
IPC10 (Interrupt Priority Control 10) ..... 127
IPC11 (Interrupt Priority Control 11) ..... 128
IPC12 (Interrupt Priority Control 12) ..... 129
IPC13 (Interrupt Priority Control 13 ..... 130
IPC14 (Interrupt Priority Control 14 ..... 131
IPC15 (Interrupt Priority Control 15) ..... 132
IPC16 (Interrupt Priority Control 16) ..... 133
IPC18 (Interrupt Priority Control 18) ..... 134
IPC19 (Interrupt Priority Control 19) ..... 134
IPC2 (Interrupt Priority Control 2) ..... 119
IPC20 (Interrupt Priority Control 20) ..... 135
IPC21 (Interrupt Priority Control 21) ..... 136
IPC22 (Interrupt Priority Control 22) ..... 137
IPC26 (Interrupt Priority Control 26) ..... 138
IPC29 (Interrupt Priority Control 29) ..... 138
IPC3 (Interrupt Priority Control 3) ..... 120
IPC4 (Interrupt Priority Control 4) ..... 121
IPC5 (Interrupt Priority Control 5) ..... 122
IPC6 (Interrupt Priority Control 6) ..... 123
IPC7 (Interrupt Priority Control 7) ..... 124
IPC8 (Interrupt Priority Control 8) ..... 125
IPC9 (Interrupt Priority Control 9) ..... 126
MDCAR (DSM Carrier Control) ..... 260
MDCON (DSM Control) ..... 258
MDSRC (DSM Source Control) ..... 259
MINSEC (RTCC Minutes and Seconds Value) ..... 282
MTHDY (RTCC Month and Day Value) ..... 281
NVMCON (Flash Memory Control) ..... 77
OCxCON1 (Output Compare x Control 1) ..... 216
OCxCON2 (Output Compare x Control 2) ..... 218
OSCCON (Oscillator Control) ..... 143
OSCTUN (FRC Oscillator Tune) ..... 146
PADCFG1 (Pad Configuration Control) ..... 274
PMCON1 (EPMP Control 1) ..... 266
PMCON2 (EPMP Control 2) ..... 267
PMCON3 (EPMP Control 3) ..... 268
PMCON4 (EPMP Control 4) ..... 269
PMCSxBS (EPMP Chip Select x Base Address).... ..... 271
PMCSxCF (EPMP Chip Select x Configuration) ..... 270
PMCSxMD (EPMP Chip Select x Mode) ..... 272
PMSTAT (EPMP Status, Slave Mode) ..... 273
RCFGCAL (RTCC Calibration and Configuration) ..... 277
RCON (Reset Control). ..... 82
RCON2 (Reset and System Control 2) ..... 84, 164
REFOCONH (Reference Oscillator
Control High) ..... 151
REFOCONL (Reference Oscillator Control Low) ..... 150
REFOTRIML (Reference Oscillator Trim) ..... 152
RPINRO (PPS Input 0) ..... 177
RPINR1 (PPS Input 1) ..... 177
RPINR11 (PPS Input 11). ..... 180
RPINR17 (PPS Input 17) ..... 180
RPINR18 (PPS Input 18). ..... 181
RPINR19 (PPS Input 19) ..... 181
RPINR2 (PPS Input 2). ..... 178
RPINR20 (PPS Input 20). ..... 182
RPINR21 (PPS Input 21) ..... 182
RPINR22 (PPS Input 22) ..... 183
RPINR23 (PPS Input 23) ..... 183
RPINR27 (PPS Input 27) ..... 184
RPINR28 (PPS Input 28) ..... 184
RPINR29 (PPS Input 29) ..... 185
RPINR30 (PPS Input 30) ..... 185
RPINR31 (PPS Input 31) ..... 186
RPINR7 (PPS Input 7) ..... 178
RPINR8 (PPS Input 8) ..... 179
RPINR9 (PPS Input 9). ..... 179
RPOR0 (PPS Output 0) ..... 187
RPOR1 (PPS Output 1) ..... 187
RPOR10 (PPS Output 10) ..... 192
RPOR11 (PPS Output 11). ..... 192
RPOR12 (PPS Output 12) ..... 193
RPOR2 (PPS Output 2) ..... 188
RPOR3 (PPS Output 3) ..... 188
RPOR4 (PPS Output 4) ..... 189
RPOR5 (PPS Output 5) ..... 189
RPOR6 (PPS Output 6) ..... 190
RPOR7 (PPS Output 7) ..... 190
RPOR8 (PPS Output 8) ..... 191
RPOR9 (PPS Output 9) ..... 191
RTCCSWT (RTCC Power Control and Sample Window Timer) ..... 285
RTCPWC (RTCC Power Control). ..... 279
SPIxCON1H (SPlx Control 1 High) ..... 226
SPIxCON1L (SPIx Control 1 Low) ..... 224
SPIxCON2L (SPIx Control 2 Low) ..... 228
SPIxIMSKH (SPIx Interrupt Mask High) ..... 233
SPIxIMSKL (SPIx Interrupt Mask Low). ..... 232
SPIxSTATH (SPIx Status High) ..... 231
SPIxSTATL (SPIx Status Low) ..... 229
SR (ALU STATUS) ..... 30, 92
T1CON (Timer1 Control) ..... 196
TxCON (Timer2/4 Control) ..... 202
TyCON (Timer3/5 Control) ..... 204
UxADMD (UARTx Address Match Detect) ..... 254
UxMODE (UARTx Mode) ..... 250
UxSCCON (UARTx Smart Card Control) ..... 255
UxSCINT (UARTx Smart Card Interrupt) ..... 256
UxSTA (UARTx Status and Control) ..... 252
UxTXREG (UARTx Transmit) ..... 254
WKDYHR (RTCC Weekday and Hours Value) ..... 282
YEAR (RTCC Year Value). ..... 281

## PIC24FJ128GA204 FAMILY

Resets
BOR (Brown-out Reset) ..... 81
Brown-out Reset (BOR) ..... 85
Clock Source Selection ..... 85
CM (Configuration Mismatch Reset) ..... 81
Delay Times ..... 86
Device Times ..... 85
OPUWR (Illegal Opcode Reset) ..... 81
MCLR (Master Clear Pin Reset) ..... 81
POR (Power-on Reset) ..... 81
RCON Flags, Operation ..... 84
SFR States ..... 85
SWR (RESET Instruction) ..... 81
TRAPR (Trap Conflict Reset) ..... 81
UWR (Uninitialized W Register Reset) ..... 81
WDT (Watchdog Timer Reset) ..... 81
Revision History ..... 425
RTCC
Alarm Configuration ..... 286
Alarm Mask Settings (figure) ..... 287
Calibration ..... 286
Clock Source Selection ..... 276
Control Registers ..... 277
Module Registers ..... 276
Power Control ..... 287
Register Mapping ..... 276
Source Clock ..... 275
Vват Operation ..... 287
Write Lock ..... 276
S
Selective Peripheral Module Control ..... 165
Serial Peripheral Interface (SPI) ..... 221
Serial Peripheral Interface. See SPI.
SFR Space ..... 36
Software Stack ..... 61
Special Features ..... 10
SP
Audio Mode ..... 224
Control Registers ..... 224
Enhanced Master Mode ..... 223
Enhanced Slave Mode ..... 223
Standard Master Mode ..... 222
Standard Slave Mode ..... 222

## T

Timer1 ..... 195
Timer2/3 and Timer4/5 ..... 199
Timing Diagrams
CLKO and I/O Characteristics ..... 394
External Clock ..... 388
$1^{2} \mathrm{C}$ Bus Data (Master Mode) ..... 391
$I^{2} \mathrm{C}$ Bus Data (Slave Mode) ..... 393
$1^{2} \mathrm{C}$ Bus Start/Stop Bits (Master Mode) ..... 390
$I^{2} \mathrm{C}$ Bus Start/Stop Bits (Slave Mode) ..... 392
Input Capture x (ICx) ..... 398
OCx/PWM Characteristics ..... 399
Output Compare x (OCx) ..... 398
SPIx Master Mode (CKE = 0) ..... 400
SPIx Master Mode (CKE = 1) ..... 401
SPIx Slave Mode (CKE = 0) ..... 402
SPIx Slave Mode (CKE = 1) ..... 403
Timer1, 2, 3, 4, 5 External Clock ..... 396
Triple Comparator Module ..... 331
U
UART
Baud Rate Error Calculation ..... 247
Baud Rate Generator (BRG) ..... 247
Control Registers ..... 250
Infrared Support ..... 248
Operation of UxCTS and UxRTS Pins ..... 248
Receiving 8-Bit or 9-Bit Data Mode ..... 248
Smart Card ISO 7816 Support ..... 249
Transmitting
8-Bit Data Mode ..... 248
9-Bit Data Mode ..... 248
Break and Sync Sequence ..... 248
Universal Asynchronous Receiver Transmitter. See UART.
W
Watchdog Timer (WDT) ..... 360
Control Register ..... 360
Windowed Operation ..... 360
WWW Address ..... 433
WWW, On-Line Support .....  7

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support - Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support - Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip - Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives


## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.
To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.
Technical support is available through the web site at: http://microchip.com/support

## PIC24FJ FAMILY

NOTES:

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.


## Examples:

a) PIC24FJ128GA202-I/MM:

PIC24F device with 128-Kbyte program memory, 8-Kbyte data memory, 28-pin, Industrial temp., QFN-S package.
b) PIC24FJ128GA204-I/PT:

PIC24F device with 128-Kbyte program memory, 8-Kbyte data memory, 44-pin, Industrial temp., TQFP package.

## Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC ${ }^{32}$ logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.
Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH \& Co. KG, a subsidiary of Microchip Technology Inc., in other countries.
All other trademarks mentioned herein are property of their respective companies.
© 2013-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-205-3

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS $16949=$

[^3]Microchip

## Worldwide Sales and Service

| AMERICAS | ASIA/PACIFIC | ASIA/PACIFIC | EUROPE |
| :---: | :---: | :---: | :---: |
| Corporate Office | Asia Pacific Office | China - Xiamen | Austria - Wels |
| 2355 West Chandler Blvd. | Suites 3707-14, 37th Floor | Tel: 86-592-2388138 | Tel: 43-7242-2244-39 |
| Chandler, AZ 85224-6199 | Tower 6, The Gateway | Fax: 86-592-2388130 | Fax: 43-7242-2244-393 |
| Tel: 480-792-7200 | Harbour City, Kowloon | China-Zhuhai | Denmark - Copenhagen |
| Fax: 480-792-7277 | Hong Kong | Tel: 86-756-3210040 | Tel: 45-4450-2828 |
|  | Tel: 852-2943-5100 | Fax: 86-756-3210049 | Fax: 45-4485-2829 |
| http://www.microchip.com/ support | Fax: 852-2401-3431 | India - Bangalore | France - Paris |
| Web Address: www.microchip.com | Australia - Sydney <br> Tel: 61-2-9868-6733 | Tel: $91-80-3090-4444$ Fax: 91-80-3090-4123 | Tel: 33-1-69-53-63-20 <br> Fax: 33-1-69-30-90-79 |
| Atlanta <br> Duluth, GA | Fax: 61-2-9868-6755 China - Beijing | India - New Delhi <br> Tel: 91-11-4160-8631 | Germany - Dusseldorf <br> Tel: 49-2129-3766400 |
| Tel: 678-957-9614 | Tel: 86-10-8569-7000 Fax: $86-10-8528-2104$ | Fax: 91-11-4160-8632 |  |
| Fax: 678-957-1455 | Fax: 86-10-8528-2104 | India - Pune <br> Tel: 91-20-3019-1500 | $\begin{aligned} & \text { Tel: 49-89-627-144-0 } \\ & \text { Fax: 49-89-627-144-44 } \end{aligned}$ |
| Tel: 512-257-3370 <br> Boston | Tel: $86-28-8665-5511$ Fax: $86-28-8665-7889$ | Japan - Osaka | Germany - Pforzheim Tel: 49-7231-424750 |
| Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088 | China - Chongqing <br> Tel: 86-23-8980-9588 <br> Fax: 86-23-8980-9500 | Fax: 81-6-6152-9310 <br> Japan - Tokyo <br> Tel: 81-3-6880-3770 | Italy - Milan <br> Tel: 39-0331-742611 <br> Fax: 39-0331-466781 |
| Chicago Itasca, IL | China - Dongguan | Fax: 81-3-6880-3771 | Italy - Venice <br> Tel: 39-049-7625286 |
| Tel: 630-285-0071 Fax: 630-285-0075 | China - Hangzhou <br> Tel: 86-571-8792-8115 | Korea - Daegu <br> Tel: 82-53-744-4301 <br> Fax: 82-53-744-4302 | Netherlands - Drunen Tel: 31-416-690399 |
| Cleveland <br> Independence, OH <br> Tel: 216-447-0464 <br> Fax: 216-447-0643 | Fax: 86-571-8792-8116 <br> China - Hong Kong SAR <br> Tel: 852-2943-5100 <br> Fax: 852-2401-3431 | Korea - Seoul <br> Tel: 82-2-554-7200 <br> Fax: 82-2-558-5932 or <br> 82-2-558-5934 | Fax: 31-416-690340 <br> Poland - Warsaw <br> Tel: 48-22-3325737 <br> Spain - Madrid |
| Dallas <br> Addison, TX <br> Tel: 972-818-7423 <br> Fax: 972-818-2924 | China - Nanjing <br> Tel: 86-25-8473-2460 <br> Fax: 86-25-8473-2470 | Malaysia - Kuala Lumpur <br> Tel: 60-3-6201-9857 <br> Fax: 60-3-6201-9859 | Tel: 34-91-708-08-90 <br> Fax: 34-91-708-08-91 <br> Sweden - Stockholm |
| Detroit <br> Novi, MI <br> Tel: 248-848-4000 | China - Qingdao <br> Tel: 86-532-8502-7355 <br> Fax: 86-532-8502-7205 | Malaysia - Penang <br> Tel: 60-4-227-8870 <br> Fax: 60-4-227-4068 | Tel: 46-8-5090-4654 <br> UK - Wokingham <br> Tel: 44-118-921-5800 |
| Houston, TX Tel: 281-894-5983 | China - Shanghai <br> Tel: 86-21-5407-5533 <br> Fax: 86-21-5407-5066 | Philippines - Manila <br> Tel: 63-2-634-9065 <br> Fax: 63-2-634-9069 | Fax: 44-118-921-5820 |
| Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 | China - Shenyang <br> Tel: 86-24-2334-2829 <br> Fax: 86-24-2334-2393 | Singapore <br> Tel: 65-6334-8870 <br> Fax: 65-6334-8850 |  |
| Los Angeles Mission Viejo, CA Tel: 949-462-9523 | China - Shenzhen <br> Tel: 86-755-8864-2200 <br> Fax: 86-755-8203-1760 | Taiwan - Hsin Chu <br> Tel: 886-3-5778-366 <br> Fax: 886-3-5770-955 |  |
| Fax: 949-462-9608 | China - Wuhan | Taiwan - Kaohsiung |  |
| New York, NY <br> Tel: 631-435-6000 | Tel: 86-27-5980-5300 <br> Fax: 86-27-5980-5118 | Tel: 886-7-213-7828 <br> Taiwan - Taipei |  |
| San Jose, CA <br> Tel: 408-735-9110 | China - Xian <br> Tel: 86-29-8833-7252 | Tel: 886-2-2508-8600 Fax: $886-2-2508-0102$ |  |
| Canada - Toronto <br> Tel: 905-673-0699 <br> Fax: 905-673-6509 | Fax: 86-29-8833-7256 | Thailand - Bangkok <br> Tel: 66-2-694-1351 <br> Fax: 66-2-694-1350 |  |


[^0]:    Legend: $-=$ unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.

[^1]:    Legend: - = unimplemented, read as ' 0 '; $x=$ unknown value on Reset. Reset values are shown in hexadecimal.

[^2]:    TABLE 4-24:

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | MDCON | 02FA | MDEN | - | MDSIDL | - | - | - | - | - | - | MDOE | MDSLR | MDOPOL | - | - | - | MDBIT | 0020 |
    | MDSRC | 02FC | - | - | - | - | - | - | - | - | SODIS | - | - | - | MS3 | MS2 | MS1 | MSO | 0000 |
    | MDCAR | 02FE | CHODIS | CHPOL | CHSYNC | - | CH3 | CH2 | CH1 | CHO | CLODIS | CLPOL | CLSYNC | - | CL3 | CL2 | CL1 | CLO | 0000 |


    TABLE 4-26: CRC REGISTER MAP

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{array}{\|c\|} \text { All } \\ \text { Resets } \end{array}$ |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | CRCCON1 | 0158 | CRCEN | - | CSIDL | VWORD4 | VWORD3 | VWORD2 | VWORD1 | VWORDO | CRCFUL | CRCMPT | CRCISEL | CRCGO | LENDIAN | - | - | - | 0040 |
    | CRCCON2 | 015A | - | - | - | DWIDTH4 | DWIDTH3 | DWIDTH2 | DWIDTH1 | DWIDTH0 | - | - | - | PLEN4 | PLEN3 | PLEN2 | PLEN1 | PLENO | 0000 |
    | CRCXORL | 015C | $\mathrm{x}<15$ :1> |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - | 0000 |
    | CRCXORH | 015E | X<31:16> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
    | CRCDATL | 0160 | CRC Data Input Register Low |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x x$ |
    | CRCDATH | 0162 | CRC Data Input Register High |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x x$ |
    | CRCWDATL | 0164 | CRC Result Register Low |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x x^{\text {x }}$ |
    | CRCWDATH | 0166 | CRC Result Register High |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |

    Legend: - = unimplemented, read as ' 0 '; $\mathrm{x}=$ unknown value on Reset. Reset values are shown in hexadecimal.

    ## TABLE 4-27: PERIPHERAL PIN SELECT REGISTER MAP

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | RPINR0 | 038C | - | - | INT1R5 | INT1R4 | INT1R3 | INT1R2 | INT1R1 | INT1R0 | - | - | OCTRIG1R5 | OCTRIG1R4 | OCTRIG1R3 | OCTRIG1R2 | OCTRIG1R1 | OCTRIG1R0 | 3F3F |
    | RPINR1 | 038E | - | - | INT3R5 | INT3R4 | INT3R3 | INT3R2 | INT3R1 | INT3R0 | - | - | INT2R5 | INT2R4 | INT2R3 | INT2R2 | INT2R1 | INT2R0 | 3F3F |
    | RPINR2 | 0390 | - | - | OCTRIG2R5 | OCTRIG2R4 | OCTRIG2R3 | OCTRIG2R2 | OCTRIG2R1 | OCTRIG2R0 | - | - | INT4R5 | INT4R4 | INT4R3 | INT4R2 | INT4R1 | INT4R0 | 3F3F |
    | RPINR7 | 039A | - | - | IC2R5 | IC2R4 | IC2R3 | IC2R2 | IC2R1 | IC2R0 | - | - | IC1R5 | IC1R4 | IC1R3 | IC1R2 | IC1R1 | IC1R0 | 3F3F |
    | RPINR8 | 039C | - | - | IC4R5 | IC4R4 | IC4R3 | IC4R2 | IC4R1 | IC4R0 | - | - | IC3R5 | IC3R4 | IC3R3 | IC3R2 | IC3R1 | IC3R0 | 3F3F |
    | RPINR9 | 039E | - | - | IC6R5 | IC6R4 | IC6R3 | IC6R2 | IC6R1 | IC6R0 | - | - | IC5R5 | IC5R4 | IC5R3 | IC5R2 | IC5R1 | IC5R0 | 3F3F |
    | RPINR11 | 03A2 | - | - | OCFBR5 | OCFBR4 | OCFBR3 | OCFBR2 | OCFBR1 | OCFBRO | - | - | OCFAR5 | OCFAR4 | OCFAR3 | OCFAR2 | OCFAR1 | OCFARO | 3F3F |
    | RPINR17 | 03AE | - | - | U3RXR5 | U3RXR4 | U3RXR3 | U3RXR2 | U3RXR1 | U3RXR0 | - | - | - | - | - | - | - | - | 3 FO 0 |
    | RPINR18 | 03B0 | - | - | U1CTSR5 | U1CTSR4 | U1CTSR3 | U1CTSR2 | U1CTSR1 | U1CTSR0 | - | - | U1RXR5 | U1RXR4 | U1RXR3 | U1RXR2 | U1RXR1 | U1RXR0 | 3F3F |
    | RPINR19 | 03B2 | - | - | U2CTSR5 | U2CTSR4 | U2CTSR3 | U2CTSR2 | U2CTSR1 | U2CTSR0 | - | - | U2RXR5 | U2RXR4 | U2RXR3 | U2RXR2 | U2RXR1 | U2RXR0 | 3F3F |
    | RPINR20 | 03B4 | - | - | SCK1R5 | SCK1R4 | SCK1R3 | SCK1R2 | SCK1R1 | SCK1R0 | - | - | SDI1R5 | SDI1R4 | SDI1R3 | SDI1R2 | SDI1R1 | SDI1R0 | 3F3F |
    | RPINR21 | 03B6 | - | - | U3CTSR5 | U3CTSR4 | U3CTSR3 | U3CTSR2 | U3CTSR1 | U3CTSR0 | - | - | SS1R5 | SS1R4 | SS1R3 | SS1R2 | SS1R1 | SS1R0 | 3F3F |
    | RPINR22 | 03B8 | - | - | SCK2R5 | SCK2R4 | SCK2R3 | SCK2R2 | SCK2R1 | SCK2R0 | - | - | SDI2R5 | SDI2R4 | SDI2R3 | SDI2R2 | SDI2R1 | SDI2R0 | 3F3F |
    | RPINR23 | 03BA | - | - | TMRCKR5 | TMRCKR4 | TMRCKR3 | TMRCKR2 | TMRCKR1 | TMRCKR0 | - | - | SS2R5 | SS2R4 | SS2R3 | SS2R2 | SS2R1 | SS2R0 | 3F3F |
    | RPINR27 | 03C2 | - | - | U4CTSR5 | U4CTSR4 | U4CTSR3 | U4CTSR2 | U4CTSR1 | U4CTSR0 | - | - | U4RXR5 | U4RXR4 | U4RXR3 | U4RXR2 | U4RXR1 | U4RXR0 | 3F3F |
    | RPINR28 | 03C4 | - | - | SCK3R5 | SCK3R4 | SCK3R3 | SCK3R2 | SCK3R1 | SCK3R0 | - | - | SDI3R5 | SDI3R4 | SDI3R3 | SDI3R2 | SDI3R1 | SDI3R0 | 3F3F |
    | RPINR29 | 03C6 | - | - | - | - | - | - | - | - | - | - | SS3R<5:0> |  |  |  |  |  | 003F |
    | RPINR30 | 03C8 | - | - | - | - | - | - | - | - | - | - | MDMIR<5:0> |  |  |  |  |  | 003F |
    | RPINR31 | 03CA | - | - | MDC2R5 | MDC2R4 | MDC2R3 | MDC2R2 | MDC2R1 | MDC2R0 | - | - | MDC1R5 | MDC1R4 | MDC1R3 | MDC1R2 | MDC1R1 | MDC1R0 | 3F3F |
    | Legend: - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

    TABLE 4-27: PERIPHERAL PIN SELECT REGISTER MAP (CONTINUED)

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | RPOR0 | 03D6 | - | - | RP1R5 | RP1R4 | RP1R3 | RP1R2 | RP1R1 | RP1R0 | - | - | RPOR5 | RPOR4 | RPOR3 | RPOR2 | RPOR1 | RPORO | 0000 |
    | RPOR1 | 03D8 | - | - | RP3R5 | RP3R4 | RP3R3 | RP3R2 | RP3R1 | RP3R0 | - | - | RP2R5 | RP2R4 | RP2R3 | RP2R2 | RP2R1 | RP2R0 | 0000 |
    | RPOR2 | 03DA | - | - |  |  |  | 5:0> |  |  | - | - | - | - | - | - | - | - | 0000 |
    | RPOR3 | 03DC | - | - | RP7R5 | RP7R4 | RP7R3 | RP7R2 | RP7R1 | RP7R0 | - | - | RP6R5 | RP6R4 | RP6R3 | RP6R2 | RP6R1 | RP6R0 | 0000 |
    | RPOR4 | 03DE | - | - | RP9R5 | RP9R4 | RP9R3 | RP9R2 | RP9R1 | RP9R0 | - | - | RP8R5 | RP8R4 | RP8R3 | RP8R2 | RP8R1 | RP8R0 | 0000 |
    | RPOR5 | 03E0 | - | - | RP11R5 | RP11R4 | RP11R3 | RP11R2 | RP11R1 | RP11R0 | - | - | RP10R5 | RP10R4 | RP10R3 | RP10R2 | RP10R1 | RP10R0 | 0000 |
    | RPOR6 | 03E2 | - | - | RP13R5 | RP13R4 | RP13R3 | RP13R2 | RP13R1 | RP13R0 | - | - | RP12R5 | RP12R4 | RP12R3 | RP12R2 | RP12R1 | RP12R0 | 0000 |
    | RPOR7 | 03E4 | - | - | RP15R5 | RP15R4 | RP15R3 | RP15R2 | RP15R1 | RP15R0 | - | - | RP14R5 | RP14R4 | RP14R3 | RP14R2 | RP14R1 | RP14R0 | 0000 |
    | RPOR8 | 03E6 | - | - | RP17R5 | RP17R4 | RP17R3 | RP17R2 | RP17R1 | RP17R0 | - | - | RP16R5 | RP16R4 | RP16R3 | RP16R2 | RP16R1 | RP16R0 | 0000 |
    | RPOR9 | 03E8 | - | - | RP19R5 | RP19R4 | RP19R3 | RP19R2 | RP19R1 | RP19R0 | - | - | RP18R5 | RP18R4 | RP18R3 | RP18R2 | RP18R1 | RP18R0 | 0000 |
    | RPOR10 | 03EA | - | - | RP21R5 | RP21R4 | RP21R3 | RP21R2 | RP21R1 | RP21R0 | - | - | RP20R5 | RP20R4 | RP20R3 | RP20R2 | RP20R1 | RP20R0 | 0000 |
    | RPOR11 | 03EC | - | - | RP23R5 | RP23R4 | RP23R3 | RP23R2 | RP23R1 | RP23R0 | - | - | RP22R5 | RP22R4 | RP22R3 | RP22R2 | RP22R1 | RP22R0 | 0000 |
    | RPOR12 | 03EE | - | - | RP25R5 | RP25R4 | RP25R3 | RP25R2 | RP25R1 | RP25R0 | - | - | RP24R5 | RP24R4 | RP24R3 | RP24R2 | RP24R1 | RP24R0 | 0000 | Legend: - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.

    TABLE 4-28: SYSTEM CONTROL (CLOCK AND RESET) REGISTER MAP

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | RCON | 0108 | TRAPR | IOPUWR | - | RETEN | - | DPSLP | CM | VREGS | EXTR | SWR | SWDTEN | WDTO | SLEEP | IDLE | BOR | POR | Note |
    | OSCCON | 0100 | - | COSC2 | COSC1 | COSC0 | - | NOSC2 | NOSC1 | NOSC0 | CLKLOCK | IOLOCK | LOCK | - | CF | POSCEN | SOSCEN | OSWEN | Note 2 |
    | CLKDIV | 0102 | ROI | DOZE2 | DOZE1 | DOZE0 | DOZEN | RCDIV2 | RCDIV1 | RCDIVO | - | - | PLLEN | - | - | - | - | - | 0100 |
    | OSCTUN | 0106 | STEN | - | STSIDL | STSRC | STLOCK | STLPOL | STOR | STORPOL | - | - | TUN5 | TUN4 | TUN3 | TUN2 | TUN1 | TUNO | 0000 |
    | REFOCONL | 0168 | ROEN | - | ROSIDL | ROOUT | ROSLP | - | ROSWEN | ROACTIVE | - | - | - | - | ROSEL3 | ROSEL2 | ROSEL1 | ROSELO | 0000 |
    | REFOCONH | 016A | - | RODIV <14:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
    | REFOTRIML | 016C | ROTRIM<15:7> |  |  |  |  |  |  |  |  | - | - | - | - | - | - | - | 0000 |
    | HLVDCON | 010C | HLVDEN | - | LSIDL | - | - | - | - | - | VDIR | BGVST | IRVST | - | HLVDL3 | HLVDL2 | HLVDL1 | HLVDL0 | 0000 |
    | RCON2 | 010A | - | - | - | - | - | - | - | - | - | - | - | r | VDDBOR | VDDPOR | VBPOR | VBAT | Note |
    | $\begin{aligned} \text { Legend: } & \text { - } \\ \text { Note 1: } & \text { Th } \\ \text { 2: } & \text { Th } \end{aligned}$ |  | lemented, value of th value of the | ad as '0'; r RCON (or OSCCON | reserved. ON2) reg ister is d | set value $r$ is depe ndent on | re shown in ent on the h the type | hexadecim e of Rese Reset ev | vent. For m and the devis | ore informati vice configur | n, refer to ation. For mo | Section 7. <br> re inform | 0 "Resets" ation, refer | S | $9.0 \text { " }$ | tor C | ratio |  |  |

    TABLE 4-29: DEEP SLEEP REGISTER MAP

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | DSCON | 010E | DSEN | - | - | - | - | - | - | - | - | - | - | - | - | r | DSBOR | RELEASE | $0000^{(1)}$ |
    | DSWAKE | 0110 | - | - | - | - | - | - | - | DSINTO | DSFLT | - | - | DSWDT | DSRTCC | DSMCLR | - | - | $0000^{(1)}$ |
    | DSGPR0 | 0112 | Deep Sleep Semaphore Data 0 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $0000^{(1)}$ |
    | DSGPR1 | 0114 | Deep Sleep Semaphore Data 1 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $0000^{(1)}$ |

    ## TABLE 4-30: CRYPTOGRAPHIC ENGINE REGISTER MAP

    | File <br> Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | CRYCONL | 01A4 | CRYON | - | CRYSIDL | ROLLIE | DONEIE | FREEIE | - | CRYGO | OPMOD3 | OPMOD2 | OPMOD1 | OPMODO | CPHRSEL | CPHRMOD2 | CPHRMOD1 | CPHRMODO | 0000 |
    | CRYCONH | 01A6 | - | CTRSIZE6 | CTRSIZE5 | CTRSIZE4 | CTRSIZE3 | CTRSIZE2 | CTRSIZE1 | CTRSIZE0 | SKEYSEL | KEYMOD1 | KEYMODO | - | KEYSRC3 | KEYSRC2 | KEYSRC1 | KEYSRCO | 0000 |
    | CRYSTAT | 01A8 | - | - | - | - | - | - | - | - | CRYBSY | TXTABSY | CRYABRT | ROLLOVR | - | MODFAIL | KEYFAIL | PGMFAIL | 0000 |
    | CRYOTP | 01AC | - | - | - | - | - | - | - | - | PGMTST | OTPIE | CRYREAD | KEYPG3 | KEYPG2 | KEYPG1 | KEYPG0 | CRYWR | 0020 |
    | CRYTXTA | 01B0 |  |  |  |  |  |  | Crypt | ographic Te | xt Register A | ( 128 bits wid |  |  |  |  |  |  | xxxx |
    | CRYKEY | 01C0 |  |  |  |  |  |  | Cryptogra | aphic Key Re | gister (256 | bits wide, write | e-only) |  |  |  |  |  | xxxx |
    | CRYTXTB | 01E0 |  |  |  |  |  |  | Crypt | ographic Te | xt Register B | B (128 bits wid) |  |  |  |  |  |  | xxxx |
    | CRYTXTC | 01F0 |  |  |  |  |  |  | Crypt | ographic Te | xt Register C | ( 128 bits wid |  |  |  |  |  |  | xxxx |


    PERIPHERAL MODULE DISABLE (PMD) REGISTER MAP

    |  | $\left\lvert\, \begin{array}{l\|l} \circ \\ 0 \\ 0 \end{array}\right.$ | 迢 | $\begin{aligned} & \circ \\ & \circ \\ & \circ \end{aligned}$ | 응 | $0$ | 응 | O |  |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | 움 | $\left\lvert\, \begin{aligned} & 0 \\ & \sum_{i}^{0} \\ & \dot{c} \\ & \hline \end{aligned}\right.$ | $\begin{array}{\|l\|l\|} \hline \sum_{i} \\ \hline \end{array}$ | 1 | 1 | $\begin{aligned} & \stackrel{n}{n} \\ & \frac{n}{0} \\ & 0 \end{aligned}$ |  |  |  |
    | $\overline{ \pm}$ |  | $\begin{array}{\|l\|} \hline 0 \\ \sum_{0}^{0} \end{array}$ | $\begin{array}{\|l} \substack{0 \\ \text { Non } \\ \hline} \end{array}$ | $\begin{array}{\|l\|l\|} \hline 0 \\ \sum_{i}^{0} \\ \underset{I}{n} \\ \hline \end{array}$ | I | I |  |  |
    | $\stackrel{y}{ \pm}$ | 1 | $\begin{array}{\|l\|l\|} \substack{0 \\ \text { O} \\ 0} \end{array}$ | 1 | $\begin{array}{\|l\|l\|l\|} \hline 0 \\ \sum_{i}^{n} \\ \sum_{U} \\ \hline \end{array}$ | I | I |  |  |
    | $\stackrel{m}{\stackrel{m}{ \pm}}$ |  | $\begin{array}{\|l\|l\|} \hline 0 \\ 0 \\ 0 \\ 0 \end{array}$ | $\sum_{N}^{0}$ |  | I | I |  |  |
    | $\stackrel{ \pm}{ \pm}$ | $\left\lvert\, \sum_{\frac{N}{n}}^{0}\right.$ | $\begin{aligned} & \sum_{0}^{0} \\ & 0 \\ & 0 \end{aligned}$ | 1 | 1 | 1 | 0 <br> $\sum_{0}^{0}$ <br> $\sum_{0}^{2}$ |  |  |
    | $\stackrel{n}{\stackrel{n}{0}}$ | $\\| \sum_{5}^{0}$ | $\begin{aligned} & 0 \\ & \sum_{0}^{0} \\ & 0 \end{aligned}$ | 1 | $\sum_{\underset{J}{0}}^{0}$ | 1 | $\begin{aligned} & \sum_{\substack{0 \\ ~}}^{\sum_{0}^{2}} \end{aligned}$ |  |  |
    | $\stackrel{0}{\text { in }}$ | $\\|{\underset{N}{N}}_{0}^{0}$ | I | 1 | $\begin{array}{\|l\|l} \hline 0 \\ \sum_{2}^{0} \\ \sum_{0}^{2} \\ 3 \end{array}$ | । | \| |  |  |
    | $\stackrel{\text { N }}{\mathbf{i}}$ | $\left\lvert\, \begin{array}{l\|l\|} \hline 0 \\ \underset{\sim}{n} \\ \underset{\sim}{n} \end{array}\right.$ | 1 | $\sum_{0}^{0}$ OU | I | 1 | \| |  |  |
    | $\stackrel{\infty}{\stackrel{\infty}{\mathrm{m}}}$ | 1 | $\left\lvert\, \begin{aligned} & \underset{\underset{U}{0}}{0} \\ & \hline \end{aligned}\right.$ | $\sum_{0}^{0}$ | I | I | I |  | I |
    | $\stackrel{9}{\stackrel{\circ}{\mathrm{i}}}$ | 1 | $\left\lvert\, \begin{array}{\|l\|} \substack{\mathrm{O} \\ \underline{\mathrm{O}}} \end{array}\right.$ | $\begin{array}{\|l} \hline 0 \\ \sum_{0} \\ 0 \\ 10 \\ \hline \end{array}$ | 1 | I | I |  |  |
    | $\begin{aligned} & \circ \\ & \stackrel{\circ}{\text { in }} \end{aligned}$ | I | $\underset{\underline{N}}{0}$ | $\sum_{0}^{0}$ | I | I | I |  |  |
    | $\begin{aligned} & \bar{y} \\ & \vdots \end{aligned}$ | $\\| \underset{i}{n}$ | $\begin{aligned} & 0 \\ & \sum_{0}^{0} \\ & \underline{O} \end{aligned}$ | $\sum_{\infty}^{0}$ | 1 | I | I |  |  |
    | $\begin{gathered} N \\ \stackrel{N}{0} \end{gathered}$ | $\\| \underset{\sim}{n}$ | $\sum_{\underline{0}}^{0}$ | 1 | I | I | I |  | 1 |
    | $\begin{gathered} \text { m } \\ \stackrel{y}{\mathbf{m}} \end{gathered}$ | $\\| \sum_{i}^{n}$ | ${\underset{o c}{0}}_{0}^{0}$ | 1 | I | I | I |  | \| |
    |  | $\\| \underset{\sim}{2}$ | I | I | 1 | I | I |  | 1 |
    | $\begin{gathered} \text { n } \\ \stackrel{n}{\mathrm{~m}} \end{gathered}$ | $\mid \sum_{i=1}^{0}$ | I | I | I | I | 1 |  | 1 |
    | $\frac{\square}{\square}$ | $\stackrel{0}{5}$ | $\stackrel{N}{\mathrm{~N}}$ | $\left.\frac{\pi}{\partial} \right\rvert\,$ | $\frac{0}{5}$ | $\stackrel{\nwarrow}{\stackrel{ }{\delta}}$ | $\begin{aligned} & 0 \\ & \vdots \end{aligned}$ |  | ) |
    | $\cong \stackrel{0}{\text { ī }}$ | $\mid \sum_{\infty}^{\overline{2}}$ | $\sum_{\mathrm{a}}^{\mathrm{N}}$ | $\sum_{a}^{\infty}$ | $\sum_{a}^{ \pm}$ | $\sum_{n}^{\circ}$ | $\sum_{\Omega}^{n}$ |  |  |

    ## PIC24FJ128GA204 FAMILY

    ### 4.2.5 EXTENDED DATA SPACE (EDS)

    The Extended Data Space (EDS) allows PIC24F devices to address a much larger range of data than would otherwise be possible with a 16-bit address range. EDS includes any additional internal data memory not directly accessible by the lower 32-Kbyte data address space and any external memory through the Enhanced Parallel MasterPort(EPMP).
    In addition, EDS also allows read access to the program memory space. This feature is called Program Space Visibility (PSV) and is discussed in detail in Section 4.3.3 "Reading Data from Program Memory Using EDS".
    Figure 4-4 displays the entire EDS space. The EDS is organized as pages, called EDS pages, with one page equal to the size of the EDS window ( 32 Kbytes). A particular EDS page is selected through the Data Space Read register (DSRPAG) or Data Space Write register (DSWPAG). For PSV, only the DSRPAG register is used. The combination of the DSRPAG register value and the 16 -bit wide data address forms a 24 -bit Effective Address (EA).

    The data addressing range of PIC24FJ128GA204 family devices depends on the version of the Enhanced Parallel Master Port implemented on a particular device; this is, in turn, a function of device pin count. Table 4-33 lists the total memory accessible by each of the devices in this family. For more details on accessing external memory using EPMP, refer to the "dsPIC33/PIC24 Family Reference Manual", "Enhanced Parallel Master Port (EPMP)" (DS39730).

    TABLE 4-33: TOTAL ACCESSIBLE DATA MEMORY

    | Family | Internal <br> RAM | External RAM <br> Access Using <br> EPMP |
    | :---: | :---: | :---: |
    | PIC24FJXXXGA204 | 8 K | Up to 16 Mbytes |
    | PIC24FJXXXGA202 | 8 K | Up to 64 K |

    Note: Accessing Page 0 in the EDS window will generate an address error trap as Page 0 is the base data memory (data locations, 0800h to 7FFFh, in the lower Data Space).

    FIGURE 4-4: EXTENDED DATA SPACE (EDS)
    

    Note 1: The range of addressable memory available is dependent on the device pin count and EPMP implementation.

    ### 4.2.5.1 Data Read from EDS

    In order to read the data from the EDS space first, an Address Pointer is set up by loading the required EDS page number into the DSRPAG register and assigning the offset address to one of the W registers. Once the above assignment is done, the EDS window is enabled by setting bit 15 of the Working register assigned with the offset address; then, the contents of the pointed EDS location can be read.
    Figure 4-5 illustrates how the EDS space address is generated for read operations.
    When the Most Significant bit of the EA is ' 1 ' and DSRPAG<9> $=0$, the lower 9 bits of DSRPAG are concatenated to the lower 15 bits of the EA to form a 24-bit EDS space address for read operations.

    Example 4-1 shows how to read a byte, word and double-word from EDS.

    Note: All read operations from EDS space have an overhead of one instruction cycle. Therefore, a minimum of two instruction cycles are required to complete an EDS read. EDS reads under the REPEAT instruction; the first two accesses take three cycles and the subsequent accesses take one cycle.

    FIGURE 4-5: EDS ADDRESS GENERATION FOR READ OPERATIONS
    

    ## EXAMPLE 4-1: EDS READ CODE IN ASSEMBLY

    ```
    ; Set the EDS page from where the data to be read
    mov #0x0002, w0
    mov w0, DSRPAG ;page 2 is selected for read
    mov #0x0800, w1 ; select the location (0x800) to be read
    bset w1, #15 ; set the MSB of the base address, enable EDS mode
    ; Read a byte from the selected location
    mov.b [w1++], w2 ; read Low byte
    mov.b [w1++], w3 ;read High byte
    ; Read a word from the selected location
    mov [w1], w2 ;
    ; Read Double - word from the selected location
    mov.d [w1], w2 ; two word read, stored in w2 and w3
    ```


    ## PIC24FJ128GA204 FAMILY

    ### 4.2.5.2 Data Write into EDS

    In order to write data to EDS space, such as in EDS reads, an Address Pointer is set up by loading the required EDS page number into the DSWPAG register and assigning the offset address to one of the W registers. Once the above assignment is done, then the EDS window is enabled by setting bit 15 of the Working register, assigned with the offset address, and the accessed location can be written.
    Figure 4-2 illustrates how the EDS space address is generated for write operations.
    When the MSBs of EA are ' 1 ', the lower 9 bits of DSWPAG are concatenated to the lower 15 bits of the EA to form a 24 -bit EDS address for write operations. Example 4-2 shows how to write a byte, word and double-word to EDS.

    The Data Space Page registers (DSRPAG/DSWPAG) do not update automatically while crossing a page boundary when the rollover happens from 0xFFFF to

    0x8000. While developing code in assembly, care must be taken to update the Data Space Page registers when an Address Pointer crosses the page boundary. The ' C ' compiler keeps track of the addressing, and increments or decrements the DS Page registers accordingly, while accessing contiguous data memory locations.

    Note 1: All write operations to EDS are executed in a single cycle.
    2: Use of Read-Modify-Write operation on any EDS location under a REPEAT instruction is not supported. For example, BCLR, BSW, BTG, RLC f, RLNC f, RRC f, RRNC f, ADD f, SUB f, SUBR f, AND f, IOR f, XOR f, ASR $f$ and ASL $f$.

    3: Use the DSRPAG register while performing Read-Modify-Write operations.

    FIGURE 4-6: EDS ADDRESS GENERATION FOR WRITE OPERATIONS
    

    ## EXAMPLE 4-2: EDS WRITE CODE IN ASSEMBLY

    ```
    ; Set the EDS page where the data to be written
    mov #0x0002, w0
    mov w0, DSWPAG ;page 2 is selected for write
    mov #0x0800, w1 ; select the location (0x800) to be written
    bset w1, #15 ; set the MSB of the base address, enable EDS mode
    ;Write a byte to the selected location
    mov #0x00A5, w2
    mov #0x003C, w3
    mov.b w2, [w1++] ;write Low byte
    mov.b w3, [w1++] ;write High byte
    ;Write a word to the selected location
    mov #0x1234, w2 ;
    mov w2, [w1] ;
    ;Write a Double - word to the selected location
    mov #0x1122, w2
    mov #0x4455, w3
    mov.d w2, [w1] ;2 EDS writes
    ```

    TABLE 4-34: EDS MEMORY ADDRESS WITH DIFFERENT PAGES AND ADDRESSES

    | DSRPAG <br> (Data Space Read Register) | DSWPAG <br> (Data Space Write Register) | Source/Destination Address While Indirect Addressing | 24-Bit EA <br> Pointing to EDS | Comment |
    | :---: | :---: | :---: | :---: | :---: |
    | $\mathrm{x}^{(1)}$ | $\mathrm{x}^{(1)}$ | 0000h to 1FFFh | 000000h to 001FFFh | Near Data Space ${ }^{(2)}$ |
    |  |  | 2000h to 7FFFh | 002000h to 007FFFh |  |
    | 001h | 001h | 8000h to FFFFh | 008000h to 00FFFEh | EPMP Memory Space |
    | 002h | 002h |  | 010000h to 017FFEh |  |
    | 003h | 003h |  | $\begin{aligned} & \text { 018000h to } \\ & \text { 0187FEh } \\ & \text { • } \\ & \text { • } \\ & \text { • } \\ & \text { • } \\ & \text { FF8000h to } \\ & \text { FFFFFFEh } \end{aligned}$ |  |
    | 000h | 000h |  | Invalid Address | Address Error Trap ${ }^{(3)}$ |

    Note 1: If the source/destination address is below 8000h, the DSRPAG and DSWPAG registers are not considered.
    2: This Data Space can also be accessed by Direct Addressing.
    3: When the source/destination address is above 8000h and DSRPAG/DSWPAG are ' 0 ', an address error trap will occur.

    ### 4.2.6 SOFTWARE STACK

    Apart from its use as a Working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer (SSP). The pointer always points to the first available free word and grows from lower to higher addresses. It predecrements for stack pops and postincrements for stack pushes, as shown in Figure 4-7. Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.
    Note: A PC push during exception processing will concatenate the SRL Register to the MSB of the PC prior to the push.

    The Stack Pointer Limit Value (SPLIM) register, associated with the Stack Pointer, sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to ' 0 ' as all stack operations must be wordaligned. Whenever an EA is generated using W15 as a Source or Destination Pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is
    desirable to cause a stack error trap when the stack grows beyond address, 2000h in RAM, initialize the SPLIM with the value, 1FFEh.
    Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the SFR space.
    A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

    FIGURE 4-7: CALL STACK FRAME
    

    ## PIC24FJ128GA204 FAMILY

    ### 4.3 Interfacing Program and Data Memory Spaces

    The PIC24F architecture uses a 24 -bit wide program space and 16 -bit wide Data Space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.
    Aside from normal execution, the PIC24F architecture provides two methods by which program space can be accessed during operation:

    - Using table instructions to access individual bytes or words anywhere in the program space
    - Remapping a portion of the program space into the Data Space (Program Space Visibility)
    Table instructions allow an application to read or write to small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. It can only access the least significant word of the program word.


    ### 4.3.1 ADDRESSING PROGRAM SPACE

    Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23 -bit or 24 -bit program address from 16-bit Data registers. The solution depends on the interface method to be used.

    For table operations, the 8 -bit Table Memory Page Address register (TBLPAG) is used to define a 32 K word region within the program space. This is concatenated with a 16 -bit EA to arrive at a full 24 -bit program space address. In this format, the MSbs of TBLPAG are used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

    For remapping operations, the 10-bit Extended Data Space Read register (DSRPAG) is used to define a 16 K word page in the program space. When the Most Significant bit (MSb) of the EA is ' 1 ' and the MSb (bit 9) of DSRPAG is ' 1 ', the lower 8 bits of DSRPAG are concatenated with the lower 15 bits of the EA to form a 23-bit program space address. The DSRPAG<8> bit decides whether the lower word (when the bit is ' 0 ') or the higher word (when the bit is ' 1 ') of program memory is mapped. Unlike table operations, this strictly limits remapping operations to the user memory area.

    Table 4-35 and Figure 4-8 show how the program EA is created for table operations and remapping accesses from the data EA. Here, the $\mathrm{P}<23: 0>$ bits refer to a program space word, whereas the $D<15: 0>$ bits refer to a Data Space word.

    TABLE 4-35: PROGRAM SPACE ADDRESS CONSTRUCTION

    | Access Type | Access Space | Program Space Address |  |  |  |  |  |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    |  |  | <23> | <22:16> | <15> | <14:1> |  | <0> |
    | Instruction Access (Code Execution) | User | 0 | $\mathrm{PC}<22: 1>$ |  |  |  | 0 |
    |  |  |  | 0xx xxx | xx xxx | xxxx xxx0 |  |  |
    | TBLRD/TBLWT (Byte/Word Read/Write) | User | TBLPAG<7:0> |  | Data EA<15:0> |  |  |  |
    |  |  | 0 xxx xxxx |  | xxxx xxxx xxxx xxxx |  |  |  |
    |  | Configuration | TBLPAG<7:0> |  | Data EA<15:0> |  |  |  |
    |  |  | 1xxx xxxx |  | xxxx xxxx xxxx xxxx |  |  |  |
    | Program Space Visibility (Block Remap/Read) | User | 0 | DSRPAG<7:0> ${ }^{(2)}$ |  | Data EA<14:0> ${ }^{(1)}$ |  |  |
    |  |  | 0 | xxxx xxxx |  | xxx xxxx xxxx |  | xxxx |

    Note 1: Data $E A<15>$ is always ' 1 ' in this case, but is not used in calculating the program space address. Bit 15 of the address is DSRPAG<0>.
    2: DSRPAG<9> is always ' 1 ' in this case. DSRPAG<8> decides whether the lower word or higher word of program memory is read. When DSRPAG $<8>$ is ' 0 ', the lower word is read and when it is ' 1 ', the higher word is read.

    FIGURE 4-8: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION
    

    Note 1: DSRPAG<8> acts as word select. DSRPAG<9> should always be ' 1 ' to map program memory to data memory.
    2: The instructions, TBLRDH/TBLWTH/TBLRDL/TBLWTL, decide if the higher or lower word of program memory is accessed. TBLRDH/TBLWTH instructions access the higher word and TBLRDL/TBLWTL instructions access the lower word. Table Read operations are permitted in the configuration memory space.

    ## PIC24FJ128GA204 FAMILY

    ### 4.3.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

    The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through Data Space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

    The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to Data Space addresses. Program memory can thus be regarded as two, 16 -bit word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.
    Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

    1. TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location ( $\mathrm{P}<15: 0>$ ) to a data address ( $\mathrm{D}<15: 0>$ ). In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when byte select is ' 1 '; the lower byte is selected when it is ' 0 '.
    2. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address ( $\mathrm{P}<23: 16>$ ) to a data address. Note that $D<15: 8>$, the 'phantom' byte, will always be ' 0 '. In Byte mode, it maps the upper or lower byte of the program word to $\mathrm{D}<7: 0>$ of the data address, as above. Note that the data will always be ' 0 ' when the upper 'phantom' byte is selected (Byte Select = 1).
    In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are described in Section 6.0 "Flash Program Memory".
    For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG $<7>=0$, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.
    Note: Only Table Read operations will execute in the configuration memory space where Device IDs are located; Table Write operations are not allowed.

    FIGURE 4-9: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS
    PBLPAG

    ### 4.3.3 READING DATA FROM PROGRAM MEMORY USING EDS

    The upper 32 Kbytes of Data Space may optionally be mapped into any 16 K word page of the program space. This provides transparent access of stored constant data from the Data Space without the need to use special instructions (i.e., TBLRDL/H).
    Program space access through the Data Space occurs when the MSb of EA is ' 1 ' and the DSRPAG<9> bit is also ' 1 '. The lower 8 bits of DSRPAG are concatenated to the $\mathrm{Wn}<14: 0>$ bits to form a 23-bit EA to access program memory. The DSRPAG<8> bit decides which word should be addressed; when the bit is ' 0 ', the lower word and when ' 1 ', the upper word of the program memory is accessed.

    The entire program memory is divided into 512 EDS pages, from 200h to 3FFh, each consisting of 16K words of data. Pages, 200h to 2FFh, correspond to the lower words of the program memory, while 300h to 3FFh correspond to the upper words of the program memory.
    Using this EDS technique, the entire program memory can be accessed. Previously, the access to the upper word of the program memory was not supported.

    Table 4-36 provides the corresponding 23-bit EDS address for program memory with EDS page and source addresses.
    For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions will require one instruction cycle in addition to the specified execution time. All other instructions will require two instruction cycles in addition to the specified execution time.
    For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

    - Execution in the first iteration
    - Execution in the last iteration
    - Execution prior to exiting the loop due to an interrupt
    - Execution upon re-entering the loop after an interrupt is serviced
    Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

    TABLE 4-36: EDS PROGRAM ADDRESS WITH DIFFERENT PAGES AND ADDRESSES

    | DSRPAG <br> (Data Space Read Register) | Source Address While Indirect Addressing | 23-Bit EA Pointing to EDS | Comment |
    | :---: | :---: | :---: | :---: |
    | $\begin{gathered} \hline \hline 200 \mathrm{~h} \\ \text { • } \\ \text { • } \\ \text { • } \\ 2 F F h \end{gathered}$ | 8000h to FFFFh | 000000h to 007FFEh • • 7F8000h to 7FFFFEh | Lower words of 4M program instructions (8 Mbytes); for read operations only |
    | $\begin{gathered} \hline \text { 300h } \\ \bullet \\ \bullet \\ \text { • } \\ \text { 3FFh } \end{gathered}$ |  | 000001h to 007FFFh <br> 7F8001h to 7FFFFFh | Upper words of 4M program instructions (4 Mbytes remaining, 4 Mbytes are phantom bytes); for read operations only |
    | 000h |  | Invalid Address | Address error trap ${ }^{(1)}$ |

    Note 1: When the source/destination address is above 8000h and DSRPAG/DSWPAG is ' 0 ', an address error trap will occur.

    ## EXAMPLE 4-3: EDS READ CODE FROM PROGRAM MEMORY IN ASSEMBLY

    ```
    ; Set the EDS page from where the data to be read
    mov #0x0202, w0
    mov w0, DSRPAG ; page 0x202, consisting lower words, is selected for read
    mov #0x000A, w1 ; select the location (0x0A) to be read
    bset w1, #15 ; set the MSB of the base address, enable EDS mode
    ; Read a byte from the selected location
    mov.b [w1++], w2 ;read Low byte
    mov.b [w1++], w3 ;read High byte
    ;Read a word from the selected location
    mov [w1], w2 ;
    ; Read Double - word from the selected location
    mov.d [w1], w2 ; two word read, stored in w2 and w3
    ```

    FIGURE 4-10: PROGRAM SPACE VISIBILITY OPERATION TO ACCESS LOWER WORD
    

    FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION TO ACCESS UPPER WORD
    

    ### 5.0 DIRECT MEMORY ACCESS CONTROLLER (DMA)

    Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Direct Memory Access Controller (DMA)" (DS39742). The information in this data sheet supersedes the information in the FRM.

    The Direct Memory Access (DMA) Controller is designed to service high data throughput peripherals operating on the SFR bus, allowing them to access data memory directly and alleviating the need for CPU intensive management. By allowing these dataintensive peripherals to share their own data path, the main data bus is also deloaded, resulting in additional power savings.
    The DMA Controller functions both as a peripheral and a direct extension of the CPU. It is located on the microcontroller data bus between the CPU and DMA-enabled peripherals, with direct access to SRAM. This partitions the SFR bus into two buses, allowing the DMA Controller access to the DMA capable peripherals located on the new DMA SFR bus. The controller serves as a master device on the DMA SFR bus, controlling data flow from DMA capable peripherals.

    The controller also monitors CPU instruction processing directly, allowing it to be aware of when the CPU requires access to peripherals on the DMA bus and automatically relinquishing control to the CPU as needed. This increases the effective bandwidth for handling data without DMA operations causing a processor stall. This makes the controller essentially transparent to the user.

    The DMA Controller has these features:

    - Six multiple independent and independently programmable channels
    - Concurrent operation with the CPU (no DMA caused Wait states)
    - DMA bus arbitration
    - Five Programmable Address modes
    - Four Programmable Transfer modes
    - Four Flexible Internal Data Transfer modes
    - Byte or word support for data transfer
    - 16-Bit Source and Destination Address register for each channel, dynamically updated and reloadable
    - 16-Bit Transaction Count register, dynamically updated and reloadable
    - Upper and Lower Address Limit registers
    - Counter half-full level interrupt
    - Software triggered transfer
    - Null Write mode for symmetric buffer operations

    A simplified block diagram of the DMA Controller is shown in Figure 5-1.

    FIGURE 5-1: DMA FUNCTIONAL BLOCK DIAGRAM
    

    ### 5.1 Summary of DMA Operations

    The DMA Controller is capable of moving data between addresses according to a number of different parameters. Each of these parameters can be independently configured for any transaction. In addition, any or all of the DMA channels can independently perform a different transaction at the same time. Transactions are classified by these parameters:

    - Source and destination (SFRs and data RAM)
    - Data size (byte or word)
    - Trigger source
    - Transfer mode (One-Shot, Repeated or Continuous)
    - Addressing modes (Fixed Address or Address Blocks with or without Address Increment/Decrement)
    In addition, the DMA Controller provides channel priority arbitration for all channels.


    ### 5.1.1 SOURCE AND DESTINATION

    Using the DMA Controller, data may be moved between any two addresses in the Data Space. The SFR space (0000h to 07FFh), or the data RAM space (0800h to FFFFh) can serve as either the source or the destination. Data can be moved between these areas in either direction or between addresses in either area. The four different combinations are shown in Figure 5-2.
    If it is necessary to protect areas of data RAM, the DMA Controller allows the user to set upper and lower address boundaries for operations in the Data Space above the SFR space. The boundaries are set by the DMAH and DMAL High/Low Address Limit registers. If a DMA channel attempts an operation outside of the address boundaries, the transaction is terminated and an interrupt is generated.

    ### 5.1.2 DATA SIZE

    The DMA Controller can handle both 8-bit and 16-bit transactions. Size is user-selectable using the SIZE bit (DMACHn<1>). By default, each channel is configured for word-size transactions. When byte-size transactions are chosen, the LSb of the source and/or destination address determines if the data represents the upper or lower byte of the data RAM location.

    ### 5.1.3 TRIGGER SOURCE

    The DMA Controller can use 63 of the device's interrupt sources to initiate a transaction. The DMA trigger sources occur in reverse order than their natural interrupt priority and are shown in Table 5-1.

    Since the source and destination addresses for any transaction can be programmed independently of the trigger source, the DMA Controller can use any trigger to perform an operation on any peripheral. This also allows DMA channels to be cascaded to perform more complex transfer operations.

    ### 5.1.4 TRANSFER MODE

    The DMA Controller supports four types of data transfers, based on the volume of data to be moved for each trigger:

    - One-Shot: A single transaction occurs for each trigger.
    - Continuous: A series of back-to-back transactions occur for each trigger; the number of transactions is determined by the DMACNTn transaction counter.
    - Repeated One-Shot: A single transaction is performed repeatedly, once per trigger, until the DMA channel is disabled.
    - Repeated Continuous: A series of transactions are performed repeatedly, one cycle per trigger, until the DMA channel is disabled.
    All Transfer modes allow the option to have the source and destination addresses, and counter value, automatically reloaded after the completion of a transaction; Repeated mode transfers do this automatically.


    ### 5.1.5 ADDRESSING MODES

    The DMA Controller also supports transfers between single addresses or address ranges. The four basic options are:

    - Fixed-to-Fixed: Between two constant addresses
    - Fixed-to-Block: From a constant source address to a range of destination addresses
    - Block-to-Fixed: From a range of source addresses to a single, constant destination address
    - Block-to-Block: From a range of source addresses to a range of destination addresses
    The option to select auto-increment or auto-decrement of source and/or destination addresses is available for Block Addressing modes.
    In addition to the four basic modes, the DMA Controller also supports Peripheral Indirect Addressing (PIA) mode, where the source or destination address is generated jointly by the DMA Controller and a PIA capable peripheral. When enabled, the DMA channel provides a base source and/or destination address, while the peripheral provides a fixed range offset address.
    For PIC24FJ128GA204 family devices, the 12-bit A/D Converter module is the only PIA capable peripheral. Details for its use in PIA mode are provided in Section 24.0 "12-Bit A/D Converter with Threshold Detect".

    FIGURE 5-2: TYPES OF DMA DATA TRANSFERS
    

    Note: Relative sizes of memory areas are not shown to scale.

    ### 5.1.6 CHANNEL PRIORITY

    Each DMA channel functions independently of the others, but also competes with the others for access to the data and DMA buses. When access collisions occur, the DMA Controller arbitrates between the channels using a user-selectable priority scheme. Two schemes are available:

    - Round Robin: When two or more channels collide, the lower numbered channel receives priority on the first collision. On subsequent collisions, the higher numbered channels each receive priority based on their channel number.
    - Fixed Priority: When two or more channels collide, the lowest numbered channel always receives priority, regardless of past history.


    ### 5.2 Typical Setup

    To set up a DMA channel for a basic data transfer:

    1. Enable the DMA Controller (DMAEN = 1) and select an appropriate channel priority scheme by setting or clearing PRSSEL.
    2. Program DMAH and DMAL with appropriate upper and lower address boundaries for data RAM operations.
    3. Select the DMA channel to be used and disable its operation (CHEN = 0).
    4. Program the appropriate source and destination addresses for the transaction into the channel's DMASRCn and DMADSTn registers. For PIA Addressing mode, use the base address value.
    5. Program the DMACNTn register for the number of triggers per transfer (One-Shot or Continuous modes) or the number of words (bytes) to be transferred (Repeated modes).
    6. Set or clear the SIZE bit to select the data size.
    7. Program the TRMODE<1:0> bits to select the Data Transfer mode.
    8. Program the SAMODE<1:0> and DAMODE<1:0> bits to select the addressing mode.
    9. Enable the DMA channel by setting CHEN.
    10. Enable the trigger source interrupt.

    ### 5.3 Peripheral Module Disable

    Unlike other peripheral modules, the channels of the DMA Controller cannot be individually powered down using the Peripheral Module Disable x (PMDx) registers. Instead, the channels are controlled as two groups. The DMAOMD bit (PMD7<4>) selectively controls DMACH0 through DMACH3. The DMA1MD bit (PMD7<5>) controls DMACH4 and DMACH5. Setting both bits effectively disables the DMA Controller.

    ### 5.4 Registers

    The DMA Controller uses a number of registers to control its operation. The number of registers depends on the number of channels implemented for a particular device.

    There are always four module-level registers (one control and three buffer/address):

    - DMACON: DMA Control Register (Register 5-1)
    - DMAH and DMAL: DMA High and Low Address Limit Registers
    - DMABUF: DMA Transfer Data Buffer

    Each of the DMA channels implements five registers (two control and three buffer/address):

    - DMACHn: DMA Channel n Control Register (Register 5-2)
    - DMAINTn: DMA Channel $n$ Interrupt Control Register (Register 5-3)
    - DMASRCn: DMA Data Source Address Pointer for Channel n Register
    - DMADSTn: DMA Data Destination Source for Channel n Register
    - DMACNTn: DMA Transaction Counter for Channel n Register
    For PIC24FJ128GA204 family devices, there are a total of 34 registers.


    ## REGISTER 5-1: DMACON: DMA ENGINE CONTROL REGISTER

    | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | DMAEN | - | - | - | - | - | - | - |
    | bit 15 |  |  |  | bit 8 |  |  |  |


    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | - | - | PRSSEL |
    | bit 7 |  |  |  |  |  |  |  |

    ## Legend:

    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' $=$ Bit is cleared |

    bit $15 \quad$| DMAEN: DMA Module Enable bit |  |
    | :--- | :--- |
    | 1 | $=$ Enables module |
    | 0 | $=$ Disables module and terminates all active DMA operation(s) |

    bit 14-1 Unimplemented: Read as ' 0 '
    bit $0 \quad$ PRSSEL: Channel Priority Scheme Selection bit
    1 = Round robin scheme
    $0=$ Fixed priority scheme

    ## PIC24FJ128GA204 FAMILY

    ## REGISTER 5-2: DMACHn: DMA CHANNEL n CONTROL REGISTER

    

    | Legend: | $r=$ Reserved bit |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | ' 0 ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

    bit 15-13 Unimplemented: Read as ' 0 '
    bit 12 Reserved: Maintain as ' 0 '
    bit 11 Unimplemented: Read as ' 0 '
    bit 10 NULLW: Null Write Mode bit
    1 = A dummy write is initiated to DMASRCn for every write to DMADSTn
    $0=$ No dummy write is initiated
    bit 9 RELOAD: Address and Count Reload bit ${ }^{(1)}$
    $1=$ DMASRCn, DMADSTn and DMACNTn registers are reloaded to their previous values upon the start of the next operation
    $0=$ DMASRCn, DMADSTn and DMACNTn are not reloaded on the start of the next operation ${ }^{(2)}$
    bit $8 \quad$ CHREQ: DMA Channel Software Request bit ${ }^{(3)}$
    1 = A DMA request is initiated by software; automatically cleared upon completion of a DMA transfer
    $0=$ No DMA request is pending
    bit 7-6 SAMODE<1:0>: Source Address Mode Selection bits
    11 = DMASRCn is used in Peripheral Indirect Addressing and remains unchanged
    $10=$ DMASRCn is decremented based on the SIZE bit after a transfer completion
    01 = DMASRCn is incremented based on the SIZE bit after a transfer completion
    $00=$ DMASRCn remains unchanged after a transfer completion
    bit 5-4 DAMODE<1:0>: Destination Address Mode Selection bits
    11 = DMADSTn is used in Peripheral Indirect Addressing and remains unchanged
    $10=$ DMADSTn is decremented based on the SIZE bit after a transfer completion
    01 = DMADSTn is incremented based on the SIZE bit after a transfer completion
    $00=$ DMADSTn remains unchanged after a transfer completion
    bit 3-2 TRMODE<1:0>: Transfer Mode Selection bits
    11 = Repeated Continuous mode
    $10=$ Continuous mode
    $01=$ Repeated One-Shot mode
    $00=$ One-Shot mode
    bit 1 SIZE: Data Size Selection bit
    1 = Byte (8-bit)
    0 = Word (16-bit)
    bit $0 \quad$ CHEN: DMA Channel Enable bit
    1 = The corresponding channel is enabled
    $0=$ The corresponding channel is disabled
    Note 1: Only the original DMACNTn is required to be stored to recover the original DMASRCn and DMADSTn values.
    2: DMACNTn will always be reloaded in Repeated mode transfers, regardless of the state of the RELOAD bit.
    3: The number of transfers executed while CHREQ is set depends on the configuration of TRMODE<1:0>.

    ## REGISTER 5-3: DMAINTn: DMA CHANNEL n INTERRUPT REGISTER

    

    ## Legend:

    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


    | bit 15 | DBUFWF: DMA Buffered Data Write Flag bit ${ }^{(1)}$ |
    | :---: | :---: |
    |  | $1=$ The content of the DMA buffer has not been written to the location specified in DMADSTn or DMASRCn in Null Write mode <br> $0=$ The content of the DMA buffer has been written to the location specified in DMADSTn or DMASRCn in Null Write mode |
    | bit 14 | Unimplemented: Read as ' 0 ' |
    | bit 13-8 | CHSEL<5:0>: DMA Channel Trigger Selection bits |
    |  | See Table 5-1 for a complete list. |
    | bit 7 | HIGHIF: DMA High Address Limit Interrupt Flag bit ${ }^{(1,2)}$ |
    |  | ```1 = The DMA channel has attempted to access an address higher than DMAH or the upper limit of the data RAM space 0 = The DMA channel has not invoked the high address limit interrupt``` |

    bit 6 LOWIF: DMA Low Address Limit Interrupt Flag bit ${ }^{(1,2)}$
    1 = The DMA channel has attempted to access the DMA SFR address lower than DMAL, but above the SFR range (07FFh)
    $0=$ The DMA channel has not invoked the low address limit interrupt
    bit 5 DONEIF: DMA Complete Operation Interrupt Flag bit ${ }^{(1)}$
    If CHEN = 1:
    1 = The previous DMA session has ended with completion
    $0=$ The current DMA session has not yet completed
    If CHEN = 0:
    1 = The previous DMA session has ended with completion
    $0=$ The previous DMA session has ended without completion
    bit 4 HALFIF: DMA 50\% Watermark Level Interrupt Flag bit ${ }^{(1)}$
    1 = DMACNTn has reached the halfway point to 0000h
    $0=$ DMACNTn has not reached the halfway point
    bit $3 \quad$ OVRUNIF: DMA Channel Overrun Flag bit ${ }^{(1)}$
    1 = The DMA channel is triggered while it is still completing the operation based on the previous trigger
    $0=$ The overrun condition has not occurred
    bit 2-1 Unimplemented: Read as ' 0 '
    bit $0 \quad$ HALFEN: DMA Halfway Completion Watermark bit
    1 = Interrupts are invoked when DMACNTn has reached its halfway point and at completion
    $0=$ An interrupt is invoked only at the completion of the transfer
    Note 1: Setting these flags in software does not generate an interrupt.
    2: Testing for address limit violations (DMASRCn or DMADSTn is either greater than DMAH or less than DMAL) is NOT done before the actual access.

    ## PIC24FJ128GA204 FAMILY

    TABLE 5-1: DMA CHANNEL TRIGGER SOURCES

    | CHSEL<5:0> | Trigger (Interrupt) | CHSEL<5:0> | Trigger (Interrupt) |
    | :---: | :---: | :---: | :---: |
    | 000000 | (Unimplemented) | 100000 | UART2 Transmit |
    | 000001 | SPI3 General Event | 100001 | UART2 Receive |
    | 000010 | I2C1 Slave Event | 100010 | External Interrupt 2 |
    | 000011 | UART4 Transmit | 100011 | Timer5 |
    | 000100 | UART4 Receive | 100100 | Timer4 |
    | 000101 | UART4 Error | 100101 | Output Compare 4 |
    | 000110 | UART3 Transmit | 100110 | Output Compare 3 |
    | 000111 | UART3 Receive | 100111 | DMA Channel 2 |
    | 001000 | UART3 Error | 101000 | I2C2 Slave Event |
    | 001001 | CTMU Event | 101001 | External Interrupt 1 |
    | 001010 | HLVD | 101010 | Interrupt-on-Change |
    | 001011 | CRC Done | 101011 | Comparators Event |
    | 001100 | UART2 Error | 101100 | SPI3 Receive Event |
    | 001101 | UART1 Error | 101101 | I2C1 Master Event |
    | 001110 | RTCC | 101110 | DMA Channel 1 |
    | 001111 | DMA Channel 5 | 101111 | A/D Converter |
    | 010000 | External Interrupt 4 | 110000 | UART1 Transmit |
    | 010001 | External Interrupt 3 | 110001 | UART1 Receive |
    | 010010 | SPI2 Receive Event | 110010 | SPI1 Transmit Event |
    | 010011 | I2C2 Master Event | 110011 | SPI1 General Event |
    | 010100 | DMA Channel 4 | 110100 | Timer3 |
    | 010101 | EPMP | 110101 | Timer2 |
    | 010110 | SPI1 Receive Event | 110110 | Output Compare 2 |
    | 010111 | Output Compare 6 | 110111 | Input Capture 2 |
    | 011000 | Output Compare 5 | 111000 | DMA Channel 0 |
    | 011001 | Input Capture 6 | 111001 | Timer1 |
    | 011010 | Input Capture 5 | 111010 | Output Compare 1 |
    | 011011 | Input Capture 4 | 111011 | Input Capture 1 |
    | 011100 | Input Capture 3 | 111100 | External Interrupt 0 |
    | 011101 | DMA Channel 3 | 111101 | Reserved |
    | 011110 | SPI2 Transmit Event | 111110 | SPI3 Transmit Event |
    | 011111 | SPI2 General Event | 111111 | Cryptographic Done |

    ### 6.0 FLASH PROGRAM MEMORY

    Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Program Memory" (DS39715). The information in this data sheet supersedes the information in the FRM.

    The PIC24FJ128GA204 family of devices contains internal Flash program memory for storing and executing application code. The program memory is readable, writable and erasable. The Flash memory can be programmed in four ways:

    - In-Circuit Serial Programming ${ }^{\text {TM }}$ (ICSP ${ }^{\text {TM }}$ )
    - Run-Time Self-Programming (RTSP)
    - JTAG
    - Enhanced In-Circuit Serial Programming (Enhanced ICSP)
    ICSP allows a PIC24FJ128GA204 family device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the
    microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.
    RTSP is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user may write program memory data in blocks of 64 instructions (192 bytes) at a time and erase program memory in blocks of 512 instructions ( 1536 bytes) at a time.


    ### 6.1 Table Instructions and Flash Programming

    Regardless of the method used, all programming of Flash memory is done with the Table Read and Table Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a $W$ register, specified in the table instruction, as shown in Figure 6-1.
    The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.
    The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

    FIGURE 6-1: ADDRESSING FOR TABLE REGISTERS
    

    ### 6.2 RTSP Operation

    The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows (512 instructions) at a time and to program one row at a time. It is also possible to program single words.
    The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory on boundaries of 1536 bytes and 192 bytes, respectively.
    When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using Table Writes is stored in holding latches until the programming sequence is executed.

    Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.
    To ensure that no data is corrupted during a write, any unused address should be programmed with FFFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.
    The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.
    Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

    Note: Writing to a location multiple times without erasing is not recommended.

    All of the Table Write operations are single-word writes (2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

    ### 6.3 JTAG Operation

    The PIC24F family supports JTAG boundary scan. Boundary scan can improve the manufacturing process by verifying pin to PCB connectivity.

    ### 6.4 Enhanced In-Circuit Serial Programming

    Enhanced In-Circuit Serial Programming uses an on-board bootloader, known as the Program Executive (PE), to manage the programming process. Using an SPI data frame format, the Program Executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

    ### 6.5 Control Registers

    There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.
    The NVMCON register (Register 6-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.
    NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55 h and AAh to the NVMKEY register. For more information, refer to Section 6.6 "Programming Operations".

    ### 6.6 Programming Operations

    A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

    ## REGISTER 6-1: NVMCON: FLASH MEMORY CONTROL REGISTER

    | R/S-0, HC ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | R-0, HSC ${ }^{(1)}$ | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | WR | WREN | WRERR | - | - | - | - | - |
    | bit 15 bit 8 |  |  |  |  |  |  |  |


    | $\mathrm{U}-0$ | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


    | Legend: | $\mathrm{S}=$ Settable bit | $\mathrm{HC}=$ Hardware Clearable bit |
    | :--- | :--- | :--- |
    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |
    | HSC = Hardware Settable/Clearable bit |  |  |

    bit 15 WR: Write Control bit ${ }^{(1)}$
    1 = Initiates a Flash memory program or erase operation; the operation is self-timed and the bit is cleared by hardware once the operation is complete
    $0=$ Program or erase operation is complete and inactive
    bit 14 WREN: Write Enable bit ${ }^{(1)}$
    1 = Enables Flash program/erase operations
    $0=$ Inhibits Flash program/erase operations
    bit 13 WRERR: Write Sequence Error Flag bit ${ }^{(1)}$
    $1=$ An improper program or erase sequence attempt, or termination has occurred (bit is set automatically on any set attempt of the WR bit)
    $0=$ The program or erase operation completed normally
    bit 12-7 Unimplemented: Read as ' 0 '
    bit 6 ERASE: Erase/Program Enable bit ${ }^{(1)}$
    1 = Performs the erase operation specified by the NVMOP<3:0> bits on the next WR command
    $0=$ Performs the program operation specified by the NVMOP<3:0> bits on the next WR command
    bit 5-4
    Unimplemented: Read as ' 0 '
    bit 3-0 NVMOP<3:0>: NVM Operation Select bits ${ }^{(1,2)}$
    $1111=$ Memory bulk erase operation $($ ERASE $=1)$ or no operation $(\text { ERASE }=0)^{(3)}$
    $0011=$ Memory word program operation (ERASE $=0$ ) or no operation (ERASE =1)
    $0010=$ Memory page erase operation (ERASE =1) or no operation (ERASE = 0)
    $0001=$ Memory row program operation $($ ERASE $=0)$ or no operation $($ ERASE $=1)$
    Note 1: These bits can only be reset on a Power-on Reset.
    2: All other combinations of $N V M O P<3: 0>$ are unimplemented.
    3: Available in ICSP ${ }^{\text {TM }}$ mode only; refer to the device programming specification.

    ## PIC24FJ128GA204 FAMILY

    ### 6.6.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

    The user can program one row of Flash program memory at a time. To do this, it is necessary to erase the 8 -row erase block containing the desired row. The general process is:

    1. Read eight rows of program memory ( 512 instructions) and store in data RAM.
    2. Update the program data in RAM with the desired new data.
    3. Erase the block (see Example 6-1):
    a) Set the NVMOPx bits (NVMCON<3:0>) to ' 0010 ' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
    b) Write the starting address of the block to be erased into the TBLPAG and W registers.
    c) Write 55h to NVMKEY.
    d) Write AAh to NVMKEY.
    e) Set the WR bit ( $\mathrm{NVMCON}<15>$ ). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.
    4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 6-3).
    5. Write the program block to Flash memory:
    a) Set the NVMOPx bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
    b) Write 55h to NVMKEY.
    c) Write AAh to NVMKEY.
    d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
    6. Repeat Steps 4 and 5 , using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.
    For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPs, as shown in Example 6-4.

    EXAMPLE 6-1: ERASING A PROGRAM MEMORY BLOCK (ASSEMBLY LANGUAGE CODE)

    ```
    ; Set up NVMCON for block erase operation
    MOV #0x4042, W0 ;
    MOV WO, NVMCON ; Initialize NVMCON
    ; Init pointer to row to be ERASED
    MOV #tblpage(PROG_ADDR), W0 ;
    MOV WO, TBLPAG ; Initialize Program Memory (PM) Page Boundary SFR
    MOV #tbloffset(PROG_ADDR), W0 ; Initialize in-page EA<15:0> pointer
    TBLWTL WO, [WO] ; Set base address of erase block
    DISI #5 ; Block all interrupts with priority <7
    MOV.B #0x55, W0
    MOV WO, NVMKEY ; Write the 0x55 key
    MOV.B #0xAA, W1
    MOV W1, NVMKEY ; Write the 0xAA key
    BSET NVMCON, #WR ; Start the erase sequence
    NOP ; Insert two NOPs after the erase
    NOP ; command is asserted
    ```


    ## EXAMPLE 6-2: ERASING A PROGRAM MEMORY BLOCK ('C’ LANGUAGE CODE)

    // C example using MPLAB C30

    ```
    unsigned long progAddr = 0xXXXXXX;
    // Address of row to write
    unsigned int offset;
    //Set up pointer to the first memory location to be written
    TBLPAG = progAddr>>16; // Initialize PM Page Boundary SFR
    offset = progAddr & 0xFFFF; // Initialize lower word of address
    __builtin_tblwtl(offset, 0x0000); // Set base address of erase block
    NVMCON = 0x4042; 
    asm("DISI #5"); // Block all interrupts with priority <7
    __builtin_write_NVM(); // check function to perform unlock
    // for next 5 instructions
    // sequence and set WR
    ```


    ## EXAMPLE 6-3: LOADING THE WRITE BUFFERS

    ```
    ; Set up NVMCON for row programming operations
    MOV #0x4001, W0 ;
    MOV WO, NVMCON ; Initialize NVMCON
    ; Set up a pointer to the first program memory location to be written
    ; program memory selected, and writes enabled
    \begin{tabular}{lll} 
    MOV & \(\# 0 \times 0000\), W0 & ; \\
    MOV & WO, TBLPAG & ; Initialize PM Page Boundary SFR \\
    MOV & \(\# 0 \times 6000\), W0 & ; An example program memory address
    \end{tabular}
    ; Perform the TBLWT instructions to write the latches
    ; Oth_program_word
    MOV #LOW_WORD_0, W2 ;
    MOV #HIGH_BYTE_0, W3 ;
    TBLWTL W2, [W̄0] ; Write PM low word into program latch
    TBLWTH W3, [WO++] ; Write PM high byte into program latch
    ; 1st_program_word
    MOV #LOW_WORD_1, W2 ;
    MOV #HIGH_BYTE_1, W3 ;
    TBLWTL W2, [W0] ; Write PM low word into program latch
    TBLWTH W3, [WO++] ; Write PM high byte into program latch
    ; 2nd_program_word
    MOV #LOW_WORD_2, W2 ;
    MOV #HIG\overline{H_BYTE_2, W3 ;}
    TBLWTL W2, [\overline{W}0] ; Write PM low word into program latch
    TBLWTH W3, [W0++] ; Write PM high byte into program latch
    \bullet
    -
    \bullet
    ; 63rd_program_word
    MOV #LOW_WORD_63, W2 ;
    MOV #HIG\overline{H_BYTE_63, W3 ;}
    TBLWTL W2, [WO] ; Write PM low word into program latch
    TBLWTH W3, [W0] ; Write PM high byte into program latch
    ```


    ## EXAMPLE 6-4: INITIATING A PROGRAMMING SEQUENCE

    | DISI | \# 5 | ; Block all interrupts with priority <7 <br> ; for next 5 instructions |
    | :---: | :---: | :---: |
    | MOV.B | \#0x55, W0 |  |
    | MOV | W0, NVMKEY | ; Write the 0x55 key |
    | MOV.B | \#0xAA, W1 | ; |
    | MOV | W1, NVMKEY | ; Write the 0xAA key |
    | BSET | NVMCON, \#WR | ; Start the programming sequence |
    | NOP |  | ; Required delays |
    | NOP |  |  |
    | BTSC | NVMCON, \#15 | ; and wait for it to be |
    | BRA | \$-2 | ; completed |

    ## PIC24FJ128GA204 FAMILY

    ### 6.6.2 PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

    If a Flash location has been erased, it can be programmed using Table Write instructions to write an instruction word (24-bit) into the write latch. The TBLPAG register is loaded with the 8 Most Significant Bytes (MSBs) of the Flash address. The TBLWTL and TBLWTH instructions write the desired data into the write
    latches and specify the lower 16 bits of the program memory address to write to. To configure the NVMCON register for a word write, set the NVMOPx bits ( $\mathrm{NVMCON}<3: 0>$ ) to '0011'. The write is performed by executing the unlock sequence and setting the WR bit (see Example 6-5). An equivalent procedure in ' $C$ ' compiler language, using the MPLAB ${ }^{\circledR} \mathrm{C} 30$ compiler and built-in hardware functions, is shown in Example 6-6.

    ## EXAMPLE 6-5: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

    ```
    ; Setup a pointer to data Program Memory
    MOV #tblpage(PROG_ADDR), WO ;
    MOV WO, TBLPAG ;Initialize PM Page Boundary SFR
    MOV #tbloffset(PROG_ADDR), WO ;Initialize a register with program memory address
    MOV #LOW_WORD_N, W2 ;
    MOV #HIGH_BYTE_N, W3 ;
    TBLWTL W2, [W0] ; Write PM low word into program latch
    TBLWTH W3, [W0++] ; Write PM high byte into program latch
    ; Setup NVMCON for programming one word to data Program Memory
    MOV #0x4003, W0 ;
    MOV WO, NVMCON ; Set NVMOP bits to 0011
    DISI #5 ; Disable interrupts while the KEY sequence is written
    MOV.B #0x55, W0 ; Write the key sequence
    MOV WO, NVMKEY
    MOV.B #0xAA, WO
    MOV WO, NVMKEY
    BSET NVMCON, #WR ; Start the write cycle
    NOP ; Required delays
    NOP
    ```


    ## EXAMPLE 6-6: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY ('C’ LANGUAGE CODE)

    ```
    // C example using MPLAB C30
    unsigned int offset;
    unsigned long progAddr = 0xXXXXXX; // Address of word to program
    unsigned int progDataL = 0xXXXX; // Data to program lower word
    unsigned char progDataH = 0xXX; // Data to program upper byte
    //Set up NVMCON for word programming
    NVMCON = 0x4003; // Initialize NVMCON
    //Set up pointer to the first memory location to be written
    TBLPAG = progAddr>>16; // Initialize PM Page Boundary SFR
    offset = progAddr & 0xFFFF; // Initialize lower word of address
    //Perform TBLWT instructions to write latches
    __builtin_tblwtl(offset, progDataL); // Write to address low word
    __builtin_tblwth(offset, progDataH); // Write to upper byte
    asm("DISI #5"); // Block interrupts with priority <7
    // for next 5 instructions
    __builtin_write_NVM(); // C30 function to perform unlock
    // sequence and set WR
    ```


    ### 7.0 RESETS

    Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Reset" (DS39712). The information in this data sheet supersedes the information in the FRM.

    The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

    - POR: Power-on Reset
    - MCLR: Master Clear Pin Reset
    - SWR: RESET Instruction
    - WDT: Watchdog Timer Reset
    - BOR: Brown-out Reset
    - CM: Configuration Mismatch Reset
    - TRAPR: Trap Conflict Reset
    - IOPUWR: Illegal Opcode Reset
    - UWR: Uninitialized W Register Reset

    A simplified block diagram of the Reset module is shown in Figure 7-1.

    Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.

    Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

    All types of device Resets will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 7-1). In addition, Reset events occurring while an extreme power-saving feature is in use (such as VBAT) will set one or more status bits in the RCON2 register (Register 7-2). A POR will clear all bits, except for the BOR and POR ( $\mathrm{RCON}<1: 0>$ ) bits, which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.
    The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this data sheet.

    Note: The status bits in the RCON registers should be cleared after they are read so that the next RCON register values after a device Reset will be meaningful.

    FIGURE 7-1: RESET SYSTEM BLOCK DIAGRAM
    

    ## PIC24FJ128GA204 FAMILY

    ## REGISTER 7-1: RCON: RESET CONTROL REGISTER

    | R/W-0 | R/W-0 | U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | TRAPR $^{(1)}$ | IOPUWR $^{(1)}$ | - | RETEN $^{(2)}$ | - | DPSLP $^{(1)}$ | CM $^{(1)}$ | VREGS $^{(3)}$ |
    | bit 15 |  |  |  |  |  |  |  |


    | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-1 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | EXTR $^{(1)}$ | SWR $^{(1)}$ | SWDTEN $^{(4)}$ | WDTO $^{(1)}$ | SLEEP $^{(1)}$ | IDLE $^{(1)}$ | BOR $^{(1)}$ | POR $^{(1)}$ |
    | bit 7 |  |  | bit 0 |  |  |  |  |

    ## Legend:

    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

    bit 15
    TRAPR: Trap Reset Flag bit ${ }^{(1)}$
    1 = A Trap Conflict Reset has occurred
    $0=$ A Trap Conflict Reset has not occurred
    bit 14 IOPUWR: Illegal Opcode or Uninitialized W Access Reset Flag bit ${ }^{(1)}$
    1 = An illegal opcode detection, an illegal address mode or Uninitialized W register is used as an Address Pointer and caused a Reset
    $0=$ An illegal opcode or Uninitialized W register Reset has not occurred
    Unimplemented: Read as ' 0 '
    bit 12 RETEN: Retention Mode Enable bit ${ }^{(2)}$
    1 = Retention mode is enabled while device is in Sleep modes ( 1.2 V regulator supplies to the core)
    $0=$ Retention mode is disabled; normal voltage levels are present
    bit 11
    Unimplemented: Read as ' 0 '
    bit 10 DPSLP: Deep Sleep Flag bit ${ }^{(1)}$
    1 = Device has been in Deep Sleep mode
    0 = Device has not been in Deep Sleep mode
    bit $9 \quad$ CM: Configuration Word Mismatch Reset Flag bit ${ }^{(1)}$
    1 = A Configuration Word Mismatch Reset has occurred
    0 = A Configuration Word Mismatch Reset has not occurred
    bit $8 \quad$ VREGS: Program Memory Power During Sleep bit ${ }^{(3)}$
    1 = Program memory bias voltage remains powered during Sleep
    $0=$ Program memory bias voltage is powered down during Sleep
    bit $7 \quad$ EXTR: External Reset $(\overline{\mathrm{MCLR}})$ Pin bit ${ }^{(1)}$
    1 = A Master Clear (pin) Reset has occurred
    $0=$ A Master Clear (pin) Reset has not occurred
    bit $6 \quad$ SWR: Software Reset (Instruction) Flag bit ${ }^{(1)}$
    1 = A RESET instruction has been executed
    $0=A$ RESET instruction has not been executed
    Note 1: All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
    2: If the $\overline{\text { LPCFG }}$ Configuration bit is ' 1 ' (unprogrammed), the retention regulator is disabled and the RETEN bit has no effect.
    3: Re-enabling the regulator after it enters Standby mode will add a delay, TVREG, when waking up from Sleep. Applications that do not use the voltage regulator should set this bit to prevent this delay from occurring.
    4: If the FWDTEN Configuration bit is ' 1 ' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

    ## REGISTER 7-1: RCON: RESET CONTROL REGISTER (CONTINUED)

    bit 5
    SWDTEN: Software Enable/Disable of WDT bit ${ }^{(4)}$
    $1=$ WDT is enabled
    $0=$ WDT is disabled
    bit $4 \quad$ WDTO: Watchdog Timer Time-out Flag bit ${ }^{(1)}$
    1 = WDT time-out has occurred
    $0=$ WDT time-out has not occurred
    bit 3 SLEEP: Wake from Sleep Flag bit ${ }^{(1)}$
    1 = Device has been in Sleep mode
    $0=$ Device has not been in Sleep mode
    bit 2 IDLE: Wake from Idle Flag bit ${ }^{(1)}$
    1 = Device has been in Idle mode
    $0=$ Device has not been in Idle mode
    bit 1 BOR: Brown-out Reset Flag bit ${ }^{(1)}$
    1 = A Brown-out Reset has occurred (also set after a Power-on Reset)
    $0=$ A Brown-out Reset has not occurred
    bit 0
    POR: Power-on Reset Flag bit ${ }^{(1)}$
    1 = A Power-on Reset has occurred
    0 = A Power-on Reset has not occurred
    Note 1: All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
    2: If the $\overline{\text { LPCFG }}$ Configuration bit is ' 1 ' (unprogrammed), the retention regulator is disabled and the RETEN bit has no effect.
    3: Re-enabling the regulator after it enters Standby mode will add a delay, TVREG, when waking up from Sleep. Applications that do not use the voltage regulator should set this bit to prevent this delay from occurring.
    4: If the FWDTEN Configuration bit is ' 1 ' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

    ## PIC24FJ128GA204 FAMILY

    ## REGISTER 7-2: RCON2: RESET AND SYSTEM CONTROL REGISTER 2

    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | - | - | - |
    | bit 15 |  |  |  |  |  |  |  |
    | bit 8 |  |  |  |  |  |  |  |


    | U-0 | U-0 | U-0 | r-0 | R/CO-1 | R/CO-1 | R/CO-1 | R/CO-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | VDDBOR ${ }^{(1)}$ | VDDPOR ${ }^{(1,2)}$ | VBPOR ${ }^{(1,3)}$ | VBAT ${ }^{(1)}$ |
    |  |  |  |  |  |  |  |  |


    | Legend: | $C O=$ Clearable Only bit | $r=$ Reserved bit |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | $-n=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |

    bit 15-5 Unimplemented: Read as ' 0 '
    bit 4 Reserved: Maintain as ' 0 '
    bit $3 \quad$ VDDBOR: VDD Brown-out Reset Flag bit ${ }^{(1)}$
    1 = A VDD Brown-out Reset has occurred (set by hardware)
    0 = A VDD Brown-out Reset has not occurred
    bit 2 VDDPOR: VDD Power-on Reset Flag bit ${ }^{(1,2)}$
    1 = A VDD Power-on Reset has occurred (set by hardware)
    0 = A VDD Power-on Reset has not occurred
    bit $1 \quad$ VBPOR: VBPOR Flag bit ${ }^{(1,3)}$
    $1=A$ VBAT POR has occurred (no battery is connected to the Vbat pin or VBAT power below the Deep Sleep Semaphore register retention level is set by hardware)
    $0=A$ Vbat POR has not occurred
    bit 0
    VBAT: Vbat Flag bit ${ }^{(1)}$
    1 = A POR exit has occurred while power was applied to the VBAT pin (set by hardware)
    $0=A$ POR exit from VBAT has not occurred
    Note 1: This bit is set in hardware only; it can only be cleared in software.
    2: This bit indicates a Vdd Power-on Reset. Setting the POR bit (RCON<0>) indicates a Vcore Power-on Reset.
    3: This bit is set when the device is originally powered up, even if power is present on Vbat.

    ## TABLE 7-1: RESET FLAG BIT OPERATION

    | Flag Bit | Setting Event | Clearing Event |
    | :---: | :---: | :---: |
    | TRAPR (RCON<15>) | Trap Conflict Event | POR |
    | IOPUWR (RCON<14>) | Illegal Opcode or Uninitialized W Register Access | POR |
    | CM (RCON<9>) | Configuration Mismatch Reset | POR |
    | EXTR (RCON<7>) | $\overline{\mathrm{MCLR}}$ Reset | POR |
    | SWR (RCON<6>) | RESET Instruction | POR |
    | WDTO (RCON<4>) | WDT Time-out | CLRWDT, PWRSAV Instruction, POR |
    | SLEEP (RCON<3>) | PWRSAV \#0 Instruction | POR |
    | DPSLP (RCON<10>) | PWRSAV \#0 Instruction while DSEN bit is Set | POR |
    | IDLE (RCON<2>) | PWRSAV \#1 Instruction | POR |
    | BOR (RCON<1>) | POR, BOR | - |
    | POR (RCON<0>) | POR | - |

    Note: All Reset flag bits may be set or cleared by the user software.

    ### 7.1 Special Function Register Reset States

    Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

    The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the $\mathrm{FNOSC}<2: 0>$ bits in Flash Configuration Word 2 (CW2); see Table 7-2. The RCFGCAL and NVMCON registers are only affected by a POR.

    ### 7.2 Device Reset Times

    The Reset times for various types of device Reset are summarized in Table 7-3. Note that the Master Reset Signal, SYSRST, is released after the POR delay time expires.
    The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.
    The Fail-Safe Clock Monitor (FSCM) delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

    ### 7.3 Brown-out Reset (BOR)

    PIC24FJ128GA204 family devices implement a BOR circuit that provides the user with several configuration and power-saving options. The BOR is controlled by the BOREN (CW3<12>) Configuration bit.
    When BOR is enabled, any drop of VDD below the BOR threshold results in a device BOR. Threshold levels are described in Section 32.1 "DC Characteristics" (Parameter DC17A).

    ### 7.4 Clock Source Selection at Reset

    If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 7-2. If clock switching is disabled, the system clock source is always selected according to the Oscillator Configuration bits. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Oscillator" (DS39700).

    TABLE 7-2: OSCILLATOR SELECTION vs. TYPE OF RESET (CLOCK SWITCHING ENABLED)

    | Reset Type | Clock Source Determinant |
    | :--- | :--- |
    | POR | FNOSC $<2: 0>$ Configuration bits |
    | BOR | $(\mathrm{CW} 2<10: 8>)$ |
    | $\overline{\text { MCLR }}$ | COSC $<2: 0>$ |
    | WDTO Control bits |  |
    | SWR |  |

    ## PIC24FJ128GA204 FAMILY

    ## TABLE 7-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

    | Reset Type | Clock Source | $\overline{\text { SYSRST Delay }}$ | System Clock Delay | Notes |
    | :---: | :---: | :---: | :---: | :---: |
    | POR | EC | TPOR + TSTARTUP + TRST | - | 1, 2, 3 |
    |  | ECPLL | TPOR + TSTARTUP + TRST | TLOCK | 1, 2, 3, 5 |
    |  | XT, HS, SOSC | TPOR + TSTARTUP + TRST | Tost | 1, 2, 3, 4 |
    |  | XTPLL, HSPLL | TPOR + Tstartup + Trst | Tost + Tlock | 1, 2, 3, 4, 5 |
    |  | FRC, FRCDIV | TPOR + Tstartup + Trst | Tfrc | 1, 2, 3, 6, 7 |
    |  | FRCPLL | TPOR + TSTARTUP + TRST | Tfrc + Tlock | 1, 2, 3, 5, 6 |
    |  | LPRC | TPOR + TSTARTUP + TRST | TLPRC | 1, 2, 3, 6 |
    | BOR | EC | Tstartup + Trst | - | 2, 3 |
    |  | ECPLL | Tstartup + TRSt | Tlock | 2, 3, 5 |
    |  | XT, HS, SOSC | Tstartup + TRST | Tost | 2, 3, 4 |
    |  | XTPLL, HSPLL | Tstartup + Trst | Tost + Tlock | 2, 3, 4, 5 |
    |  | FRC, FRCDIV | Tstartup + TRST | Tfrc | 2, 3, 6, 7 |
    |  | FRCPLL | Tstartup + TRST | Tfrc + TLOCK | 2, 3, 5, 6 |
    |  | LPRC | Tstartup + TRST | TLPRC | 2, 3, 6 |
    | $\overline{\text { MCLR }}$ | Any Clock | TRST | - | 3 |
    | WDT | Any Clock | TRST | - | 3 |
    | Software | Any clock | TRST | - | 3 |
    | Illegal Opcode | Any Clock | TRST | - | 3 |
    | Uninitialized W | Any Clock | TRST | - | 3 |
    | Trap Conflict | Any Clock | TRST | - | 3 |

    Note 1: TPOR = Power-on Reset Delay ( $10 \mu \mathrm{~s}$ nominal).
    2: TSTARTUP = TVREG.
    3: $\quad$ TRST $=$ Internal State Reset Time ( $2 \mu \mathrm{~s}$ nominal).
    4: Tost = Oscillator Start-up Timer (OST). A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
    5: $\quad$ TLOCK $=$ PLL Lock Time.
    6: TFRC and TLPRC $=$ RC Oscillator Start-up Times.
    7: If Two-Speed Start-up is enabled, regardless of the Primary Oscillator selected, the device starts with FRC so the system clock delay is just TFRC, and in such cases, FRC start-up time is valid; it switches to the Primary Oscillator after its respective clock delay.

    ### 7.4.1 POR AND LONG OSCILLATOR START-UP TIMES

    The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

    - The oscillator circuit has not begun to oscillate.
    - The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
    - The PLL has not achieved a lock (if PLL is used).

    The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

    ### 7.4.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

    If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC Oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine (TSR).

    ### 8.0 INTERRUPT CONTROLLER

    Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Interrupts" (DS70000600). The information in this data sheet supersedes the information in the FRM.

    The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24F CPU. It has the following features:

    - Up to 8 processor exceptions and software traps
    - Seven user-selectable priority levels
    - Interrupt Vector Table (IVT) with up to 118 vectors
    - Unique vector for each interrupt or exception source
    - Fixed priority within a specified user priority level
    - Alternate Interrupt Vector Table (AIVT) for debug support
    - Fixed interrupt entry and return latencies


    ### 8.1 Interrupt Vector Table

    The Interrupt Vector Table (IVT) is shown in Figure 8-1. The IVT resides in program memory, starting at location, 000004 h . The IVT contains 126 vectors, consisting of 8 non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24 -bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).
    Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with Vector 0 will take priority over interrupts at any other vector address.
    PIC24FJ128GA204 family devices implement nonmaskable traps and unique interrupts. These are summarized in Table 8-1 and Table 8-2.

    ### 8.1.1 ALTERNATE INTERRUPT VECTOR TABLE

    The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 8-1. The ALTIVT (INTCON2<15>) control bit provides access to the AIVT. If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.
    The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

    ### 8.2 Reset Sequence

    A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset, which forces the PC to zero. The microcontroller then begins program execution at location, 000000 h . The user programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.

    Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

    ## PIC24FJ128GA204 FAMILY

    FIGURE 8-1: PIC24F INTERRUPT VECTOR TABLE
    

    TABLE 8-1: TRAP VECTOR DETAILS

    | Vector Number | IVT Address | AIVT Address | Trap Source |
    | :---: | :---: | :---: | :--- |
    | 0 | 000004 h | 000104 h | Reserved |
    | 1 | 000006 h | 000106 h | Oscillator Failure |
    | 2 | 000008 h | 000108 h | Address Error |
    | 3 | 00000 Ah | 00010 Ah | Stack Error |
    | 4 | 00000Ch | 00010Ch | Math Error |
    | 5 | 00000 Eh | 00010 Eh | Reserved |
    | 6 | 000010h | 000110h | Reserved |
    | 7 | 000012 h | 000112 h | Reserved |

    TABLE 8-2: IMPLEMENTED INTERRUPT VECTORS

    | Interrupt Source | Vector \# | $\begin{gathered} \text { IRQ } \\ \# \end{gathered}$ | IVT <br> Address | AIVT <br> Address | Interrupt Bit Locations |  |  |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    |  |  |  |  |  | Flag | Enable | Priority |
    | ADC1 Interrupt | 21 | 13 | 00002Eh | 00012Eh | IFS0<13> | IEC0<13> | IPC3<6:4> |
    | Comparator Event | 26 | 18 | 000038h | 000138h | IFS1<2> | IEC1<2> | IPC4<10:8> |
    | CRC Generator | 75 | 67 | 00009Ah | 00019Ah | IFS4<3> | IEC4<3> | IPC16<14:12> |
    | CTMU Event | 85 | 77 | 0000AEh | 0001AEh | IFS4<13> | IEC4<13> | IPC19<6:4> |
    | Cryptographic Operation Done | 63 | 55 | 000082h | 000182h | IFS3<7> | IEC3<7> | IPC13<14:12> |
    | Cryptographic Key Store Program Done | 64 | 56 | 000084h | 000184h | IFS3<8> | IEC3<8> | IPC14<2:0> |
    | Cryptographic Buffer Ready | 42 | 34 | 000058h | 000158h | IFS2<2> | IEC2<2> | IPC8<10:8> |
    | Cryptographic Rollover | 43 | 35 | 00005Ah | 00015Ah | IFS2<3> | IEC2<3> | IPC8<14:12> |
    | DMA Channel 0 | 12 | 4 | 00001Ch | 00011Ch | IFS0<4> | IEC0<4> | IPC1<2:0> |
    | DMA Channel 1 | 22 | 14 | 000030h | 000130h | IFS0<14> | IEC0<14> | IPC3<10:8> |
    | DMA Channel 2 | 32 | 24 | 000044h | 000144h | IFS1<8> | IEC1<8> | IPC6<2:0> |
    | DMA Channel 3 | 44 | 36 | 00005Ch | 00015Ch | IFS2<4> | IEC2<4> | IPC9<2:0> |
    | DMA Channel 4 | 54 | 46 | 000070h | 000170h | IFS2<14> | IEC2<14> | IPC11<10:8> |
    | DMA Channel 5 | 69 | 61 | 00008Eh | 00018Eh | IFS3<13> | IEC3<13> | IPC15<6:4> |
    | External Interrupt 0 | 8 | 0 | 000014h | 000114h | IFS0<0> | IEC0<0> | IPC0<2:0> |
    | External Interrupt 1 | 28 | 20 | 00003Ch | 00013Ch | IFS1<4> | IEC1<4> | IPC5<2:0> |
    | External Interrupt 2 | 37 | 29 | 00004Eh | 00014Eh | IFS1<13> | IEC1<13> | IPC7<6:4> |
    | External Interrupt 3 | 61 | 53 | 00007Eh | 00017Eh | IFS3<5> | IEC3<5> | IPC13<6:4> |
    | External Interrupt 4 | 62 | 54 | 000080h | 000180h | IFS3<6> | IEC3<6> | IPC13<10:8> |
    | FRC Self-Tune | 114 | 106 | 0000E8h | 0001E8h | IFS6<10> | IEC6<10> | IPC26<10:8> |
    | I2C1 Master Event | 25 | 17 | 000036h | 000136h | IFS1<1> | IEC1<1> | IPC4<6:4> |
    | I2C1 Slave Event | 24 | 16 | 000034h | 000134h | IFS1<0> | IEC1<0> | IPC4<2:0> |
    | I2C1 Bus Collision | 92 | 84 | 0000BC | 0001BC | IFS5<4> | IEC5<4> | IPC21<2:0> |
    | I2C2 Master Event | 58 | 50 | 000078h | 000178h | IFS3<2> | IEC3<2> | IPC12<10:8> |
    | I2C2 Slave Event | 57 | 49 | 000076h | 000176h | IFS3<1> | IEC3<1> | IPC12<6:4> |
    | I2C2 Bus Collision. | 93 | 85 | 0000BE | 0001BE | IFS5<5> | IEC5<5> | IPC21<6:4> |
    | Input Capture 1 | 9 | 1 | 000016h | 000116h | IFS0<1> | IEC0<1> | IPC0<6:4> |
    | Input Capture 2 | 13 | 5 | 00001Eh | 00011Eh | IFS0<5> | IEC0<5> | IPC1<6:4> |
    | Input Capture 3 | 45 | 37 | 00005Eh | 00015Eh | IFS2<5> | IEC2<5> | IPC9<6:4> |
    | Input Capture 4 | 46 | 38 | 000060h | 000160h | IFS2<6> | IEC2<6> | IPC9<10:8> |
    | Input Capture 5 | 47 | 39 | 000062h | 000162h | IFS2<7> | IEC2<7> | IPC9<14:12> |
    | Input Capture 6 | 48 | 40 | 000064h | 000164h | IFS2<8> | IEC2<8> | IPC10<2:0> |
    | JTAG | 125 | 117 | 0000FEh | 0001FEh | IFS7<5> | IEC7<5> | IPC29<6:4> |
    | Input Change Notification (ICN) | 27 | 19 | 00003Ah | 00013Ah | IFS1<3> | IEC1<3> | IPC4<14:12> |
    | High/Low-Voltage Detect (HLVD) | 80 | 72 | 0000A4h | 0001A4h | IFS4<8> | IEC4<8> | IPC18<2:0> |
    | Output Compare 1 | 10 | 2 | 000018h | 000118h | IFS0<2> | IEC0<2> | IPC0<10:8> |
    | Output Compare 2 | 14 | 6 | 000020h | 000120h | IFS0<6> | IEC0<6> | IPC1<10:8> |
    | Output Compare 3 | 33 | 25 | 000046h | 000146h | IFS1<9> | IEC1<9> | IPC6<6:4> |
    | Output Compare 4 | 34 | 26 | 000048h | 000148h | IFS1<10> | IEC1<10> | IPC6<10:8> |
    | Output Compare 5 | 49 | 41 | 000066h | 000166h | IFS2<9> | IEC2<9> | IPC10<6:4> |
    | Output Compare 6 | 50 | 42 | 000068h | 000168h | IFS2<10> | IEC2<10> | IPC10<10:8> |
    | Enhanced Parallel Master Port (EPMP) | 53 | 45 | 00006Eh | 00016Eh | IFS2<13> | IEC2<13> | IPC11<6:4> |
    | Real-Time Clock and Calendar (RTCC) | 70 | 62 | 000090h | 000190h | IFS3<14> | IEC3<14> | IPC15<10:8> |

    ## PIC24FJ128GA204 FAMILY

    TABLE 8-2: IMPLEMENTED INTERRUPT VECTORS (CONTINUED)

    | Interrupt Source | Vector \# | $\begin{gathered} \text { IRQ } \\ \# \end{gathered}$ | IVT <br> Address | AIVT <br> Address | Interrupt Bit Locations |  |  |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    |  |  |  |  |  | Flag | Enable | Priority |
    | SPI1 General | 17 | 9 | 000026h | 000126h | IFSO<9> | IEC0<9> | IPC2<6:4> |
    | SPI1 Transmit | 18 | 10 | 000028h | 000128h | IFSO<10> | IEC0<10> | IPC2<10:8> |
    | SPI1 Receive | 66 | 58 | 000088h | 000188h | IFS3<10> | IEC3<10> | IPC14<10:8> |
    | SPI2 General | 40 | 32 | 000054h | 000154h | IFS2<0> | IEC2<0> | IPC8<2:0> |
    | SPI2 Transmit | 41 | 33 | 000056h | 000156h | IFS2<1> | IEC2<1> | IPC8<6:4> |
    | SPI2 Receive | 67 | 59 | 00008Ah | 00018Ah | IFS3<11> | IEC3<11> | IPC14<14:12> |
    | SPI3 General | 98 | 90 | 0000C8h | 0001C8h | IFS5<10> | IEC5<10> | IPC22<10:8> |
    | SPI3 Transmit | 99 | 91 | 0000CAh | 0001CAh | IFS5<11> | IEC5<11> | IPC22<14:12> |
    | SPI3 Receive | 68 | 60 | 000054h | 000154h | IFS3<12> | IEC3<12> | IPC15<2:0> |
    | Timer1 | 11 | 3 | 00001Ah | 00011Ah | IFS0<3> | IEC0<3> | IPC0<14:12> |
    | Timer2 | 15 | 7 | 000022h | 000122h | IFS0<7> | IEC0<7> | IPC1<14:12> |
    | Timer3 | 16 | 8 | 000024h | 000124h | IFS0<8> | IEC0<8> | IPC2<2:0> |
    | Timer4 | 35 | 27 | 00004Ah | 00014Ah | IFS1<11> | IEC1<11> | IPC6<14:12> |
    | Timer5 | 36 | 28 | 00004Ch | 00014Ch | IFS1<12> | IEC1<12> | IPC7<2:0> |
    | UART1 Error | 73 | 65 | 000096h | 000196h | IFS4<1> | IEC4<1> | IPC16<6:4> |
    | UART1 Receiver | 19 | 11 | 00002Ah | 00012Ah | IFS0<11> | IEC0<11> | IPC2<14:12> |
    | UART1 Transmitter | 20 | 12 | 00002Ch | 00012Ch | IFS0<12> | IEC0<12> | IPC3<2:0> |
    | UART2 Error | 74 | 66 | 000098h | 000198h | IFS4<2> | IEC4<2> | IPC16<10:8> |
    | UART2 Receiver | 38 | 30 | 000050h | 000150h | IFS1<14> | IEC1<14> | IPC7<10:8> |
    | UART2 Transmitter | 39 | 31 | 000052h | 000152h | IFS1<15> | IEC1<15> | IPC7<14:12> |
    | UART3 Error | 89 | 81 | 0000B6h | 0001B6h | IFS5<1> | IEC5<1> | IPC20<6:4> |
    | UART3 Receiver | 90 | 82 | 0000B8h | 0001B8h | IFS5<2> | IEC5<2> | IPC20<10:8> |
    | UART3 Transmitter | 91 | 83 | 0000BAh | 0001BAh | IFS5<3> | IEC5<3> | IPC20<14:12> |
    | UART4 Error | 95 | 87 | 0000C2h | 0001C2h | IFS5<7> | IEC5<7> | IPC21<14:12> |
    | UART4 Receiver | 96 | 88 | 0000C4h | 0001C4h | IFS5<8> | IEC5<8> | IPC22<2:0> |
    | UART4 Transmitter | 97 | 89 | 0000C6h | 0001C6h | IFS5<9> | IEC5<9> | IPC22<6:4> |

    ### 8.3 Interrupt Control and Status Registers

    The PIC24FJ128GA204 family of devices implements a total of 43 registers for the interrupt controller:

    - INTCON1
    - INTCON2
    - IFS0 through IFS7
    - IEC0 through IEC7
    - IPC0 through IPC16, IPC18 through IPC22, IPC26 and IPC29
    - INTTREG

    Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table (AIVT).
    The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or an external signal and is cleared via software.
    The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.
    The IPCx registers are used to set the Interrupt Priority Level (IPL) for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.
    The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number (VECNUM<7:0>) and the Interrupt Priority Level (ILR<3:0>) bit fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

    The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the order of their vector numbers, as shown in Table 8-2. For example, the INT0 (External Interrupt 0 ) is shown as having a vector number and a natural order priority of 0 . Thus, the INTOIF status bit is found in IFSO<0>, the INTOIE enable bit in IECO<0> and the INTOIP<2:0> priority bits in the first position of IPC0 (IPC0<2:0>).
    Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The ALU STATUS Register (SR) contains the IPL<2:0> bits (SR<7:5>). These indicate the current CPU Interrupt Priority Level. The user can change the current CPU priority level by writing to the IPLx bits.
    The CORCON register contains the IPL3 bit, which together with the IPL<2:0> bits, indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.
    The interrupt controller has the Interrupt Controller Test register, INTTREG, which displays the status of the interrupt controller. When an interrupt request occurs, its associated vector number and the new Interrupt Priority Level are latched into INTTREG. This information can be used to determine a specific interrupt source if a generic ISR is used for multiple vectors (such as when ISR remapping is used in bootloader applications) or to check if another interrupt is pending while in an ISR.
    All Interrupt registers are described in Register 8-1 through Register 8-45 in the succeeding pages.

    ## PIC24FJ128GA204 FAMILY

    ## REGISTER 8-1: SR: ALU STATUS REGISTER (IN CPU)

    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | - | - | DC |


    | R/W-0 | R/W-0 | R/W-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | $\mathrm{IPL2}^{(2,3)}$ | $\mathrm{IPL1}^{(2,3)}$ | $\mathrm{IPLO}^{(2,3)}$ | $\mathrm{RA}^{(1)}$ | $\mathrm{N}^{(1)}$ | $\mathrm{OV}^{(1)}$ | $\mathrm{Z}^{(1)}$ | $\mathrm{C}^{(1)}$ |
    | bit 7 |  |  | bit 0 |  |  |  |  |

    Legend:

    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

    bit 15-9 Unimplemented: Read as ' 0 '
    bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits ${ }^{(2,3)}$
    111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled
    $110=$ CPU Interrupt Priority Level is 6 (14)
    $101=$ CPU Interrupt Priority Level is 5 (13)
    $100=$ CPU Interrupt Priority Level is 4 (12)
    011 = CPU Interrupt Priority Level is 3 (11)
    $010=$ CPU Interrupt Priority Level is 2 (10)
    001 = CPU Interrupt Priority Level is 1 (9)
    $000=$ CPU Interrupt Priority Level is 0 (8)
    Note 1: See Register 3-1 for the description of the remaining bits (bits $8,4,3,2,1$ and 0 ) that are not dedicated to interrupt control functions.
    2: The IPLx bits are concatenated with the IPL3 (CORCON $<3>$ ) bit to form the CPU Interrupt Priority Level. The value in parentheses indicates the Interrupt Priority Level if IPL3 = 1.
    3: The IPLx Status bits are read-only when NSTDIS (INTCON1<15>) $=1$.

    ## REGISTER 8-2: CORCON: CPU CORE CONTROL REGISTER

    | U-0 |  |  |  |  |  |  |  |  | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | - | - | - |  |  |  |  |  |  |  |
    | bit 15 |  |  | bit 8 |  |  |  |  |  |  |  |  |  |  |  |


    | U-0 | U-0 | U-0 | U-0 | R/C-0 | r-1 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | IPL3 ${ }^{(1)}$ | - | - | - |
    |  <br> bit 7 |  |  |  |  |  |  |  |


    | Legend: | $r=$ Reserved bit | $C=$ Clearable bit |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |

    bit 15-4 Unimplemented: Read as ' 0 '
    bit $3 \quad$ IPL3: CPU Interrupt Priority Level Status bit ${ }^{(1)}$
    1 = CPU Interrupt Priority Level is greater than 7
    $0=$ CPU Interrupt Priority Level is 7 or less
    bit 2 Reserved: Read as PSV bit
    bit 1-0 Unimplemented: Read as ' 0 '
    Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level; see Register 3-2 for bit description.

    ## PIC24FJ128GA204 FAMILY

    ## REGISTER 8-3: INTCON1: INTERRUPT CONTROL REGISTER 1

    | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | NSTDIS | - | - | - | - | - | - | - |
    | bit 15 |  |  | bit 8 |  |  |  |  |


    | $\mathrm{U}-0$ |  |  |  |  |  |  |  | U-0 |
    | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    |  | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 |  |  |  |
    | - | - | - | MATHERR | ADDRERR | STKERR | OSCFAIL | - |  |
    | bit 7 |  |  |  | bit 0 |  |  |  |  |

    Legend:

    | $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplemente | as ' 0 ' |
    | :---: | :---: | :---: | :---: |
    | -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |


    | bit 15 | NSTDIS: Interrupt Nesting Disable bit |
    | :---: | :---: |
    |  | $\begin{aligned} & 1=\text { Interrupt nesting is disabled } \\ & 0=\text { Interrupt nesting is enabled } \end{aligned}$ |
    | bit 14-5 | Unimplemented: Read as '0' |
    | bit 4 | MATHERR: Arithmetic Error Trap Status bit |
    |  | $1=$ Overflow trap has occurred $0=$ Overflow trap has not occurred |
    | bit 3 | ADDRERR: Address Error Trap Status bit |
    |  | 1 = Address error trap has occurred |
    |  | 0 = Address error trap has not occurred |
    | bit 2 | STKERR: Stack Error Trap Status bit |
    |  | 1 = Stack error trap has occurred |
    |  | 0 = Stack error trap has not occurred |
    | bit 1 | OSCFAIL: Oscillator Failure Trap Status bit |
    |  | 1 = Oscillator failure trap has occurred |
    |  | $0=$ Oscillator failure trap has not occurred |
    | bit 0 | Unimplemented: Read as ' 0 ' |

    REGISTER 8-4: INTCON2: INTERRUPT CONTROL REGISTER 2

    | R/W-0 | R-0, HSC | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | ALTIVT | DISI | - | - | - | - | - | - |
    | bit 15 |  |  |  |  |  |  |  |
    | U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 <br> - - - INT4EP INT3EP INT2EP INT1EP INT0EP <br> bit 7        |  |  |  |  |  |  |  |$.$| bit 0 |
    | :--- |


    | Legend: | HSC = Hardware Settable/Clearable bit |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |

    bit 15 ALTIVT: Enable Alternate Interrupt Vector Table bit
    1 = Uses Alternate Interrupt Vector Table
    $0=$ Uses standard (default) Interrupt Vector Table
    bit 14 DISI: DISI Instruction Status bit
    1 = DISI instruction is active
    $0=$ DISI instruction is not active
    bit 13-5 Unimplemented: Read as ' 0 '
    bit $4 \quad$ INT4EP: External Interrupt 4 Edge Detect Polarity Select bit
    1 = Interrupt on negative edge
    $0=$ Interrupt on positive edge
    bit $3 \quad$ INT3EP: External Interrupt 3 Edge Detect Polarity Select bit
    1 = Interrupt on negative edge
    $0=$ Interrupt on positive edge
    bit 2 INT2EP: External Interrupt 2 Edge Detect Polarity Select bit
    1 = Interrupt on negative edge
    $0=$ Interrupt on positive edge
    bit $1 \quad$ INT1EP: External Interrupt 1 Edge Detect Polarity Select bit
    1 = Interrupt on negative edge
    $0=$ Interrupt on positive edge
    bit $0 \quad$ INTOEP: External Interrupt 0 Edge Detect Polarity Select bit
    1 = Interrupt on negative edge
    $0=$ Interrupt on positive edge

    REGISTER 8-5: IFSO: INTERRUPT FLAG STATUS REGISTER 0

    | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | DMA1IF | AD1IF | U1TXIF | U1RXIF | SPI1TXIF | SPI1IF | T3IF |
    | bit 15 |  |  |  |  |  |  |  |


    | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | T2IF | OC2IF | IC2IF | DMA0IF | T1IF | OC1IF | IC1IF | INT0IF |
    | bit 7 |  |  |  | bit 0 |  |  |  |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |


    | bit 15 | Unimplemented: Read as ' 0 ' |
    | :---: | :---: |
    | bit 14 | DMA1IF: DMA Channel 1 Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 13 | AD1IF: A/D Event Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> 0 = Interrupt request has not occurred |
    | bit 12 | U1TXIF: UART1 Transmitter Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 11 | U1RXIF: UART1 Receiver Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 10 | SPI1TXIF: SPI1 Transmit Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> 0 = Interrupt request has not occurred |
    | bit 9 | SPI1IF: SPI1 General Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 8 | T3IF: Timer3 Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 7 | T2IF: Timer2 Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 6 | OC2IF: Output Compare Channel 2 Interrupt Flag Status bit $\begin{aligned} & 1=\text { Interrupt request has occurred } \\ & 0=\text { Interrupt request has not occurred } \end{aligned}$ |
    | bit 5 | IC2IF: Input Capture Channel 2 Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 4 | DMAOIF: DMA Channel 0 Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 3 | T1IF: Timer1 Interrupt Flag Status bit $1=$ Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |

    ## REGISTER 8-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

    bit 2 OC1IF: Output Compare Channel 1 Interrupt Flag Status bit 1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 1 IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $0 \quad$ INTOIF: External Interrupt 0 Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred

    ## PIC24FJ128GA204 FAMILY

    REGISTER 8-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

    | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | U2TXIF | U2RXIF | INT2IF | T5IF | T4IF | OC4IF | OC3IF | DMA2IF |
    | bit 15 |  |  |  |  |  |  |  |


    | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | INT1IF | CNIF | CMIF | MI2C1IF | SI2C1IF |
    | bit 7 |  |  |  | bit 0 |  |  |  |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | $-n=$ Value at POR | $' 1$ ' = Bit is set | 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


    | bit 15 | U2TXIF: UART2 Transmitter Interrupt Flag Status bit |
    | :---: | :---: |
    |  | 1 = Interrupt request has occurred |
    |  | $0=$ Interrupt request has not occurred |
    | bit 14 | U2RXIF: UART2 Receiver Interrupt Flag Status bit |
    |  | 1 = Interrupt request has occurred |
    |  | $0=$ Interrupt request has not occurred |
    | bit 13 | INT2IF: External Interrupt 2 Flag Status bit |
    |  | 1 = Interrupt request has occurred |
    |  | $0=$ Interrupt request has not occurred |
    | bit 12 | T5IF: Timer5 Interrupt Flag Status bit |
    |  | 1 = Interrupt request has occurred |
    |  | $0=$ Interrupt request has not occurred |
    | bit 11 | T4IF: Timer4 Interrupt Flag Status bit |
    |  | 1 = Interrupt request has occurred |
    |  | $0=$ Interrupt request has not occurred |
    | bit 10 | OC4IF: Output Compare Channel 4 Interrupt Flag Status bit |
    |  | 1 = Interrupt request has occurred |
    |  | $0=$ Interrupt request has not occurred |
    | bit 9 | OC3IF: Output Compare Channel 3 Interrupt Flag Status bit |
    |  | 1 = Interrupt request has occurred |
    |  | $0=$ Interrupt request has not occurred |
    | bit 8 | DMA2IF: DMA Channel 2 Interrupt Flag Status bit |
    |  | 1 = Interrupt request has occurred |
    |  | $0=$ Interrupt request has not occurred |
    | bit 7-5 | Unimplemented: Read as ' 0 ' |
    | bit 4 | INT1IF: External Interrupt 1 Flag Status bit |
    |  | 1 = Interrupt request has occurred |
    |  | $0=$ Interrupt request has not occurred |
    | bit 3 | CNIF: Input Change Notification Interrupt Flag Status bit |
    |  | 1 = Interrupt request has occurred |
    |  | 0 = Interrupt request has not occurred |

    ## REGISTER 8-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

    | bit 2 | CMIF: Comparator Interrupt Flag Status bit |
    | :--- | :--- |
    | 1 | $=$ Interrupt request has occurred |
    | 0 | $=$ Interrupt request has not occurred |
    | MI2C1IF: Master I2C1 Event Interrupt Flag Status bit |  |
    | bit | $1=$ Interrupt request has occurred <br> 0 |
    | bit 0 | SI2C1IF: Slave I2C1 Event Interrupt Flag Status bit <br> 1 |
    |  | $=$ Interrupt request has occurred |
    | 0 | $=$ Interrupt request has not occurred |

    ## PIC24FJ128GA204 FAMILY

    REGISTER 8-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

    | U-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | DMA4IF | PMPIF | - | - | OC6IF | OC5IF | IC6IF |
    | bit 15 |  |  |  |  |  |  |  | | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | IC5IF | IC4IF | IC3IF | DMA3IF | CRYROLLIF | CRYFREEIF | SPI2TXIF | SPI2IF |
    | bit 7 |  |  |  |  |  |  |  |

    ## Legend:

    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

    bit 15 Unimplemented: Read as ' 0 '
    bit 14 DMA4IF: DMA Channel 4 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 13 PMPIF: Parallel Master Port Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 12-11 Unimplemented: Read as ' 0 '
    bit 10 OC6IF: Output Compare Channel 6 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 9 OC5IF: Output Compare Channel 5 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 8 IC6IF: Input Capture Channel 6 Interrupt Flag Status bit 1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $7 \quad$ IC5IF: Input Capture Channel 5 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 6 IC4IF: Input Capture Channel 4 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $5 \quad$ IC3IF: Input Capture Channel 3 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    0 = Interrupt request has not occurred
    bit 4 DMA3IF: DMA Channel 3 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 3 CRYROLLIF: Cryptographic Rollover Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 2 CRYFREEIF: Cryptographic Buffer Free Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred

    ## REGISTER 8-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2 (CONTINUED)

    bit 1 SPI2TXIF: SPI2 Transmit Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $0 \quad$ SPI2IF: SPI2 General Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred

    ## PIC24FJ128GA204 FAMILY

    ## REGISTER 8-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

    | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | RTCIF | DMA5IF | SPI3RXIF | SPI2RXIF | SPI1RXIF | - | KEYSTRIF |
    | bit 15 |  |  |  |  |  |  | bit 8 |
    | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | U-0 |
    | CRYDNIF | INT4IF | INT3IF | - | - | MI2C2IF | SI2C2IF | - |
    | bit 7 |  |  |  |  |  |  | bit 0 |
    | Legend: |  |  |  |  |  |  |  |
    | $\mathrm{R}=$ Readable bit |  | W = Writable bit |  | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |  |  |  |
    | -n = Value at POR |  | ' 1 ' = Bit is set |  | ' 0 ' = Bit is cleared |  | $x=$ Bit is unknown |  |


    | bit 15 | Unimplemented: Read as '0' |
    | :---: | :---: |
    | bit 14 | RTCIF: Real-Time Clock/Calendar Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 13 | DMA5IF: DMA Channel 5 Interrupt Flag Status bit $\begin{aligned} & 1=\text { Interrupt request has occurred } \\ & 0=\text { Interrupt request has not occurred } \end{aligned}$ |
    | bit 12 | SPI3RXIF: SPI3 Receive Interrupt Flag Status bit $\begin{aligned} & 1=\text { Interrupt request has occurred } \\ & 0=\text { Interrupt request has not occurred } \end{aligned}$ |
    | bit 11 | SPI2RXIF: SPI2 Receive Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 10 | SPI1RXIF: SPI1 Receive Interrupt Flag Status bit $\begin{aligned} & 1=\text { Interrupt request has occurred } \\ & 0=\text { Interrupt request has not occurred } \end{aligned}$ |
    | bit 9 | Unimplemented: Read as ' 0 ' |
    | bit 8 | KEYSTRIF: Cryptographic Key Store Program Done Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 7 | CRYDNIF: Cryptographic Operation Done Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 6 | INT4IF: External Interrupt 4 Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 5 | INT3IF: External Interrupt 3 Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 4-3 | Unimplemented: Read as ' 0 ' |
    | bit 2 | MI2C2IF: Master I2C2 Event Interrupt Flag Status bit $\begin{aligned} & 1=\text { Interrupt request has occurred } \\ & 0=\text { Interrupt request has not occurred } \end{aligned}$ |
    | bit 1 | SI2C2IF: Slave I2C2 Event Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
    | bit 0 | Unimplemented: Read as ' 0 ' |

    ## REGISTER 8-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

    | U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | CTMUIF | - | - | - | - | HLVDIF |
    | bit 15 |  |  |  |  |  |  |  |


    | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | CRCIF | U2ERIF | U1ERIF | - |
    | bit 7 |  |  |  |  |  |  |  |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


    | bit 15-14 | Unimplemented: Read as ' 0 ' |
    | :--- | :--- |
    | bit 13 | CTMUIF: CTMU Interrupt Flag Status bit |
    |  | $1=$ Interrupt request has occurred |
    |  | $0=$ Interrupt request has not occurred |

    ## bit 12-9 Unimplemented: Read as ' 0 '

    bit 8 HLVDIF: High/Low-Voltage Detect Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 7-4 Unimplemented: Read as ' 0 '
    bit $3 \quad$ CRCIF: CRC Generator Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 2 U2ERIF: UART2 Error Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 1 U1ERIF: UART1 Error Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $0 \quad$ Unimplemented: Read as ' 0 '

    ## PIC24FJ128GA204 FAMILY

    REGISTER 8-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5

    | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | SPI3TXIF | SPI3IF | U4TXIF | U4RXIF |
    | bit 15 |  |  |  | bit 8 |  |  |  |


    | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 |
    | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | U4ERIF | - | I2C2BCIF | I2C1BCIF | U3TXIF | U3RXIF | U3ERIF | - |
    | bit 7 |  |  | bit 0 |  |  |  |  |

    ## Legend:

    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |

    bit 15-12 Unimplemented: Read as ' 0 '
    bit 11 SPI3TXIF: SPI3 Transmit Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 10 SPI3IF: SPI3 General Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $9 \quad$ U4TXIF: UART4 Transmitter Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 8 U4RXIF: UART4 Receiver Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $7 \quad$ U4ERIF: UART4 Error Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $6 \quad$ Unimplemented: Read as ' 0 '
    bit $5 \quad$ I2C2BCIF: I2C2 Bus Collision Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $4 \quad$ I2C1BCIF: I2C1 Bus Collision Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $3 \quad$ U3TXIF: UART3 Transmitter Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 2 U3RXIF: UART3 Receiver Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 1 U3ERIF: UART3 Error Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit $0 \quad$ Unimplemented: Read as ' 0 '

    REGISTER 8-11: IFS6: INTERRUPT FLAG STATUS REGISTER 6

    | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | FSTIF | - | - |
    | bit 15 |  |  |  |  |  |  |  |
    | bit 8 |  |  |  |  |  |  |  |


    | $\mathrm{U}-0$ |  |  |  |  |  |  |  |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |  |
    | - | - | - | - | - | - | - | - |
    | bit 7 |  |  |  |  |  |  |  |

    ## Legend:

    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=\mathrm{W}$ ritable bit | $\mathrm{U}=$ Unimplement | as '0' |
    | :---: | :---: | :---: | :---: |
    | -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |

    bit 15-11 Unimplemented: Read as ' 0 '
    bit $10 \quad$ FSTIF: FRC Self-Tune Interrupt Flag Status bit
    1 = Interrupt request has occurred
    $0=$ Interrupt request has not occurred
    bit 9-0 Unimplemented: Read as ' 0 '

    REGISTER 8-12: IFS7: INTERRUPT FLAG STATUS REGISTER 7

    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | - | - | - |
    | bit 15 |  |  |  |  |  |  |  |


    | U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | JTAGIF | - | - | - | - | - |
    | bit 7 |  |  |  |  |  |  |  |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

    bit 15-6 Unimplemented: Read as ' 0 '
    bit 5 JTAGIF: JTAG Controller Interrupt Flag Status bit
    1 = Interrupt request has occurred
    0 = Interrupt request has not occurred
    bit 4-0 Unimplemented: Read as ' 0 '

    ## PIC24FJ128GA204 FAMILY

    REGISTER 8-13: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

    | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | DMA1IE | AD1IE | U1TXIE | U1RXIE | SPI1TXIE | SPI1IE | T3IE |
    | bit 15 bit 8 |  |  |  |  |  |  |  |
    | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | T2IE | OC2IE | IC2IE | DMAOIE | T1IE | OC1IE | IC1IE | INTOIE |
    |  <br> bit |  |  |  |  |  |  |  |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


    | bit 15 | Unimplemented: Read as '0' |
    | :---: | :---: |
    | bit 14 | DMA1IE: DMA Channel 1 Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
    | bit 13 | AD1IE: A/D Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
    | bit 12 | U1TXIE: UART1 Transmitter Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
    | bit 11 | U1RXIE: UART1 Receiver Interrupt Enable bit $\begin{aligned} & 1=\text { Interrupt request is enabled } \\ & 0=\text { Interrupt request is not enabled } \end{aligned}$ |
    | bit 10 | SPI1TXIE: SPI1 Transmit Complete Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
    | bit 9 | SPI1IE: SPI1 General Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
    | bit 8 | T3IE: Timer3 Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
    | bit 7 | T2IE: Timer2 Interrupt Enable bit $\begin{aligned} & 1=\text { Interrupt request is enabled } \\ & 0=\text { Interrupt request is not enabled } \end{aligned}$ |
    | bit 6 | OC2IE: Output Compare Channel 2 Interrupt Enable bit $\begin{aligned} & 1=\text { Interrupt request is enabled } \\ & 0=\text { Interrupt request is not enabled } \end{aligned}$ |
    | bit 5 | IC2IE: Input Capture Channel 2 Interrupt Enable bit <br> $1=$ Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
    | bit 4 | DMAOIE: DMA Channel 0 Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
    | bit 3 | T1IE: Timer1 Interrupt Enable bit 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |

    ## REGISTER 8-13: IECO: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

    | bit 2 | OC1IE: Output Compare Channel 1 Interrupt Enable bit |
    | :--- | :--- |
    | $1=$ Interrupt request is enabled |  |
    | $0=$ Interrupt request is not enabled |  |
    | IC1IE: Input Capture Channel 1 Interrupt Enable bit |  |
    | bit 1 | $1=$ Interrupt request is enabled <br> 0 |
    | bit Interrupt request is not enabled |  |
    | 0 | INTOIE: External Interrupt 0 Enable bit |
    | $1=$ Interrupt request is enabled |  |
    | 0 | $=$ Interrupt request is not enabled |

    REGISTER 8-14: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

    | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | U2TXIE | U2RXIE | INT2IE $^{(1)}$ | T5IE | T4IE | OC4IE | OC3IE | DMA2IE |
    | bit 15 |  |  | bit 8 |  |  |  |  |


    | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | INT1IE $^{(1)}$ | CNIE | CMIE | MI2C1IE | SI2C1IE |
    | bit 7 |  |  |  | bit 0 |  |  |  |

    ## Legend:

    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

    bit 15 U2TXIE: UART2 Transmitter Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 14 U2RXIE: UART2 Receiver Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 13 INT2IE: External Interrupt 2 Enable bit ${ }^{(1)}$
    $1=$ Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 12 T5IE: Timer5 Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 11 T4IE: Timer4 Interrupt Enable bit
    $1=$ Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 10 OC4IE: Output Compare Channel 4 Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 9 OC3IE: Output Compare Channel 3 Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 8 DMA2IE: DMA Channel 2 Interrupt Enable bit
    $1=$ Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 7-5 Unimplemented: Read as ' 0 '
    bit $4 \quad$ INT1IE: External Interrupt 1 Enable bit ${ }^{(1)}$
    $1=$ Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit $3 \quad$ CNIE: Input Change Notification Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

    ## REGISTER 8-14: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

    bit 2 CMIE: Comparator Interrupt Enable bit
    $1=$ Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit $0 \quad$ SI2C1IE: Slave I2C1 Event Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

    REGISTER 8-15: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

    | U-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | DMA4IE | PMPIE | - | - | OC6IE | OC5IE | IC6IE |
    | bit 15 |  |  |  |  |  |  |  |
    | R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 <br> IC5IE IC4IE IC3IE DMA3IE CRYROLLIE CRYFREEIE SPI2TXIE SPI2IE <br> bit 7        |  |  |  |  |  |  |  |$.$| bit 0 |
    | :--- |

    ## Legend:

    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |$\quad x=$ Bit is unknown

    bit $15 \quad$ Unimplemented: Read as ' 0 '
    bit 14 DMA4IE: DMA Channel 4 Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 13 PMPIE: Parallel Master Port Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 12-11 Unimplemented: Read as ' 0 '
    bit 10 OC6IE: Output Compare Channel 6 Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 9 OC5IE: Output Compare Channel 5 Interrupt Enable bit
    $1=$ Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit $8 \quad$ IC6IE: Input Capture Channel 6 Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit $7 \quad$ IC5IE: Input Capture Channel 5 Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit $6 \quad$ IC4IE: Input Capture Channel 4 Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit $5 \quad$ IC3IE: Input Capture Channel 3 Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 4 DMA3IE: DMA Channel 3 Interrupt Enable bit
    $1=$ Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 3 CRYROLLIE: Cryptographic Rollover Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 2 CRYFREEIE: Cryptographic Buffer Free Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled

    ## REGISTER 8-15: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2 (CONTINUED)

    bit $1 \quad$ SPI2TXIE: SPI2 Transmit Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit $0 \quad$ SPI2IE: SPI2 General Interrupt Enable bit
    $1=$ Interrupt request is enabled
    $0=$ Interrupt request is not enabled

    ## REGISTER 8-16: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

    | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | RTCIE | DMA5IE | SPI3RXIE | SPI2RXIE | SPI1RXIE | - | KEYSTRIE |
    | bit 15 |  |  |  |  |  |  | bit 8 |
    | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | U-0 |
    | CRYDNIE | INT4IE ${ }^{(1)}$ | INT3IE ${ }^{(1)}$ | - | - | MI2C2IE | SI2C2IE | - |
    | bit 7 |  |  |  |  |  |  | bit 0 |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared |


    | bit 15 | Unimplemented: Read as ' 0 ' |
    | :--- | :--- |
    | bit 14 | RTCIE: Real-Time Clock/Calendar Interrupt Enable bit |
    |  | $1=$ Interrupt request is enabled |
    |  | $0=$ Interrupt request is not enabled |
    | bit 13 | DMA5IE: DMA Channel 5 Interrupt Enable bit <br> 1 |
    |  | $0=$ Interrupt request is enabled |
    | 0 |  |

    bit 12 SPI3RXIE: SPI3 Receive Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 11 SPI2RXIE: SPI2 Receive Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 10 SPI1RXIE: SPI1 Receive Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit $9 \quad$ Unimplemented: Read as ' 0 '
    bit 8 KEYSTRIE: Cryptographic Key Store Program Done Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit $7 \quad$ CRYDNIE: Cryptographic Operation Done Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit $6 \quad$ INT4IE: External Interrupt 4 Enable bit ${ }^{(1)}$
    $1=$ Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit $5 \quad$ INT3IE: External Interrupt 3 Enable bit ${ }^{(1)}$
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 4-3 Unimplemented: Read as ' 0 '
    bit 2 MI2C2IE: Master I2C2 Event Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

    ## REGISTER 8-16: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3 (CONTINUED)

    bit 1 SI2C2IE: Slave I2C2 Event Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit $0 \quad$ Unimplemented: Read as ' 0 '
    Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

    ## PIC24FJ128GA204 FAMILY

    REGISTER 8-17: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

    | U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | CTMUIE | - | - | - | - | HLVDIE |
    | bit 15 bit 8 |  |  |  |  |  |  |  |
    | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 |
    | - | - | - | - | CRCIE | U2ERIE | U1ERIE | - |
    | bit $7 \times$ bit 0 |  |  |  |  |  |  |  |

    ## Legend:

    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

    bit 15-14 Unimplemented: Read as ' 0 '
    bit 13 CTMUIE: CTMU Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 12-9 Unimplemented: Read as ' 0 '
    bit 8 HLVDIE: High/Low-Voltage Detect Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 7-4 Unimplemented: Read as ' 0 '
    bit $3 \quad$ CRCIE: CRC Generator Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 2 U2ERIE: UART2 Error Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 1 U1ERIE: UART1 Error Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit $0 \quad$ Unimplemented: Read as ' 0 '

    REGISTER 8-18: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5

    | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | SPI3TXIE | SPI3IE | U4TXIE | U4RXIE |
    | bit 15 |  |  |  |  |  |  |  |
    | R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 <br> U4ERIE - I2C2BCIE I2C1BCIE U3TXIE U3RXIE U3ERIE - <br> bit 7        |  |  |  |  |  |  |  |$.$| bit 0 |
    | :--- |

    ## Legend:

    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-\mathrm{n}=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

    bit 15-12 Unimplemented: Read as ' 0 '
    bit 11 SPI3TXIE: SPI3 Transmit Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit $10 \quad$ SPI3IE: SPI3 General Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit $9 \quad$ U4TXIE: UART4 Transmitter Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 8 U4RXIE: UART4 Receiver Interrupt Enable bit
    $1=$ Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 7 U4ERIE: UART4 Error Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit $6 \quad$ Unimplemented: Read as ' 0 '
    bit $5 \quad$ I2C2BCIE: I2C2 Bus Collision Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit $4 \quad$ I2C1BCIE: I2C1 Bus Collision Interrupt Enable bit
    $1=$ Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit $3 \quad$ U3TXIE: UART3 Transmitter Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 2 U3RXIE: UART3 Receiver Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 1 U3ERIE: UART3 Error Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit $0 \quad$ Unimplemented: Read as ' 0 '

    ## PIC24FJ128GA204 FAMILY

    REGISTER 8-19: IEC6: INTERRUPT ENABLE CONTROL REGISTER 6

    | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | FSTIE | - | - |
    | bit 15 |  |  |  | bit 8 |  |  |  |


    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | - | - | - |
    | bit 7 |  |  |  |  |  |  |  |

    ## Legend:

    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

    bit 15-11 Unimplemented: Read as ' 0 '
    bit $10 \quad$ FSTIE: FRC Self-Tune Interrupt Enable bit
    1 = Interrupt request is enabled
    $0=$ Interrupt request is not enabled
    bit 9-0
    Unimplemented: Read as ' 0 '

    REGISTER 8-20: IEC7: INTERRUPT ENABLE CONTROL REGISTER 7

    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | - | - | - |
    | bit 15 |  |  |  |  |  |  |  |


    | U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | JTAGIE | - | - | - | - | - |
    | bit 7 |  |  |  | bit 0 |  |  |  |

    Legend:

    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared |


    | bit 15-6 | Unimplemented: Read as ' 0 ' |
    | :--- | :--- |
    | bit 5 | JTAGIE: JTAG Interrupt Enable bit |
    |  | $1=$ Interrupt request is enabled |
    |  | $0=$ Interrupt request is not enabled |

    bit 4-0 Unimplemented: Read as ' 0 '

    REGISTER 8-21: IPCO: INTERRUPT PRIORITY CONTROL REGISTER 0
    

    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | $-n=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |

    

    ## PIC24FJ128GA204 FAMILY

    REGISTER 8-22: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | T2IP2 | T2IP1 | T2IP0 | - | OC2IP2 | OC2IP1 | OC2IP0 |
    | bit 15 bit 8 |  |  |  |  |  |  |  |
    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | - | IC2IP2 | IC2IP1 | IC2IP0 | - | DMA0IP2 | DMA0IP1 | DMAOIP0 |
    | bit $7 \times$ bit 0 |  |  |  |  |  |  |  |

    ## Legend:

    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |


    | bit 15 | Unimplemented: Read as ' 0 ' |
    | :---: | :---: |
    | bit 14-12 | T2IP<2:0>: Timer2 Interrupt Priority bits |
    |  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
    |  | - |
    |  | - |
    |  | - |
    |  | $001=$ Interrupt is Priority 1 |
    |  | $000=$ Interrupt source is disabled |
    | bit 11 | Unimplemented: Read as ' 0 ' |
    | bit 10-8 | OC2IP<2:0>: Output Compare Channel 2 Interrupt Priority bits |
    |  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
    |  |  |
    |  | - |
    |  | - |
    |  | 001 = Interrupt is Priority 1 |
    |  | $000=$ Interrupt source is disabled |
    | bit 7 | Unimplemented: Read as ' 0 ' |
    | bit 6-4 | IC2IP<2:0>: Input Capture Channel 2 Interrupt Priority bits |
    |  | $111=$ Interrupt is Priority 7 (highest priority interrupt) |
    |  | - |
    |  | - |
    |  | - |
    |  | $001=$ Interrupt is Priority 1 |
    |  | $000=$ Interrupt source is disabled |
    | bit 3 | Unimplemented: Read as ' 0 ' |
    | bit 2-0 | DMAOIP<2:0>: DMA Channel 0 Interrupt Priority bits |
    |  | $111=$ Interrupt is Priority 7 (highest priority interrupt) |
    |  |  |
    |  | - |
    |  | -01 Interupt is Priority 1 |
    |  | $001=$ Interrupt is Priority 1 |
    |  | $000=$ Interrupt source is disabled |

    REGISTER 8-23: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | U1RXIP2 | U1RXIP1 | U1RXIP0 | - | SPI1TXIP2 | SPI1TXIP1 | SPI1TXIP0 |
    | bit 15 |  |  |  |  |  |  |  |


    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | SPI1IP2 | SPI1IP1 | SPI1IP0 | - | T3IP2 | T3IP1 | T3IP0 |
    | bit 7 |  |  |  | bit 0 |  |  |  |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | $-n=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |


    | bit 15 | Unimplemented: Read as ' 0 ' |
    | :---: | :---: |
    | bit 14-12 | U1RXIP<2:0>: UART1 Receiver Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 11 | Unimplemented: Read as ' 0 ' |
    | bit 10-8 | SPI1TXIP<2:0>: SPI1 Transmit Interrupt Priority bits $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 7 | Unimplemented: Read as ' 0 ' |
    | bit 6-4 | SPI1IP<2:0>: SPI1 General Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 3 | Unimplemented: Read as ' 0 ' |
    | bit 2-0 | T3IP<2:0>: Timer3 Interrupt Priority bits |
    |  | $111=$ Interrupt is Priority 7 (highest priority interrupt) |
    |  | $\begin{aligned} & 001=\text { Interrupt is Priority } 1 \\ & 000=\text { Interrupt source is disabled } \end{aligned}$ |

    ## PIC24FJ128GA204 FAMILY

    REGISTER 8-24: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

    | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | DMA1IP2 | DMA1IP1 | DMA1IP0 |
    | bit 15 |  |  |  | bit 8 |  |  |  |


    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | AD1IP2 | AD1IP1 | AD1IP0 | - | U1TXIP2 | U1TXIP1 | U1TXIP0 |
    | bit 7 |  |  |  |  |  |  |  |

    ## Legend:

    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |$\quad x=$ Bit is unknown


    | bit 15-11 | Unimplemented: Read as ' 0 ' |
    | :--- | :--- |
    | bit 10-8 | DMA1IP<2:0>: DMA Channel 1 Interrupt Priority bits |
    |  | $111=$ Interrupt is Priority 7 (highest priority interrupt) |
    |  | - |
    |  | $001=$ Interrupt is Priority 1 |
    |  | $000=$ Interrupt source is disabled |
    | bit 7 | Unimplemented: Read as ' 0 ' |
    | bit 6-4 | AD1IP<2:0>: A/D Interrupt Priority bits |
    |  | $111=$ Interrupt is Priority 7 (highest priority interrupt) |
    |  | - |
    |  | - |
    |  | $001=$ Interrupt is Priority 1 |
    |  | $000=$ Interrupt source is disabled |
    | bit 3 | Unimplemented: Read as ' 0 ' |
    | bit 2-0 | U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits |
    |  | $111=$ Interrupt is Priority 7 (highest priority interrupt) |
    |  | - |
    |  | - |
    |  | - |
    |  | $001=$ Interrupt is Priority 1 |
    |  | $000=$ Interrupt source is disabled |

    REGISTER 8-25: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | CNIP2 | CNIP1 | CNIP0 | - | CMIP2 | CMIP1 | CMIP0 |
    | bit 15 bit 8 |  |  |  |  |  |  |  |
    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | - | MI2C1IP2 | MI2C1IP1 | MI2C1IP0 | - | SI2C1IP2 | SI2C1IP1 | SI2C1IP0 |
    | bit $7 \times$ bit 0 |  |  |  |  |  |  |  |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | $-n=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |


    |  | Unimplemented: Read as ' 0 ' |
    | :---: | :---: |
    | bit 14-12 | CNIP<2:0>: Input Change Notification Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 11 | Unimplemented: Read as ' 0 ' |
    | bit 10-8 | CMIP<2:0>: Comparator Interrupt Priority bits <br> $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 7 | Unimplemented: Read as ' 0 ' |
    | bit 6-4 | MI2C1IP<2:0>: Master I2C1 Event Interrupt Priority bits $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 3 | Unimplemented: Read as ' 0 ' |
    | bit 2-0 | SI2C1IP<2:0>: Slave I2C1 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |

    ## PIC24FJ128GA204 FAMILY

    ## REGISTER 8-26: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

    | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | - | - | - |
    | bit 15 bit 8 |  |  |  |  |  |  |  |
    | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | - | - | - | - | - |  | 1IP<2:0> |  |
    | bit $7 \times$ bit 0 |  |  |  |  |  |  |  |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | $-n=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |

    bit 15-3 Unimplemented: Read as ' 0 '
    bit 2-0 INT1IP<2:0>: External Interrupt 1 Priority bits
    $111=$ Interrupt is Priority 7 (highest priority interrupt)
    -
    -
    -
    $001=$ Interrupt is Priority 1
    $000=$ Interrupt source is disabled

    REGISTER 8-27: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | T4IP2 | T4IP1 | T4IP0 | - | OC4IP2 | OC4IP1 | OC4IP0 |
    | bit 15 |  |  |  |  |  |  |  |
    | U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 <br> OC3IP2 OC3IP1 OC3IP0 - RMA2IP2 DMA2IP1 DMA2IP0 <br> bit 7 OC3IP      |  |  |  |  |  |  |  |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | $-n=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |

    

    ## PIC24FJ128GA204 FAMILY

    REGISTER 8-28: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | U2TXIP2 | U2TXIP1 | U2TXIP0 | - | U2RXIP2 | U2RXIP1 | U2RXIP0 |
    | bit 15 |  |  |  |  |  |  |  |


    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | INT2IP2 | INT2IP1 | INT2IP0 | - | T5IP2 | T5IP1 | T5IP0 |
    | bit 7 |  |  |  |  |  |  |  |

    ## Legend:

    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |


    |  | Unimplemented: Read as ' 0 ' |
    | :---: | :---: |
    | bit 14-12 | U2TXIP<2:0>: UART2 Transmitter Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 11 | Unimplemented: Read as ' 0 ' |
    | bit 10-8 | U2RXIP<2:0>: UART2 Receiver Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 7 | Unimplemented: Read as ' 0 ' |
    | bit 6-4 | INT2IP<2:0>: External Interrupt 2 Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 3 | Unimplemented: Read as ' 0 ' |
    | bit 2-0 | T5IP<2:0>: Timer5 Interrupt Priority bits <br> 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |

    REGISTER 8-29: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | CRYROLLIP2 | CRYROLLIP1 | CRYROLLIP0 | - | CRYFREEIP2 | CRYFREEIP1 | CRYFREEIP0 |
    | bit 15 |  |  |  |  |  |  |  |
    | U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 |  |  |  |  |  |  |  |
    | - | SPI2TXIP2 | SPI2TXIP1 | SPI2TXIP0 | - | SPI2IP2 | SPI2IP1 | SPI2IP0 |
    | bit 7 |  |  |  |  |  |  |  |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


    |  |  |
    | :---: | :---: |
    | bit 14-12 | CRYROLLIP<2:0>: Cryptographic Rollover Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 11 | Unimplemented: Read as '0' |
    | bit 10-8 | CRYFREEIP<2:0>: Cryptographic Buffer Free Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 7 | Unimplemented: Read as ' 0 ' |
    | bit 6-4 | SPI2TXIP<2:0>: SPI2 Transmit Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 3 | Unimplemented: Read as ' 0 ' |
    | bit 2-0 | SPI2IP<2:0>: SPI2 General Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |

    ## PIC24FJ128GA204 FAMILY

    REGISTER 8-30: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | IC5IP2 | IC5IP1 | IC5IP0 | - | IC4IP2 | IC4IP1 | IC4IP0 |
    | bit 15 |  |  |  |  |  |  |  |
    | U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 <br> - IC3IP2 IC3IP1 IC3IP0 - DMA3IP2 DMA3IP1 DMA3IP0 <br> bit 7        |  |  |  |  |  |  |  |

    ## Legend:

    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


    |  |  |
    | :---: | :---: |
    | bit 14-12 | IC5IP<2:0>: Input Capture Channel 5 Interrupt Priority bits $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    |  | Unimplemented: Read as '0' |
    | bit 10-8 | IC4IP<2:0>: Input Capture Channel 4 Interrupt Priority bits $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> 001 = Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 7 | Unimplemented: Read as '0' |
    | bit 6-4 | IC3IP<2:0>: Input Capture Channel 3 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> 001 = Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 3 | Unimplemented: Read as ' 0 ' |
    | bit 2-0 | DMA3IP<2:0>: DMA Channel 3 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> 001 = Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |

    ## REGISTER 8-31: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

    | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | OC6IP2 | OC6IP1 | OC6IP0 |
    | bit 15 |  |  |  | bit 8 |  |  |  |


    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | OC5IP2 | OC5IP1 | OC5IP0 | - | IC6IP2 | IC6IP1 | IC6IP0 |
    | bit 7 |  |  |  |  |  |  |  |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown |  |
    | :--- |


    | bit 15-11 | Unimplemented: Read as ' 0 ' |
    | :--- | :--- |
    | bit 10-8 | OC6IP<2:0>: Output Compare Channel 6 Interrupt Priority bits |
    |  | $111=$ Interrupt is Priority 7 (highest priority interrupt) |
    |  | - |
    |  | $001=$ Interrupt is Priority 1 |
    | bit 7 | $000=$ Interrupt source is disabled |
    | bit 6-4 | Unimplemented: Read as ' 0 ' |
    |  | OC5IP<2:0>: Output Compare Channel 5 Interrupt Priority bits |
    |  | $111=$ Interrupt is Priority 7 (highest priority interrupt) |
    |  | - |
    |  | $001=$ Interrupt is Priority 1 |
    | bit 3 | $000=$ Interrupt source is disabled |
    | Unimplemented: Read as ' 0 ' |  |
    | bit 2-0 | IC6IP<2:0>: Input Capture Channel 6 Interrupt Priority bits |
    |  | $111=$ Interrupt is Priority 7 (highest priority interrupt) |
    |  | - |
    |  |  |
    |  | - |
    |  | $001=$ Interrupt is Priority 1 |
    |  | $000=$ Interrupt source is disabled |

    ## PIC24FJ128GA204 FAMILY

    ## REGISTER 8-32: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11

    | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | DMA4IP2 | DMA4IP1 | DMA4IP0 |
    | bit 15 |  |  |  | bit 8 |  |  |  |


    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | PMPIP2 | PMPIP1 | PMPIP0 | - | - | - | - |
    | bit 7 |  |  |  |  |  |  |  |

    ## Legend:

    | $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |


    |  |  |
    | :---: | :---: |
    | bit 10-8 | DMA4IP<2:0>: DMA Channel 4 Interrupt Priority bits $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 7 | Unimplemented: Read as ' 0 ' |
    | bit 6-4 | PMPIP<2:0>: Parallel Master Port Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 3-0 | Unimplemented: Read as ' 0 ' |

    ## REGISTER 8-33: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

    | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | MI2C2IP2 | MI2C2IP1 | MI2C2IP0 |
    | bit 15 |  |  |  |  |  |  | bit 8 |
    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
    | - | SI2C2IP2 | SI2C2IP1 | SI2C2IP0 | - | - | - | - |
    | bit 7 |  |  |  |  |  |  | bit 0 |

    ## Legend:

    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


    | bit 15-11 | Unimplemented: Read as '0' |
    | :--- | :--- |
    | bit 10-8 | MI2C2IP<2:0>: Master I2C2 Event Interrupt Priority bits |
    |  | $111=$ Interrupt is Priority 7 (highest priority interrupt) |
    |  | - |
    |  | $001=$ Interrupt is Priority 1 |
    |  | $000=$ Interrupt source is disabled |
    | bit 7 | Unimplemented: Read as '0' |
    | bit 6-4 | SI2C2IP<2:0>: Slave I2C2 Event Interrupt Priority bits |
    |  | $111=$ Interrupt is Priority 7 (highest priority interrupt) |
    |  | - |
    |  | • |
    |  | $001=$ Interrupt is Priority 1 |
    |  | $000=$ Interrupt source is disabled |
    | bit 3-0 | Unimplemented: Read as '0' |

    ## PIC24FJ128GA204 FAMILY

    REGISTER 8-34: IPC13: INTERRUPT PRIORITY CONTROL REGISTER 13

    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | CRYDNIP2 | CRYDNIP1 | CRYDNIP0 | - | INT4IP2 | INT4IP1 | INT4IP0 |
    | bit 15 |  |  | bit 8 |  |  |  |  |


    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | INT3IP2 | INT3IP1 | INT3IP0 | - | - | - | - |
    | bit 7 |  |  |  |  |  |  |  |

    Legend:

    | $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | :--- | :--- | :--- |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' = Bit is cleared |


    | bit 15 | Unimplemented: Read as '0' |
    | :---: | :---: |
    | bit 14-12 | CRYDNIP<2:0>: Cryptographic Operation Done Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 11 | Unimplemented: Read as ' 0 ' |
    | bit 10-8 | INT4IP<2:0>: External Interrupt 4 Priority bits <br> $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 7 | Unimplemented: Read as ' 0 ' |
    | bit 6-4 | INT3IP<2:0>: External Interrupt 3 Priority bits $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
    | bit 3-0 | Unimplemented: Read as ' 0 ' |

    ## REGISTER 8-35: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14

    | U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | SPI2RXIP2 | SPI2RXIP1 | SPI2RXIPO | - | SPI1RXIP2 | SPI1RXIP1 | SPI1RXIPO |
    | bit 15 |  |  |  |  |  |  |  |


    | U-0 |  |  |  |  |  |  |  |  | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
    | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | - | - | - | - | - | KEYSTRIP2 | KEYSTRIP1 | KEYSTRIP0 |  |  |  |  |  |  |  |  |
    | bit 7 |  |  |  | bit 0 |  |  |  |  |  |  |  |  |  |  |  |


    | Legend: |  |  |
    | :--- | :--- | :--- |
    | $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
    | $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

    ```
    bit 15 Unimplemented: Read as ' ```

[^3]:    Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its $P I C^{\circledR}$ MCUs and dsPIC® DSCs, KEELOQ ${ }^{\circledR}$ code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

