

## N-channel 950 V, 1 $\Omega$ typ., 9 A MDmesh™ K5 Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1. Internal schematic diagram



### Features

| Order code | $V_{DS}$ | $R_{DS(on)}$ max. | $I_D$ | $P_{TOT}$ |
|------------|----------|-------------------|-------|-----------|
| STF6N95K5  | 950 V    | 1.25 $\Omega$     | 9 A   | 25 W      |

- Industry's lowest  $R_{DS(on)}$  \* area
- Industry's best figure of merit (FoM)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### Applications

- Switching applications

### Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1. Device summary

| Order code | Marking | Packages | Packaging |
|------------|---------|----------|-----------|
| STF6N95K5  | 6N95K5  | TO-220FP | Tube      |

Contents

1      **Electrical ratings** ..... 3

2      **Electrical characteristics** ..... 4

      2.1      Electrical characteristics (curves) ..... 6

3      **Test circuits** ..... 9

4      **Package mechanical data** ..... 10

5      **Revision history** ..... 13



# 1 Electrical ratings

**Table 2. Absolute maximum ratings**

| Symbol             | Parameter                                                                                                                               | Value            | Unit               |
|--------------------|-----------------------------------------------------------------------------------------------------------------------------------------|------------------|--------------------|
| $V_{GS}$           | Gate- source voltage                                                                                                                    | $\pm 30$         | V                  |
| $I_D$              | Drain current (continuous) at $T_C = 25\text{ }^{\circ}\text{C}$                                                                        | 9 <sup>(1)</sup> | A                  |
| $I_D$              | Drain current (continuous) at $T_C = 100\text{ }^{\circ}\text{C}$                                                                       | 6 <sup>(1)</sup> | A                  |
| $I_{DM}^{(2)}$     | Drain current (pulsed)                                                                                                                  | 36               | A                  |
| $P_{TOT}$          | Total dissipation at $T_C = 25\text{ }^{\circ}\text{C}$                                                                                 | 25               | W                  |
| $I_{AR}^{(3)}$     | Max current during repetitive or single pulse avalanche                                                                                 | 3                | A                  |
| $E_{AS}$           | Single pulse avalanche energy (starting $T_J = 25\text{ }^{\circ}\text{C}$ , $I_D = I_{AS}$ , $V_{DD} = 50\text{ V}$ )                  | 90               | mJ                 |
| $V_{ISO}$          | Insulation withstand voltage (RMS) from all three leads to external heat sink ( $t = 1\text{ s}$ ; $T_C = 25\text{ }^{\circ}\text{C}$ ) | 2500             | V                  |
| $dv/dt^{(4)}$      | Peak diode recovery voltage slope                                                                                                       | 4.5              | V/ns               |
| $dv/dt^{(5)}$      | MOSFET $dv/dt$ ruggedness                                                                                                               | 50               | V/ns               |
| $T_J$<br>$T_{stg}$ | Operating junction temperature<br>Storage temperature                                                                                   | - 55 to 150      | $^{\circ}\text{C}$ |

1. Limited by package.
2. Pulse width limited by safe operating area.
3. Pulse width limited by  $T_{Jmax}$ .
4.  $I_{SD} \leq 9\text{ A}$ ,  $di/dt \leq 100\text{ A}/\mu\text{s}$ ,  $V_{DS(peak)} \leq V_{(BR)DSS}$
5.  $V_{DS} \leq 760\text{ V}$

**Table 3. Thermal data**

| Symbol         | Parameter                            | Value | Unit                        |
|----------------|--------------------------------------|-------|-----------------------------|
| $R_{thj-case}$ | Thermal resistance junction-case max | 5     | $^{\circ}\text{C}/\text{W}$ |
| $R_{thj-amb}$  | Thermal resistance junction-amb max  | 62.5  | $^{\circ}\text{C}/\text{W}$ |

## 2 Electrical characteristics

( $T_{CASE} = 25\text{ }^{\circ}\text{C}$  unless otherwise specified)

**Table 4. On/off states**

| Symbol        | Parameter                         | Test conditions                                                        | Min. | Typ. | Max.     | Unit          |
|---------------|-----------------------------------|------------------------------------------------------------------------|------|------|----------|---------------|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage    | $V_{GS} = 0, I_D = 1\text{ mA}$                                        | 950  |      |          | V             |
| $I_{DSS}$     | Zero gate voltage drain current   | $V_{GS} = 0, V_{DS} = 950\text{ V}$                                    |      |      | 1        | $\mu\text{A}$ |
|               |                                   | $V_{GS} = 0, V_{DS} = 950\text{ V}, T_c = 125\text{ }^{\circ}\text{C}$ |      |      | 50       | $\mu\text{A}$ |
| $I_{GSS}$     | Gate body leakage current         | $V_{DS} = 0, V_{GS} = \pm 20\text{ V}$                                 |      |      | $\pm 10$ | $\mu\text{A}$ |
| $V_{GS(th)}$  | Gate threshold voltage            | $V_{DS} = V_{GS}, I_D = 100\text{ }\mu\text{A}$                        | 3    | 4    | 5        | V             |
| $R_{DS(on)}$  | Static drain-source on-resistance | $V_{GS} = 10\text{ V}, I_D = 3\text{ A}$                               |      | 1    | 1.25     | $\Omega$      |

**Table 5. Dynamic**

| Symbol            | Parameter                             | Test conditions                                                                                      | Min. | Typ. | Max. | Unit     |
|-------------------|---------------------------------------|------------------------------------------------------------------------------------------------------|------|------|------|----------|
| $C_{iss}$         | Input capacitance                     | $V_{GS}=0, V_{DS}=100\text{ V}, f=1\text{ MHz}$                                                      | -    | 450  | -    | pF       |
| $C_{oss}$         | Output capacitance                    |                                                                                                      | -    | 30   | -    | pF       |
| $C_{rss}$         | Reverse transfer capacitance          |                                                                                                      | -    | 1.6  | -    | pF       |
| $C_{o(tr)}^{(1)}$ | Equivalent capacitance time related   | $V_{GS} = 0, V_{DS} = 0\text{ to }760\text{ V}$                                                      | -    | 45   | -    | pF       |
| $C_{o(er)}^{(2)}$ | Equivalent capacitance energy related |                                                                                                      | -    | 19   | -    | pF       |
| $R_G$             | Intrinsic gate resistance             | $f = 1\text{ MHz}, I_D = 0$                                                                          | -    | 7    | -    | $\Omega$ |
| $Q_g$             | Total gate charge                     | $V_{DD} = 760\text{ V}, I_D = 6\text{ A}, V_{GS} = 10\text{ V},$<br>(see <a href="#">Figure 16</a> ) | -    | 13   | -    | nC       |
| $Q_{gs}$          | Gate-source charge                    |                                                                                                      | -    | 3    | -    | nC       |
| $Q_{gd}$          | Gate-drain charge                     |                                                                                                      | -    | 7    | -    | nC       |

1. Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$
2. energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$

Table 6. Switching times

| Symbol       | Parameter           | Test conditions                                                                                                                    | Min. | Typ. | Max. | Unit |
|--------------|---------------------|------------------------------------------------------------------------------------------------------------------------------------|------|------|------|------|
| $t_{d(on)}$  | Turn-on delay time  | $V_{DD} = 475\text{ V}$ , $I_D = 3\text{ A}$ ,<br>$R_G = 4.7\ \Omega$ , $V_{GS} = 10\text{ V}$<br>(see <a href="#">Figure 18</a> ) | -    | 12   | -    | ns   |
| $t_r$        | Rise time           |                                                                                                                                    | -    | 12   | -    | ns   |
| $t_{d(off)}$ | Turn-off delay time |                                                                                                                                    | -    | 33   | -    | ns   |
| $t_f$        | Fall time           |                                                                                                                                    | -    | 21   | -    | ns   |

Table 7. Source drain diode

| Symbol         | Parameter                     | Test conditions                                                                                                                                                 | Min. | Typ. | Max. | Unit          |
|----------------|-------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|---------------|
| $I_{SD}$       | Source-drain current          |                                                                                                                                                                 | -    |      | 9    | A             |
| $I_{SDM}$      | Source-drain current (pulsed) |                                                                                                                                                                 | -    |      | 36   | A             |
| $V_{SD}^{(1)}$ | Forward on voltage            | $I_{SD} = 6\text{ A}$ , $V_{GS} = 0$                                                                                                                            | -    |      | 1.6  | V             |
| $t_{rr}$       | Reverse recovery time         | $I_{SD} = 6\text{ A}$ , $V_{DD} = 60\text{ V}$<br>$di/dt = 100\text{ A}/\mu\text{s}$ ,<br>(see <a href="#">Figure 17</a> )                                      | -    | 372  |      | ns            |
| $Q_{rr}$       | Reverse recovery charge       |                                                                                                                                                                 | -    | 4    |      | $\mu\text{C}$ |
| $I_{RRM}$      | Reverse recovery current      |                                                                                                                                                                 | -    | 22   |      | A             |
| $t_{rr}$       | Reverse recovery time         | $I_{SD} = 6\text{ A}$ , $V_{DD} = 60\text{ V}$<br>$di/dt = 100\text{ A}/\mu\text{s}$ ,<br>$T_J = 150\text{ }^\circ\text{C}$<br>(see <a href="#">Figure 17</a> ) | -    | 522  |      | ns            |
| $Q_{rr}$       | Reverse recovery charge       |                                                                                                                                                                 | -    | 5    |      | $\mu\text{C}$ |
| $I_{RRM}$      | Reverse recovery current      |                                                                                                                                                                 | -    | 20   |      | A             |

1. Pulsed: pulse duration = 300 $\mu\text{s}$ , duty cycle 1.5%

Table 8. Gate-source Zener diode

| Symbol        | Parameter                     | Test conditions                        | Min | Typ. | Max. | Unit |
|---------------|-------------------------------|----------------------------------------|-----|------|------|------|
| $V_{(BR)GSO}$ | Gate-source breakdown voltage | $I_{GS} = \pm 1\text{ mA}$ , $I_D = 0$ | 30  | -    | -    | V    |

The built-in back-to-back Zener diodes have specifically been designed to enhance the device's ESD capability. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area




Figure 3. Thermal impedance




Figure 4. Output characteristics




Figure 5. Transfer characteristics




Figure 6. Gate charge vs gate-source voltage




Figure 7. Static drain-source on-resistance




Figure 8. Capacitance variations




Figure 9. Output capacitance stored energy




Figure 10. Normalized gate threshold voltage vs temperature




Figure 11. Normalized on-resistance vs temperature







Figure 12. Source-drain diode forward characteristics


Figure 13. Normalized  $V_{(BR)DSS}$  vs temperature

**Figure 14. Maximum avalanche energy vs  
starting  $T_J$**




### 3 Test circuits


**Figure 15. Switching times test circuit for resistive load**




**Figure 16. Gate charge test circuit**




**Figure 17. Test circuit for inductive load switching and diode recovery times**




**Figure 18. Unclamped inductive load test circuit**



**Figure 19. Unclamped inductive waveform**



**Figure 20. Switching time waveform**



## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK<sup>®</sup> is an ST trademark.

Figure 21. TO-220FP drawing




Table 9. TO-220FP mechanical data

| Dim. | mm   |      |      |
|------|------|------|------|
|      | Min. | Typ. | Max. |
| A    | 4.4  |      | 4.6  |
| B    | 2.5  |      | 2.7  |
| D    | 2.5  |      | 2.75 |
| E    | 0.45 |      | 0.7  |
| F    | 0.75 |      | 1    |
| F1   | 1.15 |      | 1.70 |
| F2   | 1.15 |      | 1.70 |
| G    | 4.95 |      | 5.2  |
| G1   | 2.4  |      | 2.7  |
| H    | 10   |      | 10.4 |
| L2   |      | 16   |      |
| L3   | 28.6 |      | 30.6 |
| L4   | 9.8  |      | 10.6 |
| L5   | 2.9  |      | 3.6  |
| L6   | 15.9 |      | 16.4 |
| L7   | 9    |      | 9.3  |
| Ø    | 3    |      | 3.2  |

## 5 Revision history

**Table 10. Document revision history**

| Date        | Revision | Changes                                                                           |
|-------------|----------|-----------------------------------------------------------------------------------|
| 27-May-2014 | 1        | First release. Part number previously included in datasheet DocID16958            |
| 03-Sep-2015 | 2        | Updated <a href="#">Table 2.: Absolute maximum ratings</a><br>Minor text changes. |

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[STMicroelectronics:](#)

[STF6N95K5](#)