NCP5662, NCV5662

[Linear Regulator](#) - Low Output Voltage, Ultra-Fast, Low Dropout, Enable

2.0 A

The NCP5662/NCV5662 is a high performance, low dropout linear regulator designed for high power applications that require up to 2.0 A current. It is offered in both fixed and adjustable output versions. With output voltages as low as 0.9 V and ultra−fast response times for load transients, the NCP5662/NCV5662 also provides additional features such as Enable and Error Flag (for the fixed output version), increasing the utility of these devices. A thermally robust, 5 pin D^{2}PAK or DFN8 package, combined with an architecture that offers low ground current (independent of load), provides for a superior high−current LDO solution.

Features
- Ultra−Fast Transient Response (Settling Time: 1−3 μs)
- Low Noise Without Bypass Capacitor (26 μV$_{rms}$)
- Low Ground Current Independent of Load (3.0 mA Maximum)
- Fixed/Adjustable Output Voltage Versions
- Enable Function
- Error Flag (Fixed Output Version)
- Current Limit Protection
- Thermal Shutdown Protection (160°C)
- 0.9 V Reference Voltage for Ultra−Low Output Operation
- Power Supply Rejection Ratio > 65 dB
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
- These are Pb−Free Devices

Applications
- Servers
- ASIC Power Supplies
- Post Regulation for Power Supplies
- Constant Current Source
- Networking Equipment
- Gaming and STB Modules

ON Semiconductor®

www.onsemi.com

MARKING DIAGRAMS AND PIN ASSIGNMENTS

D^{2}PAK
DS SUFFIX
CASE 936A−02

NC
x5662DSy
AWLYWWG

Tab = GND
Pin 1 = EN
2 = V$_{in}$
3 = GND
4 = V$_{out}$
5 = ADJ/EF

DFN8
MN SUFFIX
CASE 488AF

NCP5
662y
ALYW ∎

Fixed Version

Pin 1 = EF
2 = GND
3 = N/C
4 = EN
5, 6 = V$_{in}$
7, 8 = V$_{out}$

Adjustable Version

Pin 1 = ADJ
2 = GND
3 = N/C
4 = EN
5, 6 = V$_{in}$
7 = V$_{out}$
8 = N/C

x = P or V
y = A for Adjustable Version
   B for Fixed 1.5 V Version
   C for Fixed 3.3 V Version
   D for Fixed 1.2 V Version
   E for Fixed 1.8 V Version
   F for Fixed 2.5 V Version
   G for Fixed 2.8 V Version
   H for Fixed 3.0 V Version
A = Assembly Location
L = Wafer Lot
Y = Year
WW = Work Week
G or ∎ = Pb−Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.

Figure 1. Typical Application Schematic, Fixed Output

Figure 2. Typical Application Schematic, Adjustable Output

PIN FUNCTION DESCRIPTION

Pin Adj/Fixed D^{2}PAK	Pin Adj/Fixed DFN8	Pin Name	Description
1	4	EN	Enable. This pin allows for on/off control of the regulator. To disable the device, connect to Ground. If this function is not in use, connect to V_{in}.
2	5, 6*	V_{in}	Positive Power Supply Input Voltage
3, TAB	2	GND	Power Supply Ground
4	7, 8	V_{out}	Regulated Output Voltage
5	1	ADJ (Adjustable Version)	This pin is connected to the resistor divider network and programs the output voltage.
5	1	EF (Fixed Version)	An Error Flag is triggered when the output voltage is out of regulation excluding transient signals that may occur. Requires a pullup resistor ≈ 100 kΩ.
–	3, 8	Pin 3 N/C on Fixed & ADJ Version while Pin 8 N/C on ADJ Version only	No connection. True no connect. PCB runs allowable.
–	EPAD	EPAD	Exposed thermal pad should be connected to ground.

*Pins 5 and 6 must be connected together externally for output current full range operation.

NCP5662, NCV5662


Figure 3. Block Diagram, Fixed Output

Figure 4. Block Diagram, Adjustable Output

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V_{in}	18	V
Output Pin Voltage	V_{out}	−0.3 to (Vin +0.3)	V
Adjust Pin Voltage	V_{ADJ}	−0.3 to (Vin +0.3)	V
Enable Pin Voltage	V_{EN}	−0.3 to (Vin +0.3)	V
Error Flag Voltage	V_{EF}	−0.3 to (Vin +0.3)	V
Error Flag Current	I_{EF}	3.0	mA
Maximum Junction Temperature	$T_{J(max)}$	150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
NOTE: This device series contains ESD protection and exceeds the following tests:
   Human Body Model (HBM), Class 3A, 2000 V
   Machine Model (MM), Class C, 200 V
   Charge Device Model (CDM), Class IV, 2000 V.
1. Refer to Electrical Characteristics and Application Information for Safe Operating Area.

THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit

Thermal Characteristics, D^{2}PAK (Notes 1 and 2)
    Thermal Resistance, Junction−to−Ambient
    Thermal Resistance, Junction−to−Case
    Thermal Reference, Junction−to−Lead
	$R_{\theta JA}$
	$R_{\theta JC}$
	$R_{\Psi JL}$
		45
		5.0
		7.0
			°C/W

Thermal Characteristics, DFN8 (Notes 1 and 2)
    Thermal Resistance, Junction−to−Ambient
    Thermal Reference, Junction−to−Lead (Note 3)
	$R_{\theta JA}$
	$R_{\Psi JL}$
		78
		14
			°C/W

2. As measured using a copper heat spreading area of 1 sq in copper, 1 oz copper thickness.
3. Lead 6.

OPERATING RANGES

Rating		Symbol	Value	Unit
Operating Input Voltage (Note 1)		V_{in}	$(V_{out}+V_{DO})$, 2 to 9 (Note 4)	V
Operating Ambient Temperature Range	NCP5662 NCV5662	T_A	−40 to +85 −40 to +125	°C
Storage Temperature Range		T_{stg}	−55 to +150	°C

4. Minimum V_{in} = $(V_{out} + V_{DO})$ or 2 V, whichever is higher.

ELECTRICAL CHARACTERISTICS (V_{in} = V_{out} + 1.5 V, for typical values T_A = 25°C, for min/max values T_A = −40°C to 85°C (NCP version), T_A = −40°C to 125°C (NCV version), C_{in} = C_{out} = 150 μF unless otherwise noted. (Note 5))

Characteristic	Symbol	Min	Typ	Max	Unit
ADJUSTABLE OUTPUT VERSION					
Output Noise Voltage	V_n	–	26	–	μV$_{rms}$
Output Voltage T_A = 25°C (V_{in} = V_{out} +1.5 V to 7.0 V, I_{out} = 10 mA to 2.0 A) T_A = −20 to +125°C (V_{in} = V_{out} +1.5 V to 7.0 V, I_{out} = 10 mA to 2.0 A) T_A = −40 to +150°C (V_{in} = V_{out} +1.5 V to 7.0 V, I_{out} = 10 mA to 2.0 A)	V_{out}	(−1%) (−1.5%) (−2%)	– 0.9 –	(+1%) (+1.5%) (+2%)	V
Adjustable Pin Input Current	I_{ADJ}	–	40	–	nA
Line Regulation (I_{out} = 10 mA, V_{out}+1.5 V < V_{in} < 7.0 V)	REG$_{line}$	–	0.03	–	%
Load Regulation (10 mA < I_{out} < 2.0 A)	REG$_{load}$	–	0.03	–	%
Dropout Voltage (I_{out} = 2.0 A)	V_{DO}	–	1.0	1.3	V
Peak Output Current Limit	$I_{out(peak)}$	2.0	–	–	A
Internal Current Limitation	I_{LIM}	–	3.0	–	A
Ripple Rejection (120 Hz) Ripple Rejection (1 kHz)	RR	– –	70 65	– –	dB
Ground Current I_{out} = 2.0 A Disabled State	I_{GND} $I_{GND(DIS)}$	– –	1.3 10	3.0 300	mA μA
Enable Input Threshold Voltage Voltage Increasing, On state, Logic High Voltage Decreasing, Off state, Logic Low	V_{EN}	 1.3 –	 – –	 – 0.3	V
Enable Input Current Enable Pin Voltage = 0.3 V_{max} Enable Pin Voltage = 1.3 V_{min}	I_{EN}	 – –	 0.5 0.5	 – –	μA

5. Performance guaranteed over specified operating conditions by design, guard banded test limits, and/or characterization, production tested at T_J = T_A = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

ELECTRICAL CHARACTERISTICS (V_{in} = V_{out} + 1.5 V, for typical values T_A = 25°C, for min/max values T_A = −40°C to 85°C (NCP version), T_A = −40°C to 125°C (NCV version), C_{in} = C_{out} = 150 μF unless otherwise noted. (Note 6))

Characteristic	Symbol	Min	Typ	Max	Unit
FIXED OUTPUT VOLTAGE					
Output Noise Voltage (V_{out} = 0.9 V)	V_n	–	26	–	μV$_{rms}$
Output Voltage (Note 7) T_A = 25°C (V_{in} = V_{out} +1.5 V to 7.0 V, I_{out} = 10 mA to 2.0 A) T_A = −20 to +125°C (V_{in} = V_{out} +1.5 V to 7.0 V, I_{out} = 10 mA to 2.0 A) T_A = −40 to +150°C (V_{in} = V_{out} +1.5 V to 7.0 V, I_{out} = 10 mA to 2.0 A)	V_{out}	(−1%) (−1.5%) (−2%)	– $V_{out(nom)}$ –	(+1%) (+1.5%) (+2%)	V
Line Regulation (I_{out} = 10 mA, V_{out}+1.5 V < V_{in} < 7.0 V)	REG$_{line}$	–	0.03	–	%
Load Regulation (10 mA < I_{out} < 2.0 A)	REG$_{load}$	–	0.2	–	%
Dropout Voltage (I_{out} = 2.0 A)	V_{DO}	–	1.0	1.3	V
Peak Output Current Limit	$I_{out(peak)}$	2.0	–	–	A
Internal Current Limitation	I_{LIM}	–	3.0	–	A
Ripple Rejection (120 Hz) Ripple Rejection (1 kHz)	RR	– –	70 65	– –	dB
Ground Current I_{out} = 2.0 A Disabled State	I_{GND} $I_{GND(DIS)}$	– –	1.3 30	3.0 300	mA μA
Enable Input Threshold Voltage Voltage Increasing, On state, Logic High Voltage Decreasing, Off state, Logic Low	V_{EN}	 1.3 –	 – –	 – 0.3	V
Enable Input Current Enable Pin Voltage = 0.3 V$_{max}$ Enable Pin Voltage = 1.3 V$_{min}$	I_{EN}	 – –	 0.5 0.5	 – –	μA
Error Flag Voltage Threshold (Fixed Output)	$V_{EF(VT)}$	91	94	97	% of V_{out}
Error Flag Output Low Voltage Saturation (I_{EF} = 1.0 mA)	$V_{EF(SAT)}$	–	200	–	mV
Error Flag Leakage	$I_{EF(leakage)}$	–	1.0	–	μA
Error Flag Blanking Time (Note 8)	t_{EF}	–	50	–	μs

6. Performance guaranteed over specified operating conditions by design, guard banded test limits, and/or characterization, production tested at T_J = T_A = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
7. Fixed output voltage available at 0.9 V per request.
8. Can be disabled per customer request.

TYPICAL CHARACTERISTICS

(Typical characteristics were measured with the same conditions as electrical characteristics, unless otherwise noted)


Figure 5. Dropout Voltage vs. Temperature

**Figure 6. 1.5 V Dropout Voltage vs. Output Current**

**Figure 7. 3.3 V Dropout Voltage vs. Output Current**

**Figure 8. Ground Current vs. Temperature**

**Figure 9. Short Circuit Current Limit vs. Temperature**

TYPICAL CHARACTERISTICS

Figure 10. 1.5 V Output Voltage vs. Input Voltage

I_{out} = 10 mA
C_{in} = 150 μF
C_{out} = 1.0 to 150 μF
T_A = 25°C

Figure 11. 3.3 V Output Voltage vs. Input Voltage

I_{out} = 10 mA
C_{in} = 150 μF
C_{out} = 1.0 to 150 μF
T_A = 25°C

Figure 12. 1.5 V Output Voltage vs. Output Load Current

V_{in} = 3.3 V
I_{out} = 2.0 A maximum
C_{in} = 150 μF
C_{out} = 1.0 to 150 μF
T_A = 25°C

Figure 13. 3.3 V Output Voltage vs. Output Load Current

V_{in} = 5.1 V
I_{out} = 2.0 A maximum
C_{in} = 150 μF
C_{out} = 1.0 to 150 μF
T_A = 25°C

Figure 14. Output Current vs. Input−Output Voltage Differential

T_A = 25°C
L = 25 mm Copper

Figure 15. Ripple Rejection vs. Frequency

I_{out} = 10 mA
I_{out} = 1.0 A
V_{in} = 4.0 V
V_{out} = 0.9 V
C_{in} = 0 μF
C_{out} = 1.0 μF
T_A = 25°C

TYPICAL CHARACTERISTICS

Figure 16. Noise Density vs. Frequency

Figure 17. Noise Density vs. Frequency

TYPICAL CHARACTERISTICS

V_{in} = 3.3 V
V_{out} = 1.5 V Fixed
C_{in} = 150 µF
C_{out} = 150 µF
T_A = 25°C

I_{out} = 10 mA to 2.0 A

TIME (1.0 µs/Div)

Figure 18. Load Transient Response

V_{in} = 3.3 V
V_{out} = 1.5 V Fixed
C_{in} = 150 µF
C_{out} = 150 µF
T_A = 25°C

I_{out} = 2.0 A to 10 mA

TIME (1.0 µs/Div)

Figure 19. Load Transient Response

V_{in} = 3.3 V
V_{out} = 1.5 V Fixed
C_{in} = 150 µF
C_{out} = 150 µF
T_A = 25°C

I_{out} = 10 mA to 2.0 A

TIME (100 ns/Div)

Figure 20. Load Transient Response

V_{in} = 3.3 V
V_{out} = 1.5 V Fixed
C_{in} = 150 µF
C_{out} = 150 µF
T_A = 25°C

I_{out} = 2.0 A to 10 mA

TIME (100 ns/Div)

Figure 21. Load Transient Response

V_{in} = 4.0 V
V_{out} = 0.9 V
C_{in} = 150 µF
C_{out} = 10 µF
T_A = 25°C

I_{out} = 10 mA to 2.0 A

TIME (200 ns/Div)

Figure 22. Load Transient Response

V_{in} = 4.0 V
V_{out} = 0.9 V
C_{in} = 150 µF
C_{out} = 10 µF
T_A = 25°C

I_{out} = 2.0 A to 10 mA

TIME (200 ns/Div)

Figure 23. Load Transient Response

APPLICATION INFORMATION

The NCP5662 is a high performance low dropout 2.0 A linear regulator suitable for high power applications, featuring an ultra−fast response time and low noise without a bypass capacitor. It is offered in both fixed and adjustable output versions with voltages as low as 0.9 V. Additional features, such as Enable and Error Flag (fixed output version) increase the utility of the NCP5662. It is thermally robust and includes the safety features necessary during a fault condition, which provide for an attractive high current LDO solution for server, ASIC power supplies, networking equipment applications, and many others.

Input Capacitor

The recommended input capacitor value is a 150 μF OSCON with an Equivalent Series Resistance (ESR) of 50 mΩ. It is especially required if the power source is located more than a few inches from the NCP5662. This capacitor will reduce device sensitivity and enhance the output transient response time. The PCB layout is very important and in order to obtain the optimal solution, the Vin and GND traces should be sufficiently wide to minimize noise and unstable operation.

Output Capacitor

Proper output capacitor selection is required to maintain stability. The NCP5662 is guaranteed to be stable at an output capacitance of, $C_{out} > 10$ μF with an ESR between 50 mΩ and 300 mΩ over the output current range of 10 mA to 2.0 A. For PCB layout considerations, place the recommended ceramic capacitor close to the output pin and keep the leads short. This should help ensure ultra−fast transient response times.

Adjustable Output Operation

The application circuit for the adjustable output version is shown in Figure 2. The reference voltage is 0.9 V and the adjustable pin current is typically 40 nA. A resistor divider network, R1 and R2, is calculated using the following formula:

$$R1 = R2 \left(\frac{V_{out}}{V_{ref}} - 1 \right)$$

Figure 24. To achieve the minimum output voltage, ADJ to V_{out} has to be connected together

Current Limit Operation

As the peak output current increases beyond its limitation, the device is internally clamped to 3.0 A, thus causing the output voltage to decrease and go out of regulation. This allows the device never to exceed the maximum power dissipation.

Error Flag Operation

The Error Flag pin on the NCP5662 will produce a logic Low when it drops below the nominal output voltage. Refer to the electrical characteristics for the threshold values at which point the Error Flag goes Low. When the NCP5662 is above the nominal output voltage, the Error Flag will remain at logic High.

The external pullup resistor needs to be connected between V_{in} and the Error Flag pin. A resistor of approximately 100 kΩ is recommended to minimize the current consumption. No pullup resistor is required if the Error Flag output is not being used.

Thermal Consideration

The maximum package power dissipation is:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The bipolar process employed for this IC is fully characterized and rated for reliable 18 V operation. To avoid damaging the part or degrading it's reliability, power dissipation transients should be limited to under 30 W for D^2PAK. For open−circuit to short−circuit transient,
$P_{DTransient} = V_{in(operating\ max)} * I_{SC}$.

Figure 25. DFN8 Thermal Resistance vs. Copper Area

**Figure 26. Test Board used for Evaluation**

ORDERING INFORMATION

Device	Nominal Output Voltage	Package	Shipping†
NCP5662DSADJR4G	Adj (Pb−Free)	D²PAK	800 / Tape & Reel
NCP5662DS12R4G	Fixed, 1.2 V (Pb−Free)		
NCP5662DS15R4G	Fixed, 1.5 V (Pb−Free)		
NCP5662DS18R4G	Fixed, 1.8 V (Pb−Free)		
NCP5662DS25R4G	Fixed, 2.5 V (Pb−Free)		
NCP5662DS28R4G	Fixed, 2.8 V (Pb−Free)		
NCP5662DS30R4G	Fixed, 3.0 V (Pb−Free)		
NCP5662DS33R4G	Fixed, 3.3 V (Pb−Free)		
NCV5662DSADJR4G*	Adj (Pb−Free)		
NCV5662DS15R4G*	Fixed, 1.5 V (Pb−Free)		
NCV5662DS33R4G*	Fixed, 3.3 V (Pb−Free)		
NCP5662MNADJR2G	Adj (Pb−Free)	DFN8	3000 / Tape & Reel
NCP5662MN15R2G	Fixed, 1.5 V (Pb−Free)		
NCP5662MN33R2G	Fixed, 3.3 V (Pb−Free)		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable

DFN8, 4x4
CASE 488AF–01
ISSUE C

DATE 15 JAN 2009

SCALE 2:1

PIN ONE
REFERENCE

2X | ⌒ | 0.15 | C

2X | ⌒ | 0.15 | C

TOP VIEW

| // | 0.10 | C

8X | ⌒ | 0.08 | C

NOTE 4

DETAIL B

(A3)

A1

C SEATING PLANE

SIDE VIEW

DETAIL A
OPTIONAL
CONSTRUCTIONS

EXPOSED Cu   MOLD CMPD

A3

A1

DETAIL B
ALTERNATE
CONSTRUCTIONS

NOTES:
1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30MM FROM TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
5. DETAILS A AND B SHOW OPTIONAL CONSTRUCTIONS FOR TERMINALS.

DIM	MILLIMETERS	
	MIN	MAX
A	0.80	1.00
A1	0.00	0.05
A3	0.20 REF	
b	0.25	0.35
D	4.00 BSC	
D2	1.91	2.21
E	4.00 BSC	
E2	2.09	2.39
e	0.80 BSC	
K	0.20	---
L	0.30	0.50
L1	---	0.15

DETAIL A

8X L

E2

K

8X b

| ⊕ | 0.10 | C | A | B |
| | 0.05 | C | NOTE 3 |

BOTTOM VIEW

GENERIC
MARKING DIAGRAM*

XXXXXX
XXXXXX
ALYW▪

▪

XXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb–Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "▪", may or may not be present.

SOLDERING FOOTPRINT*

2.21

8X
0.63

4.30   2.39

PACKAGE OUTLINE

0.80
PITCH

8X
0.35

DIMENSIONS: MILLIMETERS

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON15232D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DFN8, 4X4, 0.8P		PAGE 1 OF 1

ON Semiconductor®

D²PAK 5–LEAD
CASE 936A–02
ISSUE D

DATE 15 SEP 2015

SCALE 1:1

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. TAB CONTOUR OPTIONAL WITHIN DIMENSIONS A AND K.
4. DIMENSIONS U AND V ESTABLISH A MINIMUM MOUNTING SURFACE FOR TERMINAL 6.
5. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.025 (0.635) MAXIMUM.

DIM	INCHES MIN	INCHES MAX	MILLIMETERS MIN	MILLIMETERS MAX
A	0.386	0.403	9.804	10.236
B	0.356	0.368	9.042	9.347
C	0.170	0.180	4.318	4.572
D	0.026	0.036	0.660	0.914
E	0.045	0.055	1.143	1.397
G	0.067 BSC		1.702 BSC	
H	0.539	0.579	13.691	14.707
K	0.050 REF		1.270 REF	
L	0.000	0.010	0.000	0.254
M	0.088	0.102	2.235	2.591
N	0.018	0.026	0.457	0.660
P	0.058	0.078	1.473	1.981
R	0°	8°	0°	8°
S	0.116 REF		2.946 REF	
U	0.200 MIN		5.080 MIN	
V	0.250 MIN		6.350 MIN	

SOLDERING FOOTPRINT

8.38 / 0.33
10.66 / 0.42
16.02 / 0.63
1.702 / 0.067
1.016 / 0.04
3.05 / 0.12

SCALE 3:1 $\left(\dfrac{mm}{inches}\right)$

GENERIC MARKING DIAGRAM*

AWLYWWG

xxxxxx = Device Code
A = Assembly Location
WL = Wafer Lot
Y = Year
WW = Work Week
G = Pb–Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot " ▪", may or may not be present.

DOCUMENT NUMBER:	98ASH01006A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	D2PAK 5–LEAD		PAGE 1 OF 1

PUBLICATION ORDERING INFORMATION

◊

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[ON Semiconductor](#):
   [NCP5662DS15R4G](#) [NCP5662DSADJR4G](#) [NCP5662DS33R4G](#) [NCV5662DSADJR4G](#) [NCV5662DS15R4G](#) [NCP5662MN15R2G](#) [NCP5662MN33R2G](#) [NCP5662MNADJR2G](#) [NCP5662DS12R4G](#) [NCP5662DS30R4G](#) [NCP5662DS18R4G](#) [NCP5662DS25R4G](#) [NCP5662DS28R4G](#)